
Gateway_Tesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008398  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  080084a8  080084a8  000184a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d0c  08008d0c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08008d0c  08008d0c  00018d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d14  08008d14  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d14  08008d14  00018d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d18  08008d18  00018d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08008d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  200001f4  08008f10  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  08008f10  0002030c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e32  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018e3  00000000  00000000  0002804f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f8  00000000  00000000  00029938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000850  00000000  00000000  0002a230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e82  00000000  00000000  0002aa80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009846  00000000  00000000  00042902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085705  00000000  00000000  0004c148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d184d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003940  00000000  00000000  000d18a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f4 	.word	0x200001f4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008490 	.word	0x08008490

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f8 	.word	0x200001f8
 800014c:	08008490 	.word	0x08008490

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_uldivmod>:
 8000b68:	b953      	cbnz	r3, 8000b80 <__aeabi_uldivmod+0x18>
 8000b6a:	b94a      	cbnz	r2, 8000b80 <__aeabi_uldivmod+0x18>
 8000b6c:	2900      	cmp	r1, #0
 8000b6e:	bf08      	it	eq
 8000b70:	2800      	cmpeq	r0, #0
 8000b72:	bf1c      	itt	ne
 8000b74:	f04f 31ff 	movne.w	r1, #4294967295
 8000b78:	f04f 30ff 	movne.w	r0, #4294967295
 8000b7c:	f000 b9ae 	b.w	8000edc <__aeabi_idiv0>
 8000b80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b88:	f000 f83e 	bl	8000c08 <__udivmoddi4>
 8000b8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b94:	b004      	add	sp, #16
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2lz>:
 8000b98:	b538      	push	{r3, r4, r5, lr}
 8000b9a:	4605      	mov	r5, r0
 8000b9c:	460c      	mov	r4, r1
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	4628      	mov	r0, r5
 8000ba4:	4621      	mov	r1, r4
 8000ba6:	f7ff ff09 	bl	80009bc <__aeabi_dcmplt>
 8000baa:	b928      	cbnz	r0, 8000bb8 <__aeabi_d2lz+0x20>
 8000bac:	4628      	mov	r0, r5
 8000bae:	4621      	mov	r1, r4
 8000bb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000bb4:	f000 b80a 	b.w	8000bcc <__aeabi_d2ulz>
 8000bb8:	4628      	mov	r0, r5
 8000bba:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000bbe:	f000 f805 	bl	8000bcc <__aeabi_d2ulz>
 8000bc2:	4240      	negs	r0, r0
 8000bc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc8:	bd38      	pop	{r3, r4, r5, pc}
 8000bca:	bf00      	nop

08000bcc <__aeabi_d2ulz>:
 8000bcc:	b5d0      	push	{r4, r6, r7, lr}
 8000bce:	2200      	movs	r2, #0
 8000bd0:	4b0b      	ldr	r3, [pc, #44]	; (8000c00 <__aeabi_d2ulz+0x34>)
 8000bd2:	4606      	mov	r6, r0
 8000bd4:	460f      	mov	r7, r1
 8000bd6:	f7ff fc7f 	bl	80004d8 <__aeabi_dmul>
 8000bda:	f7ff ff55 	bl	8000a88 <__aeabi_d2uiz>
 8000bde:	4604      	mov	r4, r0
 8000be0:	f7ff fc00 	bl	80003e4 <__aeabi_ui2d>
 8000be4:	2200      	movs	r2, #0
 8000be6:	4b07      	ldr	r3, [pc, #28]	; (8000c04 <__aeabi_d2ulz+0x38>)
 8000be8:	f7ff fc76 	bl	80004d8 <__aeabi_dmul>
 8000bec:	4602      	mov	r2, r0
 8000bee:	460b      	mov	r3, r1
 8000bf0:	4630      	mov	r0, r6
 8000bf2:	4639      	mov	r1, r7
 8000bf4:	f7ff fab8 	bl	8000168 <__aeabi_dsub>
 8000bf8:	f7ff ff46 	bl	8000a88 <__aeabi_d2uiz>
 8000bfc:	4621      	mov	r1, r4
 8000bfe:	bdd0      	pop	{r4, r6, r7, pc}
 8000c00:	3df00000 	.word	0x3df00000
 8000c04:	41f00000 	.word	0x41f00000

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	460d      	mov	r5, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14d      	bne.n	8000cb4 <__udivmoddi4+0xac>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4694      	mov	ip, r2
 8000c1c:	d968      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1e:	fab2 f282 	clz	r2, r2
 8000c22:	b152      	cbz	r2, 8000c3a <__udivmoddi4+0x32>
 8000c24:	fa01 f302 	lsl.w	r3, r1, r2
 8000c28:	f1c2 0120 	rsb	r1, r2, #32
 8000c2c:	fa20 f101 	lsr.w	r1, r0, r1
 8000c30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c34:	ea41 0803 	orr.w	r8, r1, r3
 8000c38:	4094      	lsls	r4, r2
 8000c3a:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000c3e:	fbb8 f7f1 	udiv	r7, r8, r1
 8000c42:	fa1f fe8c 	uxth.w	lr, ip
 8000c46:	fb01 8817 	mls	r8, r1, r7, r8
 8000c4a:	fb07 f00e 	mul.w	r0, r7, lr
 8000c4e:	0c23      	lsrs	r3, r4, #16
 8000c50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c54:	4298      	cmp	r0, r3
 8000c56:	d90a      	bls.n	8000c6e <__udivmoddi4+0x66>
 8000c58:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5c:	f107 35ff 	add.w	r5, r7, #4294967295
 8000c60:	f080 811e 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c64:	4298      	cmp	r0, r3
 8000c66:	f240 811b 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c6a:	3f02      	subs	r7, #2
 8000c6c:	4463      	add	r3, ip
 8000c6e:	1a1b      	subs	r3, r3, r0
 8000c70:	fbb3 f0f1 	udiv	r0, r3, r1
 8000c74:	fb01 3310 	mls	r3, r1, r0, r3
 8000c78:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c82:	45a6      	cmp	lr, r4
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x94>
 8000c86:	eb1c 0404 	adds.w	r4, ip, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8e:	f080 8109 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c92:	45a6      	cmp	lr, r4
 8000c94:	f240 8106 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c98:	4464      	add	r4, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	eba4 040e 	sub.w	r4, r4, lr
 8000ca2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca6:	b11e      	cbz	r6, 8000cb0 <__udivmoddi4+0xa8>
 8000ca8:	2300      	movs	r3, #0
 8000caa:	40d4      	lsrs	r4, r2
 8000cac:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	d908      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb8:	2e00      	cmp	r6, #0
 8000cba:	f000 80ee 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	e9c6 0500 	strd	r0, r5, [r6]
 8000cc4:	4608      	mov	r0, r1
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f183 	clz	r1, r3
 8000cce:	2900      	cmp	r1, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	42ab      	cmp	r3, r5
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80fc 	bhi.w	8000ed4 <__udivmoddi4+0x2cc>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb65 0303 	sbc.w	r3, r5, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	4698      	mov	r8, r3
 8000ce6:	2e00      	cmp	r6, #0
 8000ce8:	d0e2      	beq.n	8000cb0 <__udivmoddi4+0xa8>
 8000cea:	e9c6 4800 	strd	r4, r8, [r6]
 8000cee:	e7df      	b.n	8000cb0 <__udivmoddi4+0xa8>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8091 	bne.w	8000e20 <__udivmoddi4+0x218>
 8000cfe:	eba1 000c 	sub.w	r0, r1, ip
 8000d02:	2101      	movs	r1, #1
 8000d04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d08:	fa1f fe8c 	uxth.w	lr, ip
 8000d0c:	fbb0 f3f7 	udiv	r3, r0, r7
 8000d10:	fb07 0013 	mls	r0, r7, r3, r0
 8000d14:	0c25      	lsrs	r5, r4, #16
 8000d16:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	42a8      	cmp	r0, r5
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0505 	adds.w	r5, ip, r5
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	42a8      	cmp	r0, r5
 8000d2e:	f200 80ce 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a2d      	subs	r5, r5, r0
 8000d36:	fbb5 f0f7 	udiv	r0, r5, r7
 8000d3a:	fb07 5510 	mls	r5, r7, r0, r5
 8000d3e:	fb0e fe00 	mul.w	lr, lr, r0
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80b6 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d5c:	4628      	mov	r0, r5
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79e      	b.n	8000ca6 <__udivmoddi4+0x9e>
 8000d68:	f1c1 0720 	rsb	r7, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa25 fa07 	lsr.w	sl, r5, r7
 8000d7a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7e:	fbba f8f9 	udiv	r8, sl, r9
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	fb09 aa18 	mls	sl, r9, r8, sl
 8000d8a:	408d      	lsls	r5, r1
 8000d8c:	fa1f fe8c 	uxth.w	lr, ip
 8000d90:	431d      	orrs	r5, r3
 8000d92:	fa00 f301 	lsl.w	r3, r0, r1
 8000d96:	fb08 f00e 	mul.w	r0, r8, lr
 8000d9a:	0c2c      	lsrs	r4, r5, #16
 8000d9c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000da0:	42a0      	cmp	r0, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	42a0      	cmp	r0, r4
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4464      	add	r4, ip
 8000dc0:	1a24      	subs	r4, r4, r0
 8000dc2:	fbb4 f0f9 	udiv	r0, r4, r9
 8000dc6:	fb09 4410 	mls	r4, r9, r0, r4
 8000dca:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dce:	b2ad      	uxth	r5, r5
 8000dd0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd4:	45a6      	cmp	lr, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ddc:	f100 35ff 	add.w	r5, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	45a6      	cmp	lr, r4
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4464      	add	r4, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9502 	umull	r9, r5, r0, r2
 8000df2:	eba4 040e 	sub.w	r4, r4, lr
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46ae      	mov	lr, r5
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	2e00      	cmp	r6, #0
 8000e02:	d069      	beq.n	8000ed8 <__udivmoddi4+0x2d0>
 8000e04:	ebb3 0208 	subs.w	r2, r3, r8
 8000e08:	eb64 040e 	sbc.w	r4, r4, lr
 8000e0c:	fa22 f301 	lsr.w	r3, r2, r1
 8000e10:	fa04 f707 	lsl.w	r7, r4, r7
 8000e14:	431f      	orrs	r7, r3
 8000e16:	40cc      	lsrs	r4, r1
 8000e18:	e9c6 7400 	strd	r7, r4, [r6]
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	e747      	b.n	8000cb0 <__udivmoddi4+0xa8>
 8000e20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e24:	f1c2 0120 	rsb	r1, r2, #32
 8000e28:	fa25 f301 	lsr.w	r3, r5, r1
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa20 f101 	lsr.w	r1, r0, r1
 8000e34:	4095      	lsls	r5, r2
 8000e36:	430d      	orrs	r5, r1
 8000e38:	fbb3 f1f7 	udiv	r1, r3, r7
 8000e3c:	fb07 3311 	mls	r3, r7, r1, r3
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	0c28      	lsrs	r0, r5, #16
 8000e46:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e4a:	fb01 f30e 	mul.w	r3, r1, lr
 8000e4e:	4283      	cmp	r3, r0
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0000 	adds.w	r0, ip, r0
 8000e5a:	f101 38ff 	add.w	r8, r1, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	4283      	cmp	r3, r0
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3902      	subs	r1, #2
 8000e66:	4460      	add	r0, ip
 8000e68:	1ac0      	subs	r0, r0, r3
 8000e6a:	fbb0 f3f7 	udiv	r3, r0, r7
 8000e6e:	fb07 0013 	mls	r0, r7, r3, r0
 8000e72:	b2ad      	uxth	r5, r5
 8000e74:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000e78:	fb03 f00e 	mul.w	r0, r3, lr
 8000e7c:	42a8      	cmp	r0, r5
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0505 	adds.w	r5, ip, r5
 8000e84:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	42a8      	cmp	r0, r5
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4465      	add	r5, ip
 8000e92:	1a28      	subs	r0, r5, r0
 8000e94:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	4631      	mov	r1, r6
 8000e9c:	4630      	mov	r0, r6
 8000e9e:	e707      	b.n	8000cb0 <__udivmoddi4+0xa8>
 8000ea0:	462f      	mov	r7, r5
 8000ea2:	e6e4      	b.n	8000c6e <__udivmoddi4+0x66>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f9      	b.n	8000c9c <__udivmoddi4+0x94>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4643      	mov	r3, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4641      	mov	r1, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	4464      	add	r4, ip
 8000eca:	3802      	subs	r0, #2
 8000ecc:	e747      	b.n	8000d5e <__udivmoddi4+0x156>
 8000ece:	3b02      	subs	r3, #2
 8000ed0:	4465      	add	r5, ip
 8000ed2:	e72f      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ed4:	4608      	mov	r0, r1
 8000ed6:	e706      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed8:	4631      	mov	r1, r6
 8000eda:	e6e9      	b.n	8000cb0 <__udivmoddi4+0xa8>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee6:	f000 fd5d 	bl	80019a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eea:	f000 f8ab 	bl	8001044 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eee:	f000 f94f 	bl	8001190 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000ef2:	f000 f8ed 	bl	80010d0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000ef6:	f000 f921 	bl	800113c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  do{
	  //Inicializar modulo LoRa
	  if(rfm95_init(&rfm95_handle)){
 8000efa:	4842      	ldr	r0, [pc, #264]	; (8001004 <main+0x124>)
 8000efc:	f002 fc02 	bl	8003704 <rfm95_init>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d021      	beq.n	8000f4a <main+0x6a>
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f06:	2200      	movs	r2, #0
 8000f08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f0c:	483e      	ldr	r0, [pc, #248]	; (8001008 <main+0x128>)
 8000f0e:	f001 f837 	bl	8001f80 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000f12:	2201      	movs	r2, #1
 8000f14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f18:	483b      	ldr	r0, [pc, #236]	; (8001008 <main+0x128>)
 8000f1a:	f001 f831 	bl	8001f80 <HAL_GPIO_WritePin>
		  sprintf((char*)uart_buf, "Modulo LoRa Inicializado\n");
 8000f1e:	493b      	ldr	r1, [pc, #236]	; (800100c <main+0x12c>)
 8000f20:	483b      	ldr	r0, [pc, #236]	; (8001010 <main+0x130>)
 8000f22:	f003 fe83 	bl	8004c2c <siprintf>
		  HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8000f26:	483a      	ldr	r0, [pc, #232]	; (8001010 <main+0x130>)
 8000f28:	f7ff f912 	bl	8000150 <strlen>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	f04f 33ff 	mov.w	r3, #4294967295
 8000f34:	4936      	ldr	r1, [pc, #216]	; (8001010 <main+0x130>)
 8000f36:	4837      	ldr	r0, [pc, #220]	; (8001014 <main+0x134>)
 8000f38:	f002 fa0d 	bl	8003356 <HAL_UART_Transmit>
		  verificador1 = 1;
 8000f3c:	4b36      	ldr	r3, [pc, #216]	; (8001018 <main+0x138>)
 8000f3e:	2201      	movs	r2, #1
 8000f40:	701a      	strb	r2, [r3, #0]
		  verificador2 = 1;
 8000f42:	4b36      	ldr	r3, [pc, #216]	; (800101c <main+0x13c>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	701a      	strb	r2, [r3, #0]
 8000f48:	e002      	b.n	8000f50 <main+0x70>
	  }
	  else{
		  rfm95_reset(&rfm95_handle);
 8000f4a:	482e      	ldr	r0, [pc, #184]	; (8001004 <main+0x124>)
 8000f4c:	f002 fd3a 	bl	80039c4 <rfm95_reset>
	  }
  }
  while(!verificador1);
 8000f50:	4b31      	ldr	r3, [pc, #196]	; (8001018 <main+0x138>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d0d0      	beq.n	8000efa <main+0x1a>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (verificador2 == 1)
 8000f58:	e04b      	b.n	8000ff2 <main+0x112>
  {
	  // Recibir los datos por LoRa
	  rfm95_receive_package(&rfm95_handle, &temp, &hum, &monoxido_temp1, &monoxido_temp2, RSSI, SNR);
 8000f5a:	4b31      	ldr	r3, [pc, #196]	; (8001020 <main+0x140>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a31      	ldr	r2, [pc, #196]	; (8001024 <main+0x144>)
 8000f60:	6812      	ldr	r2, [r2, #0]
 8000f62:	9202      	str	r2, [sp, #8]
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	4b30      	ldr	r3, [pc, #192]	; (8001028 <main+0x148>)
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	4b30      	ldr	r3, [pc, #192]	; (800102c <main+0x14c>)
 8000f6c:	4a30      	ldr	r2, [pc, #192]	; (8001030 <main+0x150>)
 8000f6e:	4931      	ldr	r1, [pc, #196]	; (8001034 <main+0x154>)
 8000f70:	4824      	ldr	r0, [pc, #144]	; (8001004 <main+0x124>)
 8000f72:	f002 fd45 	bl	8003a00 <rfm95_receive_package>
	  // Validation message
	  CO = (monoxido_temp1 << 8) | monoxido_temp2;
 8000f76:	4b2d      	ldr	r3, [pc, #180]	; (800102c <main+0x14c>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	021b      	lsls	r3, r3, #8
 8000f7c:	b21a      	sxth	r2, r3
 8000f7e:	4b2a      	ldr	r3, [pc, #168]	; (8001028 <main+0x148>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	4313      	orrs	r3, r2
 8000f86:	b21b      	sxth	r3, r3
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	4b2b      	ldr	r3, [pc, #172]	; (8001038 <main+0x158>)
 8000f8c:	801a      	strh	r2, [r3, #0]
	  sprintf((char*)uart_buf, "Conexion exitosa\n");
 8000f8e:	492b      	ldr	r1, [pc, #172]	; (800103c <main+0x15c>)
 8000f90:	481f      	ldr	r0, [pc, #124]	; (8001010 <main+0x130>)
 8000f92:	f003 fe4b 	bl	8004c2c <siprintf>
	  HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8000f96:	481e      	ldr	r0, [pc, #120]	; (8001010 <main+0x130>)
 8000f98:	f7ff f8da 	bl	8000150 <strlen>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa4:	491a      	ldr	r1, [pc, #104]	; (8001010 <main+0x130>)
 8000fa6:	481b      	ldr	r0, [pc, #108]	; (8001014 <main+0x134>)
 8000fa8:	f002 f9d5 	bl	8003356 <HAL_UART_Transmit>

	  //Comparacion de los datos con umbrales
	  umbral_temperatura(temp);
 8000fac:	4b21      	ldr	r3, [pc, #132]	; (8001034 <main+0x154>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f000 f967 	bl	8001284 <umbral_temperatura>
	  umbral_humedad(hum);
 8000fb6:	4b1e      	ldr	r3, [pc, #120]	; (8001030 <main+0x150>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 f9d2 	bl	8001364 <umbral_humedad>
	  umbral_monoxido(CO);
 8000fc0:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <main+0x158>)
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 fa3d 	bl	8001444 <umbral_monoxido>
	  contador_update();
 8000fca:	f000 faab 	bl	8001524 <contador_update>
	  //sprintf((char*)uart_buf, "Temperatura: %u C, Humedad: %u HR, %u PPM \n", temp, hum, CO);
	  //HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
	  //sprintf((char*)uart_buf, "SNR: %.2f C, RSSI: %i  \n", SNR, RSSI);
	  //HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
	  temp = 0;
 8000fce:	4b19      	ldr	r3, [pc, #100]	; (8001034 <main+0x154>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
	  hum = 0;
 8000fd4:	4b16      	ldr	r3, [pc, #88]	; (8001030 <main+0x150>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]
	  CO = 0;
 8000fda:	4b17      	ldr	r3, [pc, #92]	; (8001038 <main+0x158>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	801a      	strh	r2, [r3, #0]
	  monoxido_temp1 = 0;
 8000fe0:	4b12      	ldr	r3, [pc, #72]	; (800102c <main+0x14c>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	701a      	strb	r2, [r3, #0]
	  monoxido_temp2 = 0;
 8000fe6:	4b10      	ldr	r3, [pc, #64]	; (8001028 <main+0x148>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	701a      	strb	r2, [r3, #0]
	  contador = 0;
 8000fec:	4b14      	ldr	r3, [pc, #80]	; (8001040 <main+0x160>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
  while (verificador2 == 1)
 8000ff2:	4b0a      	ldr	r3, [pc, #40]	; (800101c <main+0x13c>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d0af      	beq.n	8000f5a <main+0x7a>
 8000ffa:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000000 	.word	0x20000000
 8001008:	40011000 	.word	0x40011000
 800100c:	080084a8 	.word	0x080084a8
 8001010:	200002ac 	.word	0x200002ac
 8001014:	20000268 	.word	0x20000268
 8001018:	200002e2 	.word	0x200002e2
 800101c:	200002e3 	.word	0x200002e3
 8001020:	200002e8 	.word	0x200002e8
 8001024:	200002ec 	.word	0x200002ec
 8001028:	200002e1 	.word	0x200002e1
 800102c:	200002e0 	.word	0x200002e0
 8001030:	200002df 	.word	0x200002df
 8001034:	200002de 	.word	0x200002de
 8001038:	200002e4 	.word	0x200002e4
 800103c:	080084c4 	.word	0x080084c4
 8001040:	200002f0 	.word	0x200002f0

08001044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b090      	sub	sp, #64	; 0x40
 8001048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104a:	f107 0318 	add.w	r3, r7, #24
 800104e:	2228      	movs	r2, #40	; 0x28
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f002 fe18 	bl	8003c88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001066:	2301      	movs	r3, #1
 8001068:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800106a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800106e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001070:	2300      	movs	r3, #0
 8001072:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001074:	2301      	movs	r3, #1
 8001076:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001078:	2302      	movs	r3, #2
 800107a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800107c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001080:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001082:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001086:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001088:	f107 0318 	add.w	r3, r7, #24
 800108c:	4618      	mov	r0, r3
 800108e:	f000 ff8f 	bl	8001fb0 <HAL_RCC_OscConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001098:	f000 faa2 	bl	80015e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109c:	230f      	movs	r3, #15
 800109e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a0:	2302      	movs	r3, #2
 80010a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	2101      	movs	r1, #1
 80010b6:	4618      	mov	r0, r3
 80010b8:	f001 f9fc 	bl	80024b4 <HAL_RCC_ClockConfig>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80010c2:	f000 fa8d 	bl	80015e0 <Error_Handler>
  }
}
 80010c6:	bf00      	nop
 80010c8:	3740      	adds	r7, #64	; 0x40
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010d4:	4b17      	ldr	r3, [pc, #92]	; (8001134 <MX_SPI1_Init+0x64>)
 80010d6:	4a18      	ldr	r2, [pc, #96]	; (8001138 <MX_SPI1_Init+0x68>)
 80010d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010da:	4b16      	ldr	r3, [pc, #88]	; (8001134 <MX_SPI1_Init+0x64>)
 80010dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010e2:	4b14      	ldr	r3, [pc, #80]	; (8001134 <MX_SPI1_Init+0x64>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <MX_SPI1_Init+0x64>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010ee:	4b11      	ldr	r3, [pc, #68]	; (8001134 <MX_SPI1_Init+0x64>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <MX_SPI1_Init+0x64>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	; (8001134 <MX_SPI1_Init+0x64>)
 80010fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001100:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <MX_SPI1_Init+0x64>)
 8001104:	2220      	movs	r2, #32
 8001106:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001108:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <MX_SPI1_Init+0x64>)
 800110a:	2200      	movs	r2, #0
 800110c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <MX_SPI1_Init+0x64>)
 8001110:	2200      	movs	r2, #0
 8001112:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <MX_SPI1_Init+0x64>)
 8001116:	2200      	movs	r2, #0
 8001118:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800111a:	4b06      	ldr	r3, [pc, #24]	; (8001134 <MX_SPI1_Init+0x64>)
 800111c:	220a      	movs	r2, #10
 800111e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001120:	4804      	ldr	r0, [pc, #16]	; (8001134 <MX_SPI1_Init+0x64>)
 8001122:	f001 fb5f 	bl	80027e4 <HAL_SPI_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800112c:	f000 fa58 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000210 	.word	0x20000210
 8001138:	40013000 	.word	0x40013000

0800113c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001140:	4b11      	ldr	r3, [pc, #68]	; (8001188 <MX_USART1_UART_Init+0x4c>)
 8001142:	4a12      	ldr	r2, [pc, #72]	; (800118c <MX_USART1_UART_Init+0x50>)
 8001144:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001146:	4b10      	ldr	r3, [pc, #64]	; (8001188 <MX_USART1_UART_Init+0x4c>)
 8001148:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800114c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800114e:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <MX_USART1_UART_Init+0x4c>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001154:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <MX_USART1_UART_Init+0x4c>)
 8001156:	2200      	movs	r2, #0
 8001158:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800115a:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <MX_USART1_UART_Init+0x4c>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001160:	4b09      	ldr	r3, [pc, #36]	; (8001188 <MX_USART1_UART_Init+0x4c>)
 8001162:	220c      	movs	r2, #12
 8001164:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001166:	4b08      	ldr	r3, [pc, #32]	; (8001188 <MX_USART1_UART_Init+0x4c>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800116c:	4b06      	ldr	r3, [pc, #24]	; (8001188 <MX_USART1_UART_Init+0x4c>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001172:	4805      	ldr	r0, [pc, #20]	; (8001188 <MX_USART1_UART_Init+0x4c>)
 8001174:	f002 f8a2 	bl	80032bc <HAL_UART_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800117e:	f000 fa2f 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000268 	.word	0x20000268
 800118c:	40013800 	.word	0x40013800

08001190 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b088      	sub	sp, #32
 8001194:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001196:	f107 0310 	add.w	r3, r7, #16
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a4:	4b33      	ldr	r3, [pc, #204]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a32      	ldr	r2, [pc, #200]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011aa:	f043 0310 	orr.w	r3, r3, #16
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b30      	ldr	r3, [pc, #192]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0310 	and.w	r3, r3, #16
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011bc:	4b2d      	ldr	r3, [pc, #180]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	4a2c      	ldr	r2, [pc, #176]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011c2:	f043 0320 	orr.w	r3, r3, #32
 80011c6:	6193      	str	r3, [r2, #24]
 80011c8:	4b2a      	ldr	r3, [pc, #168]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	f003 0320 	and.w	r3, r3, #32
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d4:	4b27      	ldr	r3, [pc, #156]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	4a26      	ldr	r2, [pc, #152]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011da:	f043 0304 	orr.w	r3, r3, #4
 80011de:	6193      	str	r3, [r2, #24]
 80011e0:	4b24      	ldr	r3, [pc, #144]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ec:	4b21      	ldr	r3, [pc, #132]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	4a20      	ldr	r2, [pc, #128]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011f2:	f043 0308 	orr.w	r3, r3, #8
 80011f6:	6193      	str	r3, [r2, #24]
 80011f8:	4b1e      	ldr	r3, [pc, #120]	; (8001274 <MX_GPIO_Init+0xe4>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	f003 0308 	and.w	r3, r3, #8
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001204:	2201      	movs	r2, #1
 8001206:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800120a:	481b      	ldr	r0, [pc, #108]	; (8001278 <MX_GPIO_Init+0xe8>)
 800120c:	f000 feb8 	bl	8001f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RESET_Pin|SPI1_NSS_Pin, GPIO_PIN_SET);
 8001210:	2201      	movs	r2, #1
 8001212:	2118      	movs	r1, #24
 8001214:	4819      	ldr	r0, [pc, #100]	; (800127c <MX_GPIO_Init+0xec>)
 8001216:	f000 feb3 	bl	8001f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800121a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800121e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2302      	movs	r3, #2
 800122a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	4619      	mov	r1, r3
 8001232:	4811      	ldr	r0, [pc, #68]	; (8001278 <MX_GPIO_Init+0xe8>)
 8001234:	f000 fd20 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin SPI1_NSS_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|SPI1_NSS_Pin;
 8001238:	2318      	movs	r3, #24
 800123a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123c:	2301      	movs	r3, #1
 800123e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	2302      	movs	r3, #2
 8001246:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f107 0310 	add.w	r3, r7, #16
 800124c:	4619      	mov	r1, r3
 800124e:	480b      	ldr	r0, [pc, #44]	; (800127c <MX_GPIO_Init+0xec>)
 8001250:	f000 fd12 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : G0_LORA_INT_Pin */
  GPIO_InitStruct.Pin = G0_LORA_INT_Pin;
 8001254:	2301      	movs	r3, #1
 8001256:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(G0_LORA_INT_GPIO_Port, &GPIO_InitStruct);
 8001260:	f107 0310 	add.w	r3, r7, #16
 8001264:	4619      	mov	r1, r3
 8001266:	4806      	ldr	r0, [pc, #24]	; (8001280 <MX_GPIO_Init+0xf0>)
 8001268:	f000 fd06 	bl	8001c78 <HAL_GPIO_Init>

}
 800126c:	bf00      	nop
 800126e:	3720      	adds	r7, #32
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40021000 	.word	0x40021000
 8001278:	40011000 	.word	0x40011000
 800127c:	40010800 	.word	0x40010800
 8001280:	40010c00 	.word	0x40010c00

08001284 <umbral_temperatura>:

/* USER CODE BEGIN 4 */
void umbral_temperatura(uint8_t temperatura){
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	71fb      	strb	r3, [r7, #7]
	//Comparacion temperatura
	if(37 < temperatura && temperatura < 80){
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	2b25      	cmp	r3, #37	; 0x25
 8001292:	d918      	bls.n	80012c6 <umbral_temperatura+0x42>
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	2b4f      	cmp	r3, #79	; 0x4f
 8001298:	d815      	bhi.n	80012c6 <umbral_temperatura+0x42>
		sprintf((char*)uart_buf, "Atencion!! Temperatura muy Alta\n");
 800129a:	492b      	ldr	r1, [pc, #172]	; (8001348 <umbral_temperatura+0xc4>)
 800129c:	482b      	ldr	r0, [pc, #172]	; (800134c <umbral_temperatura+0xc8>)
 800129e:	f003 fcc5 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 80012a2:	482a      	ldr	r0, [pc, #168]	; (800134c <umbral_temperatura+0xc8>)
 80012a4:	f7fe ff54 	bl	8000150 <strlen>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295
 80012b0:	4926      	ldr	r1, [pc, #152]	; (800134c <umbral_temperatura+0xc8>)
 80012b2:	4827      	ldr	r0, [pc, #156]	; (8001350 <umbral_temperatura+0xcc>)
 80012b4:	f002 f84f 	bl	8003356 <HAL_UART_Transmit>
		contador++;
 80012b8:	4b26      	ldr	r3, [pc, #152]	; (8001354 <umbral_temperatura+0xd0>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	3301      	adds	r3, #1
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	4b24      	ldr	r3, [pc, #144]	; (8001354 <umbral_temperatura+0xd0>)
 80012c2:	701a      	strb	r2, [r3, #0]
 80012c4:	e02a      	b.n	800131c <umbral_temperatura+0x98>
	}
	else if(temperatura < 10 || temperatura > 80){
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	2b09      	cmp	r3, #9
 80012ca:	d902      	bls.n	80012d2 <umbral_temperatura+0x4e>
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	2b50      	cmp	r3, #80	; 0x50
 80012d0:	d90f      	bls.n	80012f2 <umbral_temperatura+0x6e>
		sprintf((char*)uart_buf, "Atencion!! Valor erroneo de temperatura\n");
 80012d2:	4921      	ldr	r1, [pc, #132]	; (8001358 <umbral_temperatura+0xd4>)
 80012d4:	481d      	ldr	r0, [pc, #116]	; (800134c <umbral_temperatura+0xc8>)
 80012d6:	f003 fca9 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 80012da:	481c      	ldr	r0, [pc, #112]	; (800134c <umbral_temperatura+0xc8>)
 80012dc:	f7fe ff38 	bl	8000150 <strlen>
 80012e0:	4603      	mov	r3, r0
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	f04f 33ff 	mov.w	r3, #4294967295
 80012e8:	4918      	ldr	r1, [pc, #96]	; (800134c <umbral_temperatura+0xc8>)
 80012ea:	4819      	ldr	r0, [pc, #100]	; (8001350 <umbral_temperatura+0xcc>)
 80012ec:	f002 f833 	bl	8003356 <HAL_UART_Transmit>
 80012f0:	e014      	b.n	800131c <umbral_temperatura+0x98>
	}

	else if(10 < temperatura && temperatura < 37){
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	2b0a      	cmp	r3, #10
 80012f6:	d911      	bls.n	800131c <umbral_temperatura+0x98>
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	2b24      	cmp	r3, #36	; 0x24
 80012fc:	d80e      	bhi.n	800131c <umbral_temperatura+0x98>
		sprintf((char*)uart_buf, "Valores normales de temperatura\n");
 80012fe:	4917      	ldr	r1, [pc, #92]	; (800135c <umbral_temperatura+0xd8>)
 8001300:	4812      	ldr	r0, [pc, #72]	; (800134c <umbral_temperatura+0xc8>)
 8001302:	f003 fc93 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8001306:	4811      	ldr	r0, [pc, #68]	; (800134c <umbral_temperatura+0xc8>)
 8001308:	f7fe ff22 	bl	8000150 <strlen>
 800130c:	4603      	mov	r3, r0
 800130e:	b29a      	uxth	r2, r3
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	490d      	ldr	r1, [pc, #52]	; (800134c <umbral_temperatura+0xc8>)
 8001316:	480e      	ldr	r0, [pc, #56]	; (8001350 <umbral_temperatura+0xcc>)
 8001318:	f002 f81d 	bl	8003356 <HAL_UART_Transmit>
	}
	sprintf((char*)uart_buf, "Temperatura = %u C\n", temperatura);
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	461a      	mov	r2, r3
 8001320:	490f      	ldr	r1, [pc, #60]	; (8001360 <umbral_temperatura+0xdc>)
 8001322:	480a      	ldr	r0, [pc, #40]	; (800134c <umbral_temperatura+0xc8>)
 8001324:	f003 fc82 	bl	8004c2c <siprintf>
	HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8001328:	4808      	ldr	r0, [pc, #32]	; (800134c <umbral_temperatura+0xc8>)
 800132a:	f7fe ff11 	bl	8000150 <strlen>
 800132e:	4603      	mov	r3, r0
 8001330:	b29a      	uxth	r2, r3
 8001332:	f04f 33ff 	mov.w	r3, #4294967295
 8001336:	4905      	ldr	r1, [pc, #20]	; (800134c <umbral_temperatura+0xc8>)
 8001338:	4805      	ldr	r0, [pc, #20]	; (8001350 <umbral_temperatura+0xcc>)
 800133a:	f002 f80c 	bl	8003356 <HAL_UART_Transmit>
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	080084d8 	.word	0x080084d8
 800134c:	200002ac 	.word	0x200002ac
 8001350:	20000268 	.word	0x20000268
 8001354:	200002f0 	.word	0x200002f0
 8001358:	080084fc 	.word	0x080084fc
 800135c:	08008528 	.word	0x08008528
 8001360:	0800854c 	.word	0x0800854c

08001364 <umbral_humedad>:

void umbral_humedad(uint8_t humedad){
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
	if(5 < humedad && humedad < 20){
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	2b05      	cmp	r3, #5
 8001372:	d918      	bls.n	80013a6 <umbral_humedad+0x42>
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	2b13      	cmp	r3, #19
 8001378:	d815      	bhi.n	80013a6 <umbral_humedad+0x42>
		sprintf((char*)uart_buf, "Atencion!! Humedad muy baja\n");
 800137a:	492b      	ldr	r1, [pc, #172]	; (8001428 <umbral_humedad+0xc4>)
 800137c:	482b      	ldr	r0, [pc, #172]	; (800142c <umbral_humedad+0xc8>)
 800137e:	f003 fc55 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8001382:	482a      	ldr	r0, [pc, #168]	; (800142c <umbral_humedad+0xc8>)
 8001384:	f7fe fee4 	bl	8000150 <strlen>
 8001388:	4603      	mov	r3, r0
 800138a:	b29a      	uxth	r2, r3
 800138c:	f04f 33ff 	mov.w	r3, #4294967295
 8001390:	4926      	ldr	r1, [pc, #152]	; (800142c <umbral_humedad+0xc8>)
 8001392:	4827      	ldr	r0, [pc, #156]	; (8001430 <umbral_humedad+0xcc>)
 8001394:	f001 ffdf 	bl	8003356 <HAL_UART_Transmit>
		contador++;
 8001398:	4b26      	ldr	r3, [pc, #152]	; (8001434 <umbral_humedad+0xd0>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	3301      	adds	r3, #1
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	4b24      	ldr	r3, [pc, #144]	; (8001434 <umbral_humedad+0xd0>)
 80013a2:	701a      	strb	r2, [r3, #0]
 80013a4:	e02a      	b.n	80013fc <umbral_humedad+0x98>
	}
	else if(humedad < 5 || humedad > 95){
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	2b04      	cmp	r3, #4
 80013aa:	d902      	bls.n	80013b2 <umbral_humedad+0x4e>
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	2b5f      	cmp	r3, #95	; 0x5f
 80013b0:	d90f      	bls.n	80013d2 <umbral_humedad+0x6e>
		sprintf((char*)uart_buf, "Atencion!! Valor erroneo de humedad\n");
 80013b2:	4921      	ldr	r1, [pc, #132]	; (8001438 <umbral_humedad+0xd4>)
 80013b4:	481d      	ldr	r0, [pc, #116]	; (800142c <umbral_humedad+0xc8>)
 80013b6:	f003 fc39 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 80013ba:	481c      	ldr	r0, [pc, #112]	; (800142c <umbral_humedad+0xc8>)
 80013bc:	f7fe fec8 	bl	8000150 <strlen>
 80013c0:	4603      	mov	r3, r0
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	f04f 33ff 	mov.w	r3, #4294967295
 80013c8:	4918      	ldr	r1, [pc, #96]	; (800142c <umbral_humedad+0xc8>)
 80013ca:	4819      	ldr	r0, [pc, #100]	; (8001430 <umbral_humedad+0xcc>)
 80013cc:	f001 ffc3 	bl	8003356 <HAL_UART_Transmit>
 80013d0:	e014      	b.n	80013fc <umbral_humedad+0x98>
	}
	else if(20 < humedad && humedad < 95){
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2b14      	cmp	r3, #20
 80013d6:	d911      	bls.n	80013fc <umbral_humedad+0x98>
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	2b5e      	cmp	r3, #94	; 0x5e
 80013dc:	d80e      	bhi.n	80013fc <umbral_humedad+0x98>
		sprintf((char*)uart_buf, "Valores normales de humedad\n");
 80013de:	4917      	ldr	r1, [pc, #92]	; (800143c <umbral_humedad+0xd8>)
 80013e0:	4812      	ldr	r0, [pc, #72]	; (800142c <umbral_humedad+0xc8>)
 80013e2:	f003 fc23 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 80013e6:	4811      	ldr	r0, [pc, #68]	; (800142c <umbral_humedad+0xc8>)
 80013e8:	f7fe feb2 	bl	8000150 <strlen>
 80013ec:	4603      	mov	r3, r0
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	490d      	ldr	r1, [pc, #52]	; (800142c <umbral_humedad+0xc8>)
 80013f6:	480e      	ldr	r0, [pc, #56]	; (8001430 <umbral_humedad+0xcc>)
 80013f8:	f001 ffad 	bl	8003356 <HAL_UART_Transmit>
	}
	sprintf((char*)uart_buf, "Humedad = %u HR\n", humedad);
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	461a      	mov	r2, r3
 8001400:	490f      	ldr	r1, [pc, #60]	; (8001440 <umbral_humedad+0xdc>)
 8001402:	480a      	ldr	r0, [pc, #40]	; (800142c <umbral_humedad+0xc8>)
 8001404:	f003 fc12 	bl	8004c2c <siprintf>
	HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8001408:	4808      	ldr	r0, [pc, #32]	; (800142c <umbral_humedad+0xc8>)
 800140a:	f7fe fea1 	bl	8000150 <strlen>
 800140e:	4603      	mov	r3, r0
 8001410:	b29a      	uxth	r2, r3
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	4905      	ldr	r1, [pc, #20]	; (800142c <umbral_humedad+0xc8>)
 8001418:	4805      	ldr	r0, [pc, #20]	; (8001430 <umbral_humedad+0xcc>)
 800141a:	f001 ff9c 	bl	8003356 <HAL_UART_Transmit>
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	08008560 	.word	0x08008560
 800142c:	200002ac 	.word	0x200002ac
 8001430:	20000268 	.word	0x20000268
 8001434:	200002f0 	.word	0x200002f0
 8001438:	08008580 	.word	0x08008580
 800143c:	080085a8 	.word	0x080085a8
 8001440:	080085c8 	.word	0x080085c8

08001444 <umbral_monoxido>:

void umbral_monoxido(uint16_t monoxido){
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	80fb      	strh	r3, [r7, #6]
	if(800 < monoxido && monoxido < 7000){
 800144e:	88fb      	ldrh	r3, [r7, #6]
 8001450:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001454:	d91a      	bls.n	800148c <umbral_monoxido+0x48>
 8001456:	88fb      	ldrh	r3, [r7, #6]
 8001458:	f641 3257 	movw	r2, #6999	; 0x1b57
 800145c:	4293      	cmp	r3, r2
 800145e:	d815      	bhi.n	800148c <umbral_monoxido+0x48>
		sprintf((char*)uart_buf, "Atencion!! Valores de CO muy altos\n");
 8001460:	4929      	ldr	r1, [pc, #164]	; (8001508 <umbral_monoxido+0xc4>)
 8001462:	482a      	ldr	r0, [pc, #168]	; (800150c <umbral_monoxido+0xc8>)
 8001464:	f003 fbe2 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8001468:	4828      	ldr	r0, [pc, #160]	; (800150c <umbral_monoxido+0xc8>)
 800146a:	f7fe fe71 	bl	8000150 <strlen>
 800146e:	4603      	mov	r3, r0
 8001470:	b29a      	uxth	r2, r3
 8001472:	f04f 33ff 	mov.w	r3, #4294967295
 8001476:	4925      	ldr	r1, [pc, #148]	; (800150c <umbral_monoxido+0xc8>)
 8001478:	4825      	ldr	r0, [pc, #148]	; (8001510 <umbral_monoxido+0xcc>)
 800147a:	f001 ff6c 	bl	8003356 <HAL_UART_Transmit>
		contador += 2;
 800147e:	4b25      	ldr	r3, [pc, #148]	; (8001514 <umbral_monoxido+0xd0>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	3302      	adds	r3, #2
 8001484:	b2da      	uxtb	r2, r3
 8001486:	4b23      	ldr	r3, [pc, #140]	; (8001514 <umbral_monoxido+0xd0>)
 8001488:	701a      	strb	r2, [r3, #0]
 800148a:	e027      	b.n	80014dc <umbral_monoxido+0x98>
	}
	else if(monoxido > 7000){
 800148c:	88fb      	ldrh	r3, [r7, #6]
 800148e:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001492:	4293      	cmp	r3, r2
 8001494:	d90f      	bls.n	80014b6 <umbral_monoxido+0x72>
		sprintf((char*)uart_buf, "Atencion!! Valor erroneos de CO\n");
 8001496:	4920      	ldr	r1, [pc, #128]	; (8001518 <umbral_monoxido+0xd4>)
 8001498:	481c      	ldr	r0, [pc, #112]	; (800150c <umbral_monoxido+0xc8>)
 800149a:	f003 fbc7 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 800149e:	481b      	ldr	r0, [pc, #108]	; (800150c <umbral_monoxido+0xc8>)
 80014a0:	f7fe fe56 	bl	8000150 <strlen>
 80014a4:	4603      	mov	r3, r0
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ac:	4917      	ldr	r1, [pc, #92]	; (800150c <umbral_monoxido+0xc8>)
 80014ae:	4818      	ldr	r0, [pc, #96]	; (8001510 <umbral_monoxido+0xcc>)
 80014b0:	f001 ff51 	bl	8003356 <HAL_UART_Transmit>
 80014b4:	e012      	b.n	80014dc <umbral_monoxido+0x98>
	}
	else if(0 <= monoxido && monoxido < 800){
 80014b6:	88fb      	ldrh	r3, [r7, #6]
 80014b8:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80014bc:	d20e      	bcs.n	80014dc <umbral_monoxido+0x98>
		sprintf((char*)uart_buf, "Valores normales de CO\n");
 80014be:	4917      	ldr	r1, [pc, #92]	; (800151c <umbral_monoxido+0xd8>)
 80014c0:	4812      	ldr	r0, [pc, #72]	; (800150c <umbral_monoxido+0xc8>)
 80014c2:	f003 fbb3 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 80014c6:	4811      	ldr	r0, [pc, #68]	; (800150c <umbral_monoxido+0xc8>)
 80014c8:	f7fe fe42 	bl	8000150 <strlen>
 80014cc:	4603      	mov	r3, r0
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
 80014d4:	490d      	ldr	r1, [pc, #52]	; (800150c <umbral_monoxido+0xc8>)
 80014d6:	480e      	ldr	r0, [pc, #56]	; (8001510 <umbral_monoxido+0xcc>)
 80014d8:	f001 ff3d 	bl	8003356 <HAL_UART_Transmit>
	}
	sprintf((char*)uart_buf, "CO = %u PPM\n", monoxido);
 80014dc:	88fb      	ldrh	r3, [r7, #6]
 80014de:	461a      	mov	r2, r3
 80014e0:	490f      	ldr	r1, [pc, #60]	; (8001520 <umbral_monoxido+0xdc>)
 80014e2:	480a      	ldr	r0, [pc, #40]	; (800150c <umbral_monoxido+0xc8>)
 80014e4:	f003 fba2 	bl	8004c2c <siprintf>
	HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 80014e8:	4808      	ldr	r0, [pc, #32]	; (800150c <umbral_monoxido+0xc8>)
 80014ea:	f7fe fe31 	bl	8000150 <strlen>
 80014ee:	4603      	mov	r3, r0
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	f04f 33ff 	mov.w	r3, #4294967295
 80014f6:	4905      	ldr	r1, [pc, #20]	; (800150c <umbral_monoxido+0xc8>)
 80014f8:	4805      	ldr	r0, [pc, #20]	; (8001510 <umbral_monoxido+0xcc>)
 80014fa:	f001 ff2c 	bl	8003356 <HAL_UART_Transmit>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	080085dc 	.word	0x080085dc
 800150c:	200002ac 	.word	0x200002ac
 8001510:	20000268 	.word	0x20000268
 8001514:	200002f0 	.word	0x200002f0
 8001518:	08008600 	.word	0x08008600
 800151c:	08008624 	.word	0x08008624
 8001520:	0800863c 	.word	0x0800863c

08001524 <contador_update>:

void contador_update(void){
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	switch(contador){
 8001528:	4b26      	ldr	r3, [pc, #152]	; (80015c4 <contador_update+0xa0>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b04      	cmp	r3, #4
 800152e:	d026      	beq.n	800157e <contador_update+0x5a>
 8001530:	2b04      	cmp	r3, #4
 8001532:	dc34      	bgt.n	800159e <contador_update+0x7a>
 8001534:	2b01      	cmp	r3, #1
 8001536:	d002      	beq.n	800153e <contador_update+0x1a>
 8001538:	2b02      	cmp	r3, #2
 800153a:	d010      	beq.n	800155e <contador_update+0x3a>
 800153c:	e02f      	b.n	800159e <contador_update+0x7a>
	case 1:
		sprintf((char*)uart_buf, "Existe un bajo riesgo de incendio\n");
 800153e:	4922      	ldr	r1, [pc, #136]	; (80015c8 <contador_update+0xa4>)
 8001540:	4822      	ldr	r0, [pc, #136]	; (80015cc <contador_update+0xa8>)
 8001542:	f003 fb73 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8001546:	4821      	ldr	r0, [pc, #132]	; (80015cc <contador_update+0xa8>)
 8001548:	f7fe fe02 	bl	8000150 <strlen>
 800154c:	4603      	mov	r3, r0
 800154e:	b29a      	uxth	r2, r3
 8001550:	f04f 33ff 	mov.w	r3, #4294967295
 8001554:	491d      	ldr	r1, [pc, #116]	; (80015cc <contador_update+0xa8>)
 8001556:	481e      	ldr	r0, [pc, #120]	; (80015d0 <contador_update+0xac>)
 8001558:	f001 fefd 	bl	8003356 <HAL_UART_Transmit>
		break;
 800155c:	e02f      	b.n	80015be <contador_update+0x9a>
	case 2:
		sprintf((char*)uart_buf, "Alerta! Existe un riesgo medio de incendio.\n");
 800155e:	491d      	ldr	r1, [pc, #116]	; (80015d4 <contador_update+0xb0>)
 8001560:	481a      	ldr	r0, [pc, #104]	; (80015cc <contador_update+0xa8>)
 8001562:	f003 fb63 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8001566:	4819      	ldr	r0, [pc, #100]	; (80015cc <contador_update+0xa8>)
 8001568:	f7fe fdf2 	bl	8000150 <strlen>
 800156c:	4603      	mov	r3, r0
 800156e:	b29a      	uxth	r2, r3
 8001570:	f04f 33ff 	mov.w	r3, #4294967295
 8001574:	4915      	ldr	r1, [pc, #84]	; (80015cc <contador_update+0xa8>)
 8001576:	4816      	ldr	r0, [pc, #88]	; (80015d0 <contador_update+0xac>)
 8001578:	f001 feed 	bl	8003356 <HAL_UART_Transmit>
		break;
 800157c:	e01f      	b.n	80015be <contador_update+0x9a>
	case 4:
		sprintf((char*)uart_buf, "Alerta!! Existe un alto riesgo de incendio.\n");
 800157e:	4916      	ldr	r1, [pc, #88]	; (80015d8 <contador_update+0xb4>)
 8001580:	4812      	ldr	r0, [pc, #72]	; (80015cc <contador_update+0xa8>)
 8001582:	f003 fb53 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 8001586:	4811      	ldr	r0, [pc, #68]	; (80015cc <contador_update+0xa8>)
 8001588:	f7fe fde2 	bl	8000150 <strlen>
 800158c:	4603      	mov	r3, r0
 800158e:	b29a      	uxth	r2, r3
 8001590:	f04f 33ff 	mov.w	r3, #4294967295
 8001594:	490d      	ldr	r1, [pc, #52]	; (80015cc <contador_update+0xa8>)
 8001596:	480e      	ldr	r0, [pc, #56]	; (80015d0 <contador_update+0xac>)
 8001598:	f001 fedd 	bl	8003356 <HAL_UART_Transmit>
		break;
 800159c:	e00f      	b.n	80015be <contador_update+0x9a>
	default:
		sprintf((char*)uart_buf, "No existe riesgo de incendio.\n");
 800159e:	490f      	ldr	r1, [pc, #60]	; (80015dc <contador_update+0xb8>)
 80015a0:	480a      	ldr	r0, [pc, #40]	; (80015cc <contador_update+0xa8>)
 80015a2:	f003 fb43 	bl	8004c2c <siprintf>
		HAL_UART_Transmit(&huart1, uart_buf, strlen((char*)uart_buf), HAL_MAX_DELAY);
 80015a6:	4809      	ldr	r0, [pc, #36]	; (80015cc <contador_update+0xa8>)
 80015a8:	f7fe fdd2 	bl	8000150 <strlen>
 80015ac:	4603      	mov	r3, r0
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295
 80015b4:	4905      	ldr	r1, [pc, #20]	; (80015cc <contador_update+0xa8>)
 80015b6:	4806      	ldr	r0, [pc, #24]	; (80015d0 <contador_update+0xac>)
 80015b8:	f001 fecd 	bl	8003356 <HAL_UART_Transmit>
	}
}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200002f0 	.word	0x200002f0
 80015c8:	0800864c 	.word	0x0800864c
 80015cc:	200002ac 	.word	0x200002ac
 80015d0:	20000268 	.word	0x20000268
 80015d4:	08008670 	.word	0x08008670
 80015d8:	080086a0 	.word	0x080086a0
 80015dc:	080086d0 	.word	0x080086d0

080015e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e4:	b672      	cpsid	i
}
 80015e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e8:	e7fe      	b.n	80015e8 <Error_Handler+0x8>
	...

080015ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015f2:	4b15      	ldr	r3, [pc, #84]	; (8001648 <HAL_MspInit+0x5c>)
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	4a14      	ldr	r2, [pc, #80]	; (8001648 <HAL_MspInit+0x5c>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	6193      	str	r3, [r2, #24]
 80015fe:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_MspInit+0x5c>)
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	60bb      	str	r3, [r7, #8]
 8001608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800160a:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <HAL_MspInit+0x5c>)
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	4a0e      	ldr	r2, [pc, #56]	; (8001648 <HAL_MspInit+0x5c>)
 8001610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001614:	61d3      	str	r3, [r2, #28]
 8001616:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <HAL_MspInit+0x5c>)
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001622:	4b0a      	ldr	r3, [pc, #40]	; (800164c <HAL_MspInit+0x60>)
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	4a04      	ldr	r2, [pc, #16]	; (800164c <HAL_MspInit+0x60>)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800163e:	bf00      	nop
 8001640:	3714      	adds	r7, #20
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr
 8001648:	40021000 	.word	0x40021000
 800164c:	40010000 	.word	0x40010000

08001650 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 0310 	add.w	r3, r7, #16
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a1b      	ldr	r2, [pc, #108]	; (80016d8 <HAL_SPI_MspInit+0x88>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d12f      	bne.n	80016d0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001670:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <HAL_SPI_MspInit+0x8c>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a19      	ldr	r2, [pc, #100]	; (80016dc <HAL_SPI_MspInit+0x8c>)
 8001676:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b17      	ldr	r3, [pc, #92]	; (80016dc <HAL_SPI_MspInit+0x8c>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001688:	4b14      	ldr	r3, [pc, #80]	; (80016dc <HAL_SPI_MspInit+0x8c>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a13      	ldr	r2, [pc, #76]	; (80016dc <HAL_SPI_MspInit+0x8c>)
 800168e:	f043 0304 	orr.w	r3, r3, #4
 8001692:	6193      	str	r3, [r2, #24]
 8001694:	4b11      	ldr	r3, [pc, #68]	; (80016dc <HAL_SPI_MspInit+0x8c>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80016a0:	23a0      	movs	r3, #160	; 0xa0
 80016a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016a8:	2303      	movs	r3, #3
 80016aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ac:	f107 0310 	add.w	r3, r7, #16
 80016b0:	4619      	mov	r1, r3
 80016b2:	480b      	ldr	r0, [pc, #44]	; (80016e0 <HAL_SPI_MspInit+0x90>)
 80016b4:	f000 fae0 	bl	8001c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016b8:	2340      	movs	r3, #64	; 0x40
 80016ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c0:	2300      	movs	r3, #0
 80016c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c4:	f107 0310 	add.w	r3, r7, #16
 80016c8:	4619      	mov	r1, r3
 80016ca:	4805      	ldr	r0, [pc, #20]	; (80016e0 <HAL_SPI_MspInit+0x90>)
 80016cc:	f000 fad4 	bl	8001c78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80016d0:	bf00      	nop
 80016d2:	3720      	adds	r7, #32
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40013000 	.word	0x40013000
 80016dc:	40021000 	.word	0x40021000
 80016e0:	40010800 	.word	0x40010800

080016e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b088      	sub	sp, #32
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a1c      	ldr	r2, [pc, #112]	; (8001770 <HAL_UART_MspInit+0x8c>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d131      	bne.n	8001768 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001704:	4b1b      	ldr	r3, [pc, #108]	; (8001774 <HAL_UART_MspInit+0x90>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	4a1a      	ldr	r2, [pc, #104]	; (8001774 <HAL_UART_MspInit+0x90>)
 800170a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800170e:	6193      	str	r3, [r2, #24]
 8001710:	4b18      	ldr	r3, [pc, #96]	; (8001774 <HAL_UART_MspInit+0x90>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800171c:	4b15      	ldr	r3, [pc, #84]	; (8001774 <HAL_UART_MspInit+0x90>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a14      	ldr	r2, [pc, #80]	; (8001774 <HAL_UART_MspInit+0x90>)
 8001722:	f043 0304 	orr.w	r3, r3, #4
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_UART_MspInit+0x90>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0304 	and.w	r3, r3, #4
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001734:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001738:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173a:	2302      	movs	r3, #2
 800173c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001742:	f107 0310 	add.w	r3, r7, #16
 8001746:	4619      	mov	r1, r3
 8001748:	480b      	ldr	r0, [pc, #44]	; (8001778 <HAL_UART_MspInit+0x94>)
 800174a:	f000 fa95 	bl	8001c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800174e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001752:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001754:	2300      	movs	r3, #0
 8001756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175c:	f107 0310 	add.w	r3, r7, #16
 8001760:	4619      	mov	r1, r3
 8001762:	4805      	ldr	r0, [pc, #20]	; (8001778 <HAL_UART_MspInit+0x94>)
 8001764:	f000 fa88 	bl	8001c78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001768:	bf00      	nop
 800176a:	3720      	adds	r7, #32
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40013800 	.word	0x40013800
 8001774:	40021000 	.word	0x40021000
 8001778:	40010800 	.word	0x40010800

0800177c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001780:	e7fe      	b.n	8001780 <NMI_Handler+0x4>

08001782 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001786:	e7fe      	b.n	8001786 <HardFault_Handler+0x4>

08001788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800178c:	e7fe      	b.n	800178c <MemManage_Handler+0x4>

0800178e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001792:	e7fe      	b.n	8001792 <BusFault_Handler+0x4>

08001794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001798:	e7fe      	b.n	8001798 <UsageFault_Handler+0x4>

0800179a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr

080017a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a6:	b480      	push	{r7}
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr

080017b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017b2:	b480      	push	{r7}
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017b6:	bf00      	nop
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr

080017be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017c2:	f000 f935 	bl	8001a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}

080017ca <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017ca:	b480      	push	{r7}
 80017cc:	af00      	add	r7, sp, #0
	return 1;
 80017ce:	2301      	movs	r3, #1
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr

080017d8 <_kill>:

int _kill(int pid, int sig)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80017e2:	f002 fa15 	bl	8003c10 <__errno>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2216      	movs	r2, #22
 80017ea:	601a      	str	r2, [r3, #0]
	return -1;
 80017ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <_exit>:

void _exit (int status)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001800:	f04f 31ff 	mov.w	r1, #4294967295
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f7ff ffe7 	bl	80017d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800180a:	e7fe      	b.n	800180a <_exit+0x12>

0800180c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
 800181c:	e00a      	b.n	8001834 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800181e:	f3af 8000 	nop.w
 8001822:	4601      	mov	r1, r0
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	1c5a      	adds	r2, r3, #1
 8001828:	60ba      	str	r2, [r7, #8]
 800182a:	b2ca      	uxtb	r2, r1
 800182c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	3301      	adds	r3, #1
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	429a      	cmp	r2, r3
 800183a:	dbf0      	blt.n	800181e <_read+0x12>
	}

return len;
 800183c:	687b      	ldr	r3, [r7, #4]
}
 800183e:	4618      	mov	r0, r3
 8001840:	3718      	adds	r7, #24
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b086      	sub	sp, #24
 800184a:	af00      	add	r7, sp, #0
 800184c:	60f8      	str	r0, [r7, #12]
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001852:	2300      	movs	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
 8001856:	e009      	b.n	800186c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	1c5a      	adds	r2, r3, #1
 800185c:	60ba      	str	r2, [r7, #8]
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	3301      	adds	r3, #1
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	429a      	cmp	r2, r3
 8001872:	dbf1      	blt.n	8001858 <_write+0x12>
	}
	return len;
 8001874:	687b      	ldr	r3, [r7, #4]
}
 8001876:	4618      	mov	r0, r3
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <_close>:

int _close(int file)
{
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
	return -1;
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
}
 800188a:	4618      	mov	r0, r3
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr

08001894 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018a4:	605a      	str	r2, [r3, #4]
	return 0;
 80018a6:	2300      	movs	r3, #0
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr

080018b2 <_isatty>:

int _isatty(int file)
{
 80018b2:	b480      	push	{r7}
 80018b4:	b083      	sub	sp, #12
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
	return 1;
 80018ba:	2301      	movs	r3, #1
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr

080018c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b085      	sub	sp, #20
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	60f8      	str	r0, [r7, #12]
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
	return 0;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
	...

080018e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018e8:	4a14      	ldr	r2, [pc, #80]	; (800193c <_sbrk+0x5c>)
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <_sbrk+0x60>)
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018f4:	4b13      	ldr	r3, [pc, #76]	; (8001944 <_sbrk+0x64>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d102      	bne.n	8001902 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018fc:	4b11      	ldr	r3, [pc, #68]	; (8001944 <_sbrk+0x64>)
 80018fe:	4a12      	ldr	r2, [pc, #72]	; (8001948 <_sbrk+0x68>)
 8001900:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001902:	4b10      	ldr	r3, [pc, #64]	; (8001944 <_sbrk+0x64>)
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	429a      	cmp	r2, r3
 800190e:	d207      	bcs.n	8001920 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001910:	f002 f97e 	bl	8003c10 <__errno>
 8001914:	4603      	mov	r3, r0
 8001916:	220c      	movs	r2, #12
 8001918:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800191a:	f04f 33ff 	mov.w	r3, #4294967295
 800191e:	e009      	b.n	8001934 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001920:	4b08      	ldr	r3, [pc, #32]	; (8001944 <_sbrk+0x64>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001926:	4b07      	ldr	r3, [pc, #28]	; (8001944 <_sbrk+0x64>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4413      	add	r3, r2
 800192e:	4a05      	ldr	r2, [pc, #20]	; (8001944 <_sbrk+0x64>)
 8001930:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001932:	68fb      	ldr	r3, [r7, #12]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	20005000 	.word	0x20005000
 8001940:	00000400 	.word	0x00000400
 8001944:	200002f4 	.word	0x200002f4
 8001948:	20000310 	.word	0x20000310

0800194c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr

08001958 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001958:	480c      	ldr	r0, [pc, #48]	; (800198c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800195a:	490d      	ldr	r1, [pc, #52]	; (8001990 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800195c:	4a0d      	ldr	r2, [pc, #52]	; (8001994 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001960:	e002      	b.n	8001968 <LoopCopyDataInit>

08001962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001966:	3304      	adds	r3, #4

08001968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800196c:	d3f9      	bcc.n	8001962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196e:	4a0a      	ldr	r2, [pc, #40]	; (8001998 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001970:	4c0a      	ldr	r4, [pc, #40]	; (800199c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001974:	e001      	b.n	800197a <LoopFillZerobss>

08001976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001978:	3204      	adds	r2, #4

0800197a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800197c:	d3fb      	bcc.n	8001976 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800197e:	f7ff ffe5 	bl	800194c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001982:	f002 f95d 	bl	8003c40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001986:	f7ff faab 	bl	8000ee0 <main>
  bx lr
 800198a:	4770      	bx	lr
  ldr r0, =_sdata
 800198c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001990:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001994:	08008d1c 	.word	0x08008d1c
  ldr r2, =_sbss
 8001998:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 800199c:	2000030c 	.word	0x2000030c

080019a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019a0:	e7fe      	b.n	80019a0 <ADC1_2_IRQHandler>
	...

080019a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019a8:	4b08      	ldr	r3, [pc, #32]	; (80019cc <HAL_Init+0x28>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a07      	ldr	r2, [pc, #28]	; (80019cc <HAL_Init+0x28>)
 80019ae:	f043 0310 	orr.w	r3, r3, #16
 80019b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b4:	2003      	movs	r0, #3
 80019b6:	f000 f92b 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ba:	200f      	movs	r0, #15
 80019bc:	f000 f808 	bl	80019d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c0:	f7ff fe14 	bl	80015ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40022000 	.word	0x40022000

080019d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019d8:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <HAL_InitTick+0x54>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_InitTick+0x58>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f935 	bl	8001c5e <HAL_SYSTICK_Config>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e00e      	b.n	8001a1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2b0f      	cmp	r3, #15
 8001a02:	d80a      	bhi.n	8001a1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a04:	2200      	movs	r2, #0
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	f04f 30ff 	mov.w	r0, #4294967295
 8001a0c:	f000 f90b 	bl	8001c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a10:	4a06      	ldr	r2, [pc, #24]	; (8001a2c <HAL_InitTick+0x5c>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	e000      	b.n	8001a1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000014 	.word	0x20000014
 8001a28:	2000001c 	.word	0x2000001c
 8001a2c:	20000018 	.word	0x20000018

08001a30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <HAL_IncTick+0x1c>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <HAL_IncTick+0x20>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4413      	add	r3, r2
 8001a40:	4a03      	ldr	r2, [pc, #12]	; (8001a50 <HAL_IncTick+0x20>)
 8001a42:	6013      	str	r3, [r2, #0]
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr
 8001a4c:	2000001c 	.word	0x2000001c
 8001a50:	200002f8 	.word	0x200002f8

08001a54 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return uwTick;
 8001a58:	4b02      	ldr	r3, [pc, #8]	; (8001a64 <HAL_GetTick+0x10>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr
 8001a64:	200002f8 	.word	0x200002f8

08001a68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a70:	f7ff fff0 	bl	8001a54 <HAL_GetTick>
 8001a74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a80:	d005      	beq.n	8001a8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a82:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <HAL_Delay+0x44>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	461a      	mov	r2, r3
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a8e:	bf00      	nop
 8001a90:	f7ff ffe0 	bl	8001a54 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d8f7      	bhi.n	8001a90 <HAL_Delay+0x28>
  {
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	bf00      	nop
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	2000001c 	.word	0x2000001c

08001ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001acc:	4013      	ands	r3, r2
 8001ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ad8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae2:	4a04      	ldr	r2, [pc, #16]	; (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	60d3      	str	r3, [r2, #12]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001afc:	4b04      	ldr	r3, [pc, #16]	; (8001b10 <__NVIC_GetPriorityGrouping+0x18>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	0a1b      	lsrs	r3, r3, #8
 8001b02:	f003 0307 	and.w	r3, r3, #7
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	db0a      	blt.n	8001b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	490c      	ldr	r1, [pc, #48]	; (8001b60 <__NVIC_SetPriority+0x4c>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	0112      	lsls	r2, r2, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	440b      	add	r3, r1
 8001b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3c:	e00a      	b.n	8001b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4908      	ldr	r1, [pc, #32]	; (8001b64 <__NVIC_SetPriority+0x50>)
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	3b04      	subs	r3, #4
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	440b      	add	r3, r1
 8001b52:	761a      	strb	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	; 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	401a      	ands	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	4313      	orrs	r3, r2
         );
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3724      	adds	r7, #36	; 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr

08001bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bdc:	d301      	bcc.n	8001be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bde:	2301      	movs	r3, #1
 8001be0:	e00f      	b.n	8001c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be2:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <SysTick_Config+0x40>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bea:	210f      	movs	r1, #15
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf0:	f7ff ff90 	bl	8001b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <SysTick_Config+0x40>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfa:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <SysTick_Config+0x40>)
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	e000e010 	.word	0xe000e010

08001c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ff49 	bl	8001ab0 <__NVIC_SetPriorityGrouping>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c38:	f7ff ff5e 	bl	8001af8 <__NVIC_GetPriorityGrouping>
 8001c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	6978      	ldr	r0, [r7, #20]
 8001c44:	f7ff ff90 	bl	8001b68 <NVIC_EncodePriority>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff5f 	bl	8001b14 <__NVIC_SetPriority>
}
 8001c56:	bf00      	nop
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff ffb0 	bl	8001bcc <SysTick_Config>
 8001c6c:	4603      	mov	r3, r0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b08b      	sub	sp, #44	; 0x2c
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c82:	2300      	movs	r3, #0
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c86:	2300      	movs	r3, #0
 8001c88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8a:	e169      	b.n	8001f60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	69fa      	ldr	r2, [r7, #28]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	f040 8158 	bne.w	8001f5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	4a9a      	ldr	r2, [pc, #616]	; (8001f18 <HAL_GPIO_Init+0x2a0>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d05e      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001cb4:	4a98      	ldr	r2, [pc, #608]	; (8001f18 <HAL_GPIO_Init+0x2a0>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d875      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cba:	4a98      	ldr	r2, [pc, #608]	; (8001f1c <HAL_GPIO_Init+0x2a4>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d058      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001cc0:	4a96      	ldr	r2, [pc, #600]	; (8001f1c <HAL_GPIO_Init+0x2a4>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d86f      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cc6:	4a96      	ldr	r2, [pc, #600]	; (8001f20 <HAL_GPIO_Init+0x2a8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d052      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001ccc:	4a94      	ldr	r2, [pc, #592]	; (8001f20 <HAL_GPIO_Init+0x2a8>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d869      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cd2:	4a94      	ldr	r2, [pc, #592]	; (8001f24 <HAL_GPIO_Init+0x2ac>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d04c      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001cd8:	4a92      	ldr	r2, [pc, #584]	; (8001f24 <HAL_GPIO_Init+0x2ac>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d863      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cde:	4a92      	ldr	r2, [pc, #584]	; (8001f28 <HAL_GPIO_Init+0x2b0>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d046      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001ce4:	4a90      	ldr	r2, [pc, #576]	; (8001f28 <HAL_GPIO_Init+0x2b0>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d85d      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cea:	2b12      	cmp	r3, #18
 8001cec:	d82a      	bhi.n	8001d44 <HAL_GPIO_Init+0xcc>
 8001cee:	2b12      	cmp	r3, #18
 8001cf0:	d859      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cf2:	a201      	add	r2, pc, #4	; (adr r2, 8001cf8 <HAL_GPIO_Init+0x80>)
 8001cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf8:	08001d73 	.word	0x08001d73
 8001cfc:	08001d4d 	.word	0x08001d4d
 8001d00:	08001d5f 	.word	0x08001d5f
 8001d04:	08001da1 	.word	0x08001da1
 8001d08:	08001da7 	.word	0x08001da7
 8001d0c:	08001da7 	.word	0x08001da7
 8001d10:	08001da7 	.word	0x08001da7
 8001d14:	08001da7 	.word	0x08001da7
 8001d18:	08001da7 	.word	0x08001da7
 8001d1c:	08001da7 	.word	0x08001da7
 8001d20:	08001da7 	.word	0x08001da7
 8001d24:	08001da7 	.word	0x08001da7
 8001d28:	08001da7 	.word	0x08001da7
 8001d2c:	08001da7 	.word	0x08001da7
 8001d30:	08001da7 	.word	0x08001da7
 8001d34:	08001da7 	.word	0x08001da7
 8001d38:	08001da7 	.word	0x08001da7
 8001d3c:	08001d55 	.word	0x08001d55
 8001d40:	08001d69 	.word	0x08001d69
 8001d44:	4a79      	ldr	r2, [pc, #484]	; (8001f2c <HAL_GPIO_Init+0x2b4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d013      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d4a:	e02c      	b.n	8001da6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	623b      	str	r3, [r7, #32]
          break;
 8001d52:	e029      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	3304      	adds	r3, #4
 8001d5a:	623b      	str	r3, [r7, #32]
          break;
 8001d5c:	e024      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	3308      	adds	r3, #8
 8001d64:	623b      	str	r3, [r7, #32]
          break;
 8001d66:	e01f      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	330c      	adds	r3, #12
 8001d6e:	623b      	str	r3, [r7, #32]
          break;
 8001d70:	e01a      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d102      	bne.n	8001d80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	623b      	str	r3, [r7, #32]
          break;
 8001d7e:	e013      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d105      	bne.n	8001d94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d88:	2308      	movs	r3, #8
 8001d8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	611a      	str	r2, [r3, #16]
          break;
 8001d92:	e009      	b.n	8001da8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d94:	2308      	movs	r3, #8
 8001d96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	615a      	str	r2, [r3, #20]
          break;
 8001d9e:	e003      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001da0:	2300      	movs	r3, #0
 8001da2:	623b      	str	r3, [r7, #32]
          break;
 8001da4:	e000      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          break;
 8001da6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	2bff      	cmp	r3, #255	; 0xff
 8001dac:	d801      	bhi.n	8001db2 <HAL_GPIO_Init+0x13a>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	e001      	b.n	8001db6 <HAL_GPIO_Init+0x13e>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3304      	adds	r3, #4
 8001db6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	2bff      	cmp	r3, #255	; 0xff
 8001dbc:	d802      	bhi.n	8001dc4 <HAL_GPIO_Init+0x14c>
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	e002      	b.n	8001dca <HAL_GPIO_Init+0x152>
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc6:	3b08      	subs	r3, #8
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	210f      	movs	r1, #15
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	401a      	ands	r2, r3
 8001ddc:	6a39      	ldr	r1, [r7, #32]
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	fa01 f303 	lsl.w	r3, r1, r3
 8001de4:	431a      	orrs	r2, r3
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f000 80b1 	beq.w	8001f5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001df8:	4b4d      	ldr	r3, [pc, #308]	; (8001f30 <HAL_GPIO_Init+0x2b8>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	4a4c      	ldr	r2, [pc, #304]	; (8001f30 <HAL_GPIO_Init+0x2b8>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	6193      	str	r3, [r2, #24]
 8001e04:	4b4a      	ldr	r3, [pc, #296]	; (8001f30 <HAL_GPIO_Init+0x2b8>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	60bb      	str	r3, [r7, #8]
 8001e0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e10:	4a48      	ldr	r2, [pc, #288]	; (8001f34 <HAL_GPIO_Init+0x2bc>)
 8001e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e14:	089b      	lsrs	r3, r3, #2
 8001e16:	3302      	adds	r3, #2
 8001e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e20:	f003 0303 	and.w	r3, r3, #3
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	220f      	movs	r2, #15
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	4013      	ands	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a40      	ldr	r2, [pc, #256]	; (8001f38 <HAL_GPIO_Init+0x2c0>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d013      	beq.n	8001e64 <HAL_GPIO_Init+0x1ec>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a3f      	ldr	r2, [pc, #252]	; (8001f3c <HAL_GPIO_Init+0x2c4>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d00d      	beq.n	8001e60 <HAL_GPIO_Init+0x1e8>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a3e      	ldr	r2, [pc, #248]	; (8001f40 <HAL_GPIO_Init+0x2c8>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d007      	beq.n	8001e5c <HAL_GPIO_Init+0x1e4>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a3d      	ldr	r2, [pc, #244]	; (8001f44 <HAL_GPIO_Init+0x2cc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d101      	bne.n	8001e58 <HAL_GPIO_Init+0x1e0>
 8001e54:	2303      	movs	r3, #3
 8001e56:	e006      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e58:	2304      	movs	r3, #4
 8001e5a:	e004      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e002      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e60:	2301      	movs	r3, #1
 8001e62:	e000      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e64:	2300      	movs	r3, #0
 8001e66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e68:	f002 0203 	and.w	r2, r2, #3
 8001e6c:	0092      	lsls	r2, r2, #2
 8001e6e:	4093      	lsls	r3, r2
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e76:	492f      	ldr	r1, [pc, #188]	; (8001f34 <HAL_GPIO_Init+0x2bc>)
 8001e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7a:	089b      	lsrs	r3, r3, #2
 8001e7c:	3302      	adds	r3, #2
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d006      	beq.n	8001e9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e90:	4b2d      	ldr	r3, [pc, #180]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	492c      	ldr	r1, [pc, #176]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	600b      	str	r3, [r1, #0]
 8001e9c:	e006      	b.n	8001eac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e9e:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	4928      	ldr	r1, [pc, #160]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d006      	beq.n	8001ec6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001eb8:	4b23      	ldr	r3, [pc, #140]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001eba:	685a      	ldr	r2, [r3, #4]
 8001ebc:	4922      	ldr	r1, [pc, #136]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	604b      	str	r3, [r1, #4]
 8001ec4:	e006      	b.n	8001ed4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ec6:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ec8:	685a      	ldr	r2, [r3, #4]
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	491e      	ldr	r1, [pc, #120]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d006      	beq.n	8001eee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ee0:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	4918      	ldr	r1, [pc, #96]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	608b      	str	r3, [r1, #8]
 8001eec:	e006      	b.n	8001efc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001eee:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	4914      	ldr	r1, [pc, #80]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d021      	beq.n	8001f4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f08:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001f0a:	68da      	ldr	r2, [r3, #12]
 8001f0c:	490e      	ldr	r1, [pc, #56]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	60cb      	str	r3, [r1, #12]
 8001f14:	e021      	b.n	8001f5a <HAL_GPIO_Init+0x2e2>
 8001f16:	bf00      	nop
 8001f18:	10320000 	.word	0x10320000
 8001f1c:	10310000 	.word	0x10310000
 8001f20:	10220000 	.word	0x10220000
 8001f24:	10210000 	.word	0x10210000
 8001f28:	10120000 	.word	0x10120000
 8001f2c:	10110000 	.word	0x10110000
 8001f30:	40021000 	.word	0x40021000
 8001f34:	40010000 	.word	0x40010000
 8001f38:	40010800 	.word	0x40010800
 8001f3c:	40010c00 	.word	0x40010c00
 8001f40:	40011000 	.word	0x40011000
 8001f44:	40011400 	.word	0x40011400
 8001f48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <HAL_GPIO_Init+0x304>)
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	43db      	mvns	r3, r3
 8001f54:	4909      	ldr	r1, [pc, #36]	; (8001f7c <HAL_GPIO_Init+0x304>)
 8001f56:	4013      	ands	r3, r2
 8001f58:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f66:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f47f ae8e 	bne.w	8001c8c <HAL_GPIO_Init+0x14>
  }
}
 8001f70:	bf00      	nop
 8001f72:	bf00      	nop
 8001f74:	372c      	adds	r7, #44	; 0x2c
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	40010400 	.word	0x40010400

08001f80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	807b      	strh	r3, [r7, #2]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f90:	787b      	ldrb	r3, [r7, #1]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f96:	887a      	ldrh	r2, [r7, #2]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f9c:	e003      	b.n	8001fa6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f9e:	887b      	ldrh	r3, [r7, #2]
 8001fa0:	041a      	lsls	r2, r3, #16
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	611a      	str	r2, [r3, #16]
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b086      	sub	sp, #24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d101      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e272      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 8087 	beq.w	80020de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fd0:	4b92      	ldr	r3, [pc, #584]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f003 030c 	and.w	r3, r3, #12
 8001fd8:	2b04      	cmp	r3, #4
 8001fda:	d00c      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fdc:	4b8f      	ldr	r3, [pc, #572]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 030c 	and.w	r3, r3, #12
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d112      	bne.n	800200e <HAL_RCC_OscConfig+0x5e>
 8001fe8:	4b8c      	ldr	r3, [pc, #560]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ff4:	d10b      	bne.n	800200e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff6:	4b89      	ldr	r3, [pc, #548]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d06c      	beq.n	80020dc <HAL_RCC_OscConfig+0x12c>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d168      	bne.n	80020dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e24c      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002016:	d106      	bne.n	8002026 <HAL_RCC_OscConfig+0x76>
 8002018:	4b80      	ldr	r3, [pc, #512]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a7f      	ldr	r2, [pc, #508]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 800201e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002022:	6013      	str	r3, [r2, #0]
 8002024:	e02e      	b.n	8002084 <HAL_RCC_OscConfig+0xd4>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d10c      	bne.n	8002048 <HAL_RCC_OscConfig+0x98>
 800202e:	4b7b      	ldr	r3, [pc, #492]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a7a      	ldr	r2, [pc, #488]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002034:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	4b78      	ldr	r3, [pc, #480]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a77      	ldr	r2, [pc, #476]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002040:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002044:	6013      	str	r3, [r2, #0]
 8002046:	e01d      	b.n	8002084 <HAL_RCC_OscConfig+0xd4>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002050:	d10c      	bne.n	800206c <HAL_RCC_OscConfig+0xbc>
 8002052:	4b72      	ldr	r3, [pc, #456]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a71      	ldr	r2, [pc, #452]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002058:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800205c:	6013      	str	r3, [r2, #0]
 800205e:	4b6f      	ldr	r3, [pc, #444]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a6e      	ldr	r2, [pc, #440]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	e00b      	b.n	8002084 <HAL_RCC_OscConfig+0xd4>
 800206c:	4b6b      	ldr	r3, [pc, #428]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a6a      	ldr	r2, [pc, #424]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002076:	6013      	str	r3, [r2, #0]
 8002078:	4b68      	ldr	r3, [pc, #416]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a67      	ldr	r2, [pc, #412]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 800207e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002082:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d013      	beq.n	80020b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208c:	f7ff fce2 	bl	8001a54 <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002094:	f7ff fcde 	bl	8001a54 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b64      	cmp	r3, #100	; 0x64
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e200      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a6:	4b5d      	ldr	r3, [pc, #372]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0f0      	beq.n	8002094 <HAL_RCC_OscConfig+0xe4>
 80020b2:	e014      	b.n	80020de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b4:	f7ff fcce 	bl	8001a54 <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020bc:	f7ff fcca 	bl	8001a54 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b64      	cmp	r3, #100	; 0x64
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e1ec      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ce:	4b53      	ldr	r3, [pc, #332]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f0      	bne.n	80020bc <HAL_RCC_OscConfig+0x10c>
 80020da:	e000      	b.n	80020de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d063      	beq.n	80021b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020ea:	4b4c      	ldr	r3, [pc, #304]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f003 030c 	and.w	r3, r3, #12
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00b      	beq.n	800210e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020f6:	4b49      	ldr	r3, [pc, #292]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 030c 	and.w	r3, r3, #12
 80020fe:	2b08      	cmp	r3, #8
 8002100:	d11c      	bne.n	800213c <HAL_RCC_OscConfig+0x18c>
 8002102:	4b46      	ldr	r3, [pc, #280]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d116      	bne.n	800213c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800210e:	4b43      	ldr	r3, [pc, #268]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d005      	beq.n	8002126 <HAL_RCC_OscConfig+0x176>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d001      	beq.n	8002126 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e1c0      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002126:	4b3d      	ldr	r3, [pc, #244]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	4939      	ldr	r1, [pc, #228]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002136:	4313      	orrs	r3, r2
 8002138:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800213a:	e03a      	b.n	80021b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	691b      	ldr	r3, [r3, #16]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d020      	beq.n	8002186 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002144:	4b36      	ldr	r3, [pc, #216]	; (8002220 <HAL_RCC_OscConfig+0x270>)
 8002146:	2201      	movs	r2, #1
 8002148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214a:	f7ff fc83 	bl	8001a54 <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002152:	f7ff fc7f 	bl	8001a54 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e1a1      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002164:	4b2d      	ldr	r3, [pc, #180]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0302 	and.w	r3, r3, #2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0f0      	beq.n	8002152 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002170:	4b2a      	ldr	r3, [pc, #168]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	4927      	ldr	r1, [pc, #156]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 8002180:	4313      	orrs	r3, r2
 8002182:	600b      	str	r3, [r1, #0]
 8002184:	e015      	b.n	80021b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002186:	4b26      	ldr	r3, [pc, #152]	; (8002220 <HAL_RCC_OscConfig+0x270>)
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218c:	f7ff fc62 	bl	8001a54 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002194:	f7ff fc5e 	bl	8001a54 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e180      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021a6:	4b1d      	ldr	r3, [pc, #116]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1f0      	bne.n	8002194 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0308 	and.w	r3, r3, #8
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d03a      	beq.n	8002234 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d019      	beq.n	80021fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021c6:	4b17      	ldr	r3, [pc, #92]	; (8002224 <HAL_RCC_OscConfig+0x274>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021cc:	f7ff fc42 	bl	8001a54 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021d4:	f7ff fc3e 	bl	8001a54 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e160      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021e6:	4b0d      	ldr	r3, [pc, #52]	; (800221c <HAL_RCC_OscConfig+0x26c>)
 80021e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0f0      	beq.n	80021d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021f2:	2001      	movs	r0, #1
 80021f4:	f000 fad8 	bl	80027a8 <RCC_Delay>
 80021f8:	e01c      	b.n	8002234 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021fa:	4b0a      	ldr	r3, [pc, #40]	; (8002224 <HAL_RCC_OscConfig+0x274>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002200:	f7ff fc28 	bl	8001a54 <HAL_GetTick>
 8002204:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002206:	e00f      	b.n	8002228 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002208:	f7ff fc24 	bl	8001a54 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d908      	bls.n	8002228 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e146      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
 800221a:	bf00      	nop
 800221c:	40021000 	.word	0x40021000
 8002220:	42420000 	.word	0x42420000
 8002224:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002228:	4b92      	ldr	r3, [pc, #584]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d1e9      	bne.n	8002208 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b00      	cmp	r3, #0
 800223e:	f000 80a6 	beq.w	800238e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002242:	2300      	movs	r3, #0
 8002244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002246:	4b8b      	ldr	r3, [pc, #556]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d10d      	bne.n	800226e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002252:	4b88      	ldr	r3, [pc, #544]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	4a87      	ldr	r2, [pc, #540]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002258:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800225c:	61d3      	str	r3, [r2, #28]
 800225e:	4b85      	ldr	r3, [pc, #532]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002260:	69db      	ldr	r3, [r3, #28]
 8002262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002266:	60bb      	str	r3, [r7, #8]
 8002268:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800226a:	2301      	movs	r3, #1
 800226c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226e:	4b82      	ldr	r3, [pc, #520]	; (8002478 <HAL_RCC_OscConfig+0x4c8>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002276:	2b00      	cmp	r3, #0
 8002278:	d118      	bne.n	80022ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800227a:	4b7f      	ldr	r3, [pc, #508]	; (8002478 <HAL_RCC_OscConfig+0x4c8>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a7e      	ldr	r2, [pc, #504]	; (8002478 <HAL_RCC_OscConfig+0x4c8>)
 8002280:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002284:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002286:	f7ff fbe5 	bl	8001a54 <HAL_GetTick>
 800228a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800228c:	e008      	b.n	80022a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800228e:	f7ff fbe1 	bl	8001a54 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b64      	cmp	r3, #100	; 0x64
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e103      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a0:	4b75      	ldr	r3, [pc, #468]	; (8002478 <HAL_RCC_OscConfig+0x4c8>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d0f0      	beq.n	800228e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d106      	bne.n	80022c2 <HAL_RCC_OscConfig+0x312>
 80022b4:	4b6f      	ldr	r3, [pc, #444]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	4a6e      	ldr	r2, [pc, #440]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022ba:	f043 0301 	orr.w	r3, r3, #1
 80022be:	6213      	str	r3, [r2, #32]
 80022c0:	e02d      	b.n	800231e <HAL_RCC_OscConfig+0x36e>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d10c      	bne.n	80022e4 <HAL_RCC_OscConfig+0x334>
 80022ca:	4b6a      	ldr	r3, [pc, #424]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	4a69      	ldr	r2, [pc, #420]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022d0:	f023 0301 	bic.w	r3, r3, #1
 80022d4:	6213      	str	r3, [r2, #32]
 80022d6:	4b67      	ldr	r3, [pc, #412]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	4a66      	ldr	r2, [pc, #408]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022dc:	f023 0304 	bic.w	r3, r3, #4
 80022e0:	6213      	str	r3, [r2, #32]
 80022e2:	e01c      	b.n	800231e <HAL_RCC_OscConfig+0x36e>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	2b05      	cmp	r3, #5
 80022ea:	d10c      	bne.n	8002306 <HAL_RCC_OscConfig+0x356>
 80022ec:	4b61      	ldr	r3, [pc, #388]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	4a60      	ldr	r2, [pc, #384]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022f2:	f043 0304 	orr.w	r3, r3, #4
 80022f6:	6213      	str	r3, [r2, #32]
 80022f8:	4b5e      	ldr	r3, [pc, #376]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	4a5d      	ldr	r2, [pc, #372]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80022fe:	f043 0301 	orr.w	r3, r3, #1
 8002302:	6213      	str	r3, [r2, #32]
 8002304:	e00b      	b.n	800231e <HAL_RCC_OscConfig+0x36e>
 8002306:	4b5b      	ldr	r3, [pc, #364]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	4a5a      	ldr	r2, [pc, #360]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 800230c:	f023 0301 	bic.w	r3, r3, #1
 8002310:	6213      	str	r3, [r2, #32]
 8002312:	4b58      	ldr	r3, [pc, #352]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	4a57      	ldr	r2, [pc, #348]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002318:	f023 0304 	bic.w	r3, r3, #4
 800231c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d015      	beq.n	8002352 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002326:	f7ff fb95 	bl	8001a54 <HAL_GetTick>
 800232a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800232c:	e00a      	b.n	8002344 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800232e:	f7ff fb91 	bl	8001a54 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	f241 3288 	movw	r2, #5000	; 0x1388
 800233c:	4293      	cmp	r3, r2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e0b1      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002344:	4b4b      	ldr	r3, [pc, #300]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0ee      	beq.n	800232e <HAL_RCC_OscConfig+0x37e>
 8002350:	e014      	b.n	800237c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002352:	f7ff fb7f 	bl	8001a54 <HAL_GetTick>
 8002356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002358:	e00a      	b.n	8002370 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800235a:	f7ff fb7b 	bl	8001a54 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	f241 3288 	movw	r2, #5000	; 0x1388
 8002368:	4293      	cmp	r3, r2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e09b      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002370:	4b40      	ldr	r3, [pc, #256]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002372:	6a1b      	ldr	r3, [r3, #32]
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d1ee      	bne.n	800235a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800237c:	7dfb      	ldrb	r3, [r7, #23]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d105      	bne.n	800238e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002382:	4b3c      	ldr	r3, [pc, #240]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	4a3b      	ldr	r2, [pc, #236]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800238c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	2b00      	cmp	r3, #0
 8002394:	f000 8087 	beq.w	80024a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002398:	4b36      	ldr	r3, [pc, #216]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f003 030c 	and.w	r3, r3, #12
 80023a0:	2b08      	cmp	r3, #8
 80023a2:	d061      	beq.n	8002468 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	69db      	ldr	r3, [r3, #28]
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d146      	bne.n	800243a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023ac:	4b33      	ldr	r3, [pc, #204]	; (800247c <HAL_RCC_OscConfig+0x4cc>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b2:	f7ff fb4f 	bl	8001a54 <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ba:	f7ff fb4b 	bl	8001a54 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e06d      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023cc:	4b29      	ldr	r3, [pc, #164]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1f0      	bne.n	80023ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a1b      	ldr	r3, [r3, #32]
 80023dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023e0:	d108      	bne.n	80023f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023e2:	4b24      	ldr	r3, [pc, #144]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	4921      	ldr	r1, [pc, #132]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023f4:	4b1f      	ldr	r3, [pc, #124]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a19      	ldr	r1, [r3, #32]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002404:	430b      	orrs	r3, r1
 8002406:	491b      	ldr	r1, [pc, #108]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 8002408:	4313      	orrs	r3, r2
 800240a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800240c:	4b1b      	ldr	r3, [pc, #108]	; (800247c <HAL_RCC_OscConfig+0x4cc>)
 800240e:	2201      	movs	r2, #1
 8002410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002412:	f7ff fb1f 	bl	8001a54 <HAL_GetTick>
 8002416:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002418:	e008      	b.n	800242c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800241a:	f7ff fb1b 	bl	8001a54 <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b02      	cmp	r3, #2
 8002426:	d901      	bls.n	800242c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e03d      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800242c:	4b11      	ldr	r3, [pc, #68]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d0f0      	beq.n	800241a <HAL_RCC_OscConfig+0x46a>
 8002438:	e035      	b.n	80024a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800243a:	4b10      	ldr	r3, [pc, #64]	; (800247c <HAL_RCC_OscConfig+0x4cc>)
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002440:	f7ff fb08 	bl	8001a54 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002448:	f7ff fb04 	bl	8001a54 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e026      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_RCC_OscConfig+0x4c4>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f0      	bne.n	8002448 <HAL_RCC_OscConfig+0x498>
 8002466:	e01e      	b.n	80024a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	69db      	ldr	r3, [r3, #28]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d107      	bne.n	8002480 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e019      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
 8002474:	40021000 	.word	0x40021000
 8002478:	40007000 	.word	0x40007000
 800247c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002480:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <HAL_RCC_OscConfig+0x500>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	429a      	cmp	r2, r3
 8002492:	d106      	bne.n	80024a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800249e:	429a      	cmp	r2, r3
 80024a0:	d001      	beq.n	80024a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e000      	b.n	80024a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40021000 	.word	0x40021000

080024b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d101      	bne.n	80024c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e0d0      	b.n	800266a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024c8:	4b6a      	ldr	r3, [pc, #424]	; (8002674 <HAL_RCC_ClockConfig+0x1c0>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0307 	and.w	r3, r3, #7
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d910      	bls.n	80024f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024d6:	4b67      	ldr	r3, [pc, #412]	; (8002674 <HAL_RCC_ClockConfig+0x1c0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f023 0207 	bic.w	r2, r3, #7
 80024de:	4965      	ldr	r1, [pc, #404]	; (8002674 <HAL_RCC_ClockConfig+0x1c0>)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e6:	4b63      	ldr	r3, [pc, #396]	; (8002674 <HAL_RCC_ClockConfig+0x1c0>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d001      	beq.n	80024f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e0b8      	b.n	800266a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d020      	beq.n	8002546 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	2b00      	cmp	r3, #0
 800250e:	d005      	beq.n	800251c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002510:	4b59      	ldr	r3, [pc, #356]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	4a58      	ldr	r2, [pc, #352]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002516:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800251a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0308 	and.w	r3, r3, #8
 8002524:	2b00      	cmp	r3, #0
 8002526:	d005      	beq.n	8002534 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002528:	4b53      	ldr	r3, [pc, #332]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	4a52      	ldr	r2, [pc, #328]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 800252e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002532:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002534:	4b50      	ldr	r3, [pc, #320]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	494d      	ldr	r1, [pc, #308]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002542:	4313      	orrs	r3, r2
 8002544:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	2b00      	cmp	r3, #0
 8002550:	d040      	beq.n	80025d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d107      	bne.n	800256a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800255a:	4b47      	ldr	r3, [pc, #284]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d115      	bne.n	8002592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e07f      	b.n	800266a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	2b02      	cmp	r3, #2
 8002570:	d107      	bne.n	8002582 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002572:	4b41      	ldr	r3, [pc, #260]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d109      	bne.n	8002592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e073      	b.n	800266a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002582:	4b3d      	ldr	r3, [pc, #244]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e06b      	b.n	800266a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002592:	4b39      	ldr	r3, [pc, #228]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f023 0203 	bic.w	r2, r3, #3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	4936      	ldr	r1, [pc, #216]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 80025a0:	4313      	orrs	r3, r2
 80025a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025a4:	f7ff fa56 	bl	8001a54 <HAL_GetTick>
 80025a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025aa:	e00a      	b.n	80025c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025ac:	f7ff fa52 	bl	8001a54 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e053      	b.n	800266a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025c2:	4b2d      	ldr	r3, [pc, #180]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f003 020c 	and.w	r2, r3, #12
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d1eb      	bne.n	80025ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025d4:	4b27      	ldr	r3, [pc, #156]	; (8002674 <HAL_RCC_ClockConfig+0x1c0>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0307 	and.w	r3, r3, #7
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d210      	bcs.n	8002604 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e2:	4b24      	ldr	r3, [pc, #144]	; (8002674 <HAL_RCC_ClockConfig+0x1c0>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f023 0207 	bic.w	r2, r3, #7
 80025ea:	4922      	ldr	r1, [pc, #136]	; (8002674 <HAL_RCC_ClockConfig+0x1c0>)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025f2:	4b20      	ldr	r3, [pc, #128]	; (8002674 <HAL_RCC_ClockConfig+0x1c0>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d001      	beq.n	8002604 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e032      	b.n	800266a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b00      	cmp	r3, #0
 800260e:	d008      	beq.n	8002622 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002610:	4b19      	ldr	r3, [pc, #100]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	4916      	ldr	r1, [pc, #88]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 800261e:	4313      	orrs	r3, r2
 8002620:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0308 	and.w	r3, r3, #8
 800262a:	2b00      	cmp	r3, #0
 800262c:	d009      	beq.n	8002642 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800262e:	4b12      	ldr	r3, [pc, #72]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	00db      	lsls	r3, r3, #3
 800263c:	490e      	ldr	r1, [pc, #56]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 800263e:	4313      	orrs	r3, r2
 8002640:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002642:	f000 f821 	bl	8002688 <HAL_RCC_GetSysClockFreq>
 8002646:	4602      	mov	r2, r0
 8002648:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	091b      	lsrs	r3, r3, #4
 800264e:	f003 030f 	and.w	r3, r3, #15
 8002652:	490a      	ldr	r1, [pc, #40]	; (800267c <HAL_RCC_ClockConfig+0x1c8>)
 8002654:	5ccb      	ldrb	r3, [r1, r3]
 8002656:	fa22 f303 	lsr.w	r3, r2, r3
 800265a:	4a09      	ldr	r2, [pc, #36]	; (8002680 <HAL_RCC_ClockConfig+0x1cc>)
 800265c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800265e:	4b09      	ldr	r3, [pc, #36]	; (8002684 <HAL_RCC_ClockConfig+0x1d0>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f7ff f9b4 	bl	80019d0 <HAL_InitTick>

  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	40022000 	.word	0x40022000
 8002678:	40021000 	.word	0x40021000
 800267c:	0800883c 	.word	0x0800883c
 8002680:	20000014 	.word	0x20000014
 8002684:	20000018 	.word	0x20000018

08002688 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002688:	b490      	push	{r4, r7}
 800268a:	b08a      	sub	sp, #40	; 0x28
 800268c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800268e:	4b29      	ldr	r3, [pc, #164]	; (8002734 <HAL_RCC_GetSysClockFreq+0xac>)
 8002690:	1d3c      	adds	r4, r7, #4
 8002692:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002694:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002698:	f240 2301 	movw	r3, #513	; 0x201
 800269c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800269e:	2300      	movs	r3, #0
 80026a0:	61fb      	str	r3, [r7, #28]
 80026a2:	2300      	movs	r3, #0
 80026a4:	61bb      	str	r3, [r7, #24]
 80026a6:	2300      	movs	r3, #0
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026b2:	4b21      	ldr	r3, [pc, #132]	; (8002738 <HAL_RCC_GetSysClockFreq+0xb0>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	f003 030c 	and.w	r3, r3, #12
 80026be:	2b04      	cmp	r3, #4
 80026c0:	d002      	beq.n	80026c8 <HAL_RCC_GetSysClockFreq+0x40>
 80026c2:	2b08      	cmp	r3, #8
 80026c4:	d003      	beq.n	80026ce <HAL_RCC_GetSysClockFreq+0x46>
 80026c6:	e02b      	b.n	8002720 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026c8:	4b1c      	ldr	r3, [pc, #112]	; (800273c <HAL_RCC_GetSysClockFreq+0xb4>)
 80026ca:	623b      	str	r3, [r7, #32]
      break;
 80026cc:	e02b      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	0c9b      	lsrs	r3, r3, #18
 80026d2:	f003 030f 	and.w	r3, r3, #15
 80026d6:	3328      	adds	r3, #40	; 0x28
 80026d8:	443b      	add	r3, r7
 80026da:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80026de:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d012      	beq.n	8002710 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026ea:	4b13      	ldr	r3, [pc, #76]	; (8002738 <HAL_RCC_GetSysClockFreq+0xb0>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	0c5b      	lsrs	r3, r3, #17
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	3328      	adds	r3, #40	; 0x28
 80026f6:	443b      	add	r3, r7
 80026f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80026fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	4a0e      	ldr	r2, [pc, #56]	; (800273c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002702:	fb03 f202 	mul.w	r2, r3, r2
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	fbb2 f3f3 	udiv	r3, r2, r3
 800270c:	627b      	str	r3, [r7, #36]	; 0x24
 800270e:	e004      	b.n	800271a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	4a0b      	ldr	r2, [pc, #44]	; (8002740 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002714:	fb02 f303 	mul.w	r3, r2, r3
 8002718:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800271a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271c:	623b      	str	r3, [r7, #32]
      break;
 800271e:	e002      	b.n	8002726 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002720:	4b06      	ldr	r3, [pc, #24]	; (800273c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002722:	623b      	str	r3, [r7, #32]
      break;
 8002724:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002726:	6a3b      	ldr	r3, [r7, #32]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3728      	adds	r7, #40	; 0x28
 800272c:	46bd      	mov	sp, r7
 800272e:	bc90      	pop	{r4, r7}
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	080086f0 	.word	0x080086f0
 8002738:	40021000 	.word	0x40021000
 800273c:	007a1200 	.word	0x007a1200
 8002740:	003d0900 	.word	0x003d0900

08002744 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002748:	4b02      	ldr	r3, [pc, #8]	; (8002754 <HAL_RCC_GetHCLKFreq+0x10>)
 800274a:	681b      	ldr	r3, [r3, #0]
}
 800274c:	4618      	mov	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	bc80      	pop	{r7}
 8002752:	4770      	bx	lr
 8002754:	20000014 	.word	0x20000014

08002758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800275c:	f7ff fff2 	bl	8002744 <HAL_RCC_GetHCLKFreq>
 8002760:	4602      	mov	r2, r0
 8002762:	4b05      	ldr	r3, [pc, #20]	; (8002778 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	0a1b      	lsrs	r3, r3, #8
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	4903      	ldr	r1, [pc, #12]	; (800277c <HAL_RCC_GetPCLK1Freq+0x24>)
 800276e:	5ccb      	ldrb	r3, [r1, r3]
 8002770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002774:	4618      	mov	r0, r3
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40021000 	.word	0x40021000
 800277c:	0800884c 	.word	0x0800884c

08002780 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002784:	f7ff ffde 	bl	8002744 <HAL_RCC_GetHCLKFreq>
 8002788:	4602      	mov	r2, r0
 800278a:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	0adb      	lsrs	r3, r3, #11
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	4903      	ldr	r1, [pc, #12]	; (80027a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002796:	5ccb      	ldrb	r3, [r1, r3]
 8002798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800279c:	4618      	mov	r0, r3
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40021000 	.word	0x40021000
 80027a4:	0800884c 	.word	0x0800884c

080027a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027b0:	4b0a      	ldr	r3, [pc, #40]	; (80027dc <RCC_Delay+0x34>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0a      	ldr	r2, [pc, #40]	; (80027e0 <RCC_Delay+0x38>)
 80027b6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ba:	0a5b      	lsrs	r3, r3, #9
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	fb02 f303 	mul.w	r3, r2, r3
 80027c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027c4:	bf00      	nop
  }
  while (Delay --);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	1e5a      	subs	r2, r3, #1
 80027ca:	60fa      	str	r2, [r7, #12]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f9      	bne.n	80027c4 <RCC_Delay+0x1c>
}
 80027d0:	bf00      	nop
 80027d2:	bf00      	nop
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr
 80027dc:	20000014 	.word	0x20000014
 80027e0:	10624dd3 	.word	0x10624dd3

080027e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e076      	b.n	80028e4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d108      	bne.n	8002810 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002806:	d009      	beq.n	800281c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	61da      	str	r2, [r3, #28]
 800280e:	e005      	b.n	800281c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d106      	bne.n	800283c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7fe ff0a 	bl	8001650 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002852:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002864:	431a      	orrs	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800286e:	431a      	orrs	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	431a      	orrs	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	69db      	ldr	r3, [r3, #28]
 8002892:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028a0:	ea42 0103 	orr.w	r1, r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	0c1a      	lsrs	r2, r3, #16
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f002 0204 	and.w	r2, r2, #4
 80028c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	69da      	ldr	r2, [r3, #28]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b088      	sub	sp, #32
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	603b      	str	r3, [r7, #0]
 80028f8:	4613      	mov	r3, r2
 80028fa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80028fc:	2300      	movs	r3, #0
 80028fe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002906:	2b01      	cmp	r3, #1
 8002908:	d101      	bne.n	800290e <HAL_SPI_Transmit+0x22>
 800290a:	2302      	movs	r3, #2
 800290c:	e126      	b.n	8002b5c <HAL_SPI_Transmit+0x270>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002916:	f7ff f89d 	bl	8001a54 <HAL_GetTick>
 800291a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800291c:	88fb      	ldrh	r3, [r7, #6]
 800291e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b01      	cmp	r3, #1
 800292a:	d002      	beq.n	8002932 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800292c:	2302      	movs	r3, #2
 800292e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002930:	e10b      	b.n	8002b4a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d002      	beq.n	800293e <HAL_SPI_Transmit+0x52>
 8002938:	88fb      	ldrh	r3, [r7, #6]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d102      	bne.n	8002944 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002942:	e102      	b.n	8002b4a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2203      	movs	r2, #3
 8002948:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	68ba      	ldr	r2, [r7, #8]
 8002956:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	88fa      	ldrh	r2, [r7, #6]
 800295c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	88fa      	ldrh	r2, [r7, #6]
 8002962:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2200      	movs	r2, #0
 800297a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800298a:	d10f      	bne.n	80029ac <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800299a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029b6:	2b40      	cmp	r3, #64	; 0x40
 80029b8:	d007      	beq.n	80029ca <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029d2:	d14b      	bne.n	8002a6c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d002      	beq.n	80029e2 <HAL_SPI_Transmit+0xf6>
 80029dc:	8afb      	ldrh	r3, [r7, #22]
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d13e      	bne.n	8002a60 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	881a      	ldrh	r2, [r3, #0]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f2:	1c9a      	adds	r2, r3, #2
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	3b01      	subs	r3, #1
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a06:	e02b      	b.n	8002a60 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d112      	bne.n	8002a3c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1a:	881a      	ldrh	r2, [r3, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a26:	1c9a      	adds	r2, r3, #2
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	3b01      	subs	r3, #1
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	86da      	strh	r2, [r3, #54]	; 0x36
 8002a3a:	e011      	b.n	8002a60 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a3c:	f7ff f80a 	bl	8001a54 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d803      	bhi.n	8002a54 <HAL_SPI_Transmit+0x168>
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a52:	d102      	bne.n	8002a5a <HAL_SPI_Transmit+0x16e>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d102      	bne.n	8002a60 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002a5e:	e074      	b.n	8002b4a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1ce      	bne.n	8002a08 <HAL_SPI_Transmit+0x11c>
 8002a6a:	e04c      	b.n	8002b06 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d002      	beq.n	8002a7a <HAL_SPI_Transmit+0x18e>
 8002a74:	8afb      	ldrh	r3, [r7, #22]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d140      	bne.n	8002afc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	330c      	adds	r3, #12
 8002a84:	7812      	ldrb	r2, [r2, #0]
 8002a86:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8c:	1c5a      	adds	r2, r3, #1
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002aa0:	e02c      	b.n	8002afc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d113      	bne.n	8002ad8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	330c      	adds	r3, #12
 8002aba:	7812      	ldrb	r2, [r2, #0]
 8002abc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	1c5a      	adds	r2, r3, #1
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	86da      	strh	r2, [r3, #54]	; 0x36
 8002ad6:	e011      	b.n	8002afc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ad8:	f7fe ffbc 	bl	8001a54 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	683a      	ldr	r2, [r7, #0]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d803      	bhi.n	8002af0 <HAL_SPI_Transmit+0x204>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aee:	d102      	bne.n	8002af6 <HAL_SPI_Transmit+0x20a>
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d102      	bne.n	8002afc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002afa:	e026      	b.n	8002b4a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1cd      	bne.n	8002aa2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	6839      	ldr	r1, [r7, #0]
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f000 fbb8 	bl	8003280 <SPI_EndRxTxTransaction>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d002      	beq.n	8002b1c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2220      	movs	r2, #32
 8002b1a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d10a      	bne.n	8002b3a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b24:	2300      	movs	r3, #0
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	613b      	str	r3, [r7, #16]
 8002b38:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d002      	beq.n	8002b48 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	77fb      	strb	r3, [r7, #31]
 8002b46:	e000      	b.n	8002b4a <HAL_SPI_Transmit+0x25e>
  }

error:
 8002b48:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002b5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3720      	adds	r7, #32
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b088      	sub	sp, #32
 8002b68:	af02      	add	r7, sp, #8
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	603b      	str	r3, [r7, #0]
 8002b70:	4613      	mov	r3, r2
 8002b72:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b80:	d112      	bne.n	8002ba8 <HAL_SPI_Receive+0x44>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d10e      	bne.n	8002ba8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2204      	movs	r2, #4
 8002b8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002b92:	88fa      	ldrh	r2, [r7, #6]
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	68b9      	ldr	r1, [r7, #8]
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 f8f1 	bl	8002d86 <HAL_SPI_TransmitReceive>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	e0ea      	b.n	8002d7e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d101      	bne.n	8002bb6 <HAL_SPI_Receive+0x52>
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	e0e3      	b.n	8002d7e <HAL_SPI_Receive+0x21a>
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bbe:	f7fe ff49 	bl	8001a54 <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d002      	beq.n	8002bd6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002bd4:	e0ca      	b.n	8002d6c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d002      	beq.n	8002be2 <HAL_SPI_Receive+0x7e>
 8002bdc:	88fb      	ldrh	r3, [r7, #6]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d102      	bne.n	8002be8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002be6:	e0c1      	b.n	8002d6c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2204      	movs	r2, #4
 8002bec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	88fa      	ldrh	r2, [r7, #6]
 8002c00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	88fa      	ldrh	r2, [r7, #6]
 8002c06:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c2e:	d10f      	bne.n	8002c50 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c3e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002c4e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c5a:	2b40      	cmp	r3, #64	; 0x40
 8002c5c:	d007      	beq.n	8002c6e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c6c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d162      	bne.n	8002d3c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002c76:	e02e      	b.n	8002cd6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d115      	bne.n	8002cb2 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f103 020c 	add.w	r2, r3, #12
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c92:	7812      	ldrb	r2, [r2, #0]
 8002c94:	b2d2      	uxtb	r2, r2
 8002c96:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c9c:	1c5a      	adds	r2, r3, #1
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002cb0:	e011      	b.n	8002cd6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cb2:	f7fe fecf 	bl	8001a54 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d803      	bhi.n	8002cca <HAL_SPI_Receive+0x166>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc8:	d102      	bne.n	8002cd0 <HAL_SPI_Receive+0x16c>
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d102      	bne.n	8002cd6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002cd4:	e04a      	b.n	8002d6c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1cb      	bne.n	8002c78 <HAL_SPI_Receive+0x114>
 8002ce0:	e031      	b.n	8002d46 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d113      	bne.n	8002d18 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfa:	b292      	uxth	r2, r2
 8002cfc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d02:	1c9a      	adds	r2, r3, #2
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	3b01      	subs	r3, #1
 8002d10:	b29a      	uxth	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d16:	e011      	b.n	8002d3c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d18:	f7fe fe9c 	bl	8001a54 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d803      	bhi.n	8002d30 <HAL_SPI_Receive+0x1cc>
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d2e:	d102      	bne.n	8002d36 <HAL_SPI_Receive+0x1d2>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d102      	bne.n	8002d3c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002d3a:	e017      	b.n	8002d6c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1cd      	bne.n	8002ce2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	6839      	ldr	r1, [r7, #0]
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f000 fa46 	bl	80031dc <SPI_EndRxTransaction>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d002      	beq.n	8002d5c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	75fb      	strb	r3, [r7, #23]
 8002d68:	e000      	b.n	8002d6c <HAL_SPI_Receive+0x208>
  }

error :
 8002d6a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002d7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b08c      	sub	sp, #48	; 0x30
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	60f8      	str	r0, [r7, #12]
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
 8002d92:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002d94:	2301      	movs	r3, #1
 8002d96:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d101      	bne.n	8002dac <HAL_SPI_TransmitReceive+0x26>
 8002da8:	2302      	movs	r3, #2
 8002daa:	e18a      	b.n	80030c2 <HAL_SPI_TransmitReceive+0x33c>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002db4:	f7fe fe4e 	bl	8001a54 <HAL_GetTick>
 8002db8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002dc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002dca:	887b      	ldrh	r3, [r7, #2]
 8002dcc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002dce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d00f      	beq.n	8002df6 <HAL_SPI_TransmitReceive+0x70>
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ddc:	d107      	bne.n	8002dee <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d103      	bne.n	8002dee <HAL_SPI_TransmitReceive+0x68>
 8002de6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d003      	beq.n	8002df6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002dee:	2302      	movs	r3, #2
 8002df0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002df4:	e15b      	b.n	80030ae <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d005      	beq.n	8002e08 <HAL_SPI_TransmitReceive+0x82>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <HAL_SPI_TransmitReceive+0x82>
 8002e02:	887b      	ldrh	r3, [r7, #2]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d103      	bne.n	8002e10 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002e0e:	e14e      	b.n	80030ae <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b04      	cmp	r3, #4
 8002e1a:	d003      	beq.n	8002e24 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2205      	movs	r2, #5
 8002e20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	887a      	ldrh	r2, [r7, #2]
 8002e34:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	887a      	ldrh	r2, [r7, #2]
 8002e3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	68ba      	ldr	r2, [r7, #8]
 8002e40:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	887a      	ldrh	r2, [r7, #2]
 8002e46:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	887a      	ldrh	r2, [r7, #2]
 8002e4c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e64:	2b40      	cmp	r3, #64	; 0x40
 8002e66:	d007      	beq.n	8002e78 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e80:	d178      	bne.n	8002f74 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d002      	beq.n	8002e90 <HAL_SPI_TransmitReceive+0x10a>
 8002e8a:	8b7b      	ldrh	r3, [r7, #26]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d166      	bne.n	8002f5e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e94:	881a      	ldrh	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea0:	1c9a      	adds	r2, r3, #2
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eb4:	e053      	b.n	8002f5e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d11b      	bne.n	8002efc <HAL_SPI_TransmitReceive+0x176>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d016      	beq.n	8002efc <HAL_SPI_TransmitReceive+0x176>
 8002ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d113      	bne.n	8002efc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	881a      	ldrh	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee4:	1c9a      	adds	r2, r3, #2
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d119      	bne.n	8002f3e <HAL_SPI_TransmitReceive+0x1b8>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d014      	beq.n	8002f3e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68da      	ldr	r2, [r3, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f1e:	b292      	uxth	r2, r2
 8002f20:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f26:	1c9a      	adds	r2, r3, #2
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	3b01      	subs	r3, #1
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002f3e:	f7fe fd89 	bl	8001a54 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d807      	bhi.n	8002f5e <HAL_SPI_TransmitReceive+0x1d8>
 8002f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f54:	d003      	beq.n	8002f5e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002f5c:	e0a7      	b.n	80030ae <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1a6      	bne.n	8002eb6 <HAL_SPI_TransmitReceive+0x130>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1a1      	bne.n	8002eb6 <HAL_SPI_TransmitReceive+0x130>
 8002f72:	e07c      	b.n	800306e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d002      	beq.n	8002f82 <HAL_SPI_TransmitReceive+0x1fc>
 8002f7c:	8b7b      	ldrh	r3, [r7, #26]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d16b      	bne.n	800305a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	330c      	adds	r3, #12
 8002f8c:	7812      	ldrb	r2, [r2, #0]
 8002f8e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f94:	1c5a      	adds	r2, r3, #1
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fa8:	e057      	b.n	800305a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d11c      	bne.n	8002ff2 <HAL_SPI_TransmitReceive+0x26c>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d017      	beq.n	8002ff2 <HAL_SPI_TransmitReceive+0x26c>
 8002fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d114      	bne.n	8002ff2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	330c      	adds	r3, #12
 8002fd2:	7812      	ldrb	r2, [r2, #0]
 8002fd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	1c5a      	adds	r2, r3, #1
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d119      	bne.n	8003034 <HAL_SPI_TransmitReceive+0x2ae>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003004:	b29b      	uxth	r3, r3
 8003006:	2b00      	cmp	r3, #0
 8003008:	d014      	beq.n	8003034 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003014:	b2d2      	uxtb	r2, r2
 8003016:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800301c:	1c5a      	adds	r2, r3, #1
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003026:	b29b      	uxth	r3, r3
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003030:	2301      	movs	r3, #1
 8003032:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003034:	f7fe fd0e 	bl	8001a54 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003040:	429a      	cmp	r2, r3
 8003042:	d803      	bhi.n	800304c <HAL_SPI_TransmitReceive+0x2c6>
 8003044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800304a:	d102      	bne.n	8003052 <HAL_SPI_TransmitReceive+0x2cc>
 800304c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800304e:	2b00      	cmp	r3, #0
 8003050:	d103      	bne.n	800305a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003058:	e029      	b.n	80030ae <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800305e:	b29b      	uxth	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1a2      	bne.n	8002faa <HAL_SPI_TransmitReceive+0x224>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003068:	b29b      	uxth	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d19d      	bne.n	8002faa <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800306e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003070:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 f904 	bl	8003280 <SPI_EndRxTxTransaction>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d006      	beq.n	800308c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800308a:	e010      	b.n	80030ae <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d10b      	bne.n	80030ac <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	617b      	str	r3, [r7, #20]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	617b      	str	r3, [r7, #20]
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	e000      	b.n	80030ae <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80030ac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80030be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3730      	adds	r7, #48	; 0x30
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
	...

080030cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b088      	sub	sp, #32
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	603b      	str	r3, [r7, #0]
 80030d8:	4613      	mov	r3, r2
 80030da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80030dc:	f7fe fcba 	bl	8001a54 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e4:	1a9b      	subs	r3, r3, r2
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	4413      	add	r3, r2
 80030ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80030ec:	f7fe fcb2 	bl	8001a54 <HAL_GetTick>
 80030f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80030f2:	4b39      	ldr	r3, [pc, #228]	; (80031d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	015b      	lsls	r3, r3, #5
 80030f8:	0d1b      	lsrs	r3, r3, #20
 80030fa:	69fa      	ldr	r2, [r7, #28]
 80030fc:	fb02 f303 	mul.w	r3, r2, r3
 8003100:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003102:	e054      	b.n	80031ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800310a:	d050      	beq.n	80031ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800310c:	f7fe fca2 	bl	8001a54 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	69fa      	ldr	r2, [r7, #28]
 8003118:	429a      	cmp	r2, r3
 800311a:	d902      	bls.n	8003122 <SPI_WaitFlagStateUntilTimeout+0x56>
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d13d      	bne.n	800319e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003130:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800313a:	d111      	bne.n	8003160 <SPI_WaitFlagStateUntilTimeout+0x94>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003144:	d004      	beq.n	8003150 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800314e:	d107      	bne.n	8003160 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800315e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003164:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003168:	d10f      	bne.n	800318a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003178:	601a      	str	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003188:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e017      	b.n	80031ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d101      	bne.n	80031a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	4013      	ands	r3, r2
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	bf0c      	ite	eq
 80031be:	2301      	moveq	r3, #1
 80031c0:	2300      	movne	r3, #0
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	461a      	mov	r2, r3
 80031c6:	79fb      	ldrb	r3, [r7, #7]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d19b      	bne.n	8003104 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3720      	adds	r7, #32
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000014 	.word	0x20000014

080031dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af02      	add	r7, sp, #8
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031f0:	d111      	bne.n	8003216 <SPI_EndRxTransaction+0x3a>
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031fa:	d004      	beq.n	8003206 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003204:	d107      	bne.n	8003216 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003214:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800321e:	d117      	bne.n	8003250 <SPI_EndRxTransaction+0x74>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003228:	d112      	bne.n	8003250 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	2200      	movs	r2, #0
 8003232:	2101      	movs	r1, #1
 8003234:	68f8      	ldr	r0, [r7, #12]
 8003236:	f7ff ff49 	bl	80030cc <SPI_WaitFlagStateUntilTimeout>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d01a      	beq.n	8003276 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003244:	f043 0220 	orr.w	r2, r3, #32
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e013      	b.n	8003278 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	2200      	movs	r2, #0
 8003258:	2180      	movs	r1, #128	; 0x80
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f7ff ff36 	bl	80030cc <SPI_WaitFlagStateUntilTimeout>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d007      	beq.n	8003276 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326a:	f043 0220 	orr.w	r2, r3, #32
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e000      	b.n	8003278 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3710      	adds	r7, #16
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af02      	add	r7, sp, #8
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2200      	movs	r2, #0
 8003294:	2180      	movs	r1, #128	; 0x80
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f7ff ff18 	bl	80030cc <SPI_WaitFlagStateUntilTimeout>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d007      	beq.n	80032b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032a6:	f043 0220 	orr.w	r2, r3, #32
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e000      	b.n	80032b4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e03f      	b.n	800334e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d106      	bne.n	80032e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7fe f9fe 	bl	80016e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2224      	movs	r2, #36	; 0x24
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 f905 	bl	8003510 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	691a      	ldr	r2, [r3, #16]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003314:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	695a      	ldr	r2, [r3, #20]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003324:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68da      	ldr	r2, [r3, #12]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003334:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2220      	movs	r2, #32
 8003340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2220      	movs	r2, #32
 8003348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b08a      	sub	sp, #40	; 0x28
 800335a:	af02      	add	r7, sp, #8
 800335c:	60f8      	str	r0, [r7, #12]
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	603b      	str	r3, [r7, #0]
 8003362:	4613      	mov	r3, r2
 8003364:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b20      	cmp	r3, #32
 8003374:	d17c      	bne.n	8003470 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d002      	beq.n	8003382 <HAL_UART_Transmit+0x2c>
 800337c:	88fb      	ldrh	r3, [r7, #6]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e075      	b.n	8003472 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800338c:	2b01      	cmp	r3, #1
 800338e:	d101      	bne.n	8003394 <HAL_UART_Transmit+0x3e>
 8003390:	2302      	movs	r3, #2
 8003392:	e06e      	b.n	8003472 <HAL_UART_Transmit+0x11c>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2221      	movs	r2, #33	; 0x21
 80033a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033aa:	f7fe fb53 	bl	8001a54 <HAL_GetTick>
 80033ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	88fa      	ldrh	r2, [r7, #6]
 80033b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	88fa      	ldrh	r2, [r7, #6]
 80033ba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033c4:	d108      	bne.n	80033d8 <HAL_UART_Transmit+0x82>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d104      	bne.n	80033d8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80033ce:	2300      	movs	r3, #0
 80033d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	61bb      	str	r3, [r7, #24]
 80033d6:	e003      	b.n	80033e0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033dc:	2300      	movs	r3, #0
 80033de:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80033e8:	e02a      	b.n	8003440 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	2200      	movs	r2, #0
 80033f2:	2180      	movs	r1, #128	; 0x80
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 f840 	bl	800347a <UART_WaitOnFlagUntilTimeout>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e036      	b.n	8003472 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10b      	bne.n	8003422 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	461a      	mov	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003418:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	3302      	adds	r3, #2
 800341e:	61bb      	str	r3, [r7, #24]
 8003420:	e007      	b.n	8003432 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	781a      	ldrb	r2, [r3, #0]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	3301      	adds	r3, #1
 8003430:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003436:	b29b      	uxth	r3, r3
 8003438:	3b01      	subs	r3, #1
 800343a:	b29a      	uxth	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003444:	b29b      	uxth	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1cf      	bne.n	80033ea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	2200      	movs	r2, #0
 8003452:	2140      	movs	r1, #64	; 0x40
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f000 f810 	bl	800347a <UART_WaitOnFlagUntilTimeout>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d001      	beq.n	8003464 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e006      	b.n	8003472 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	e000      	b.n	8003472 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003470:	2302      	movs	r3, #2
  }
}
 8003472:	4618      	mov	r0, r3
 8003474:	3720      	adds	r7, #32
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b084      	sub	sp, #16
 800347e:	af00      	add	r7, sp, #0
 8003480:	60f8      	str	r0, [r7, #12]
 8003482:	60b9      	str	r1, [r7, #8]
 8003484:	603b      	str	r3, [r7, #0]
 8003486:	4613      	mov	r3, r2
 8003488:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800348a:	e02c      	b.n	80034e6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003492:	d028      	beq.n	80034e6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d007      	beq.n	80034aa <UART_WaitOnFlagUntilTimeout+0x30>
 800349a:	f7fe fadb 	bl	8001a54 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d21d      	bcs.n	80034e6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68da      	ldr	r2, [r3, #12]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80034b8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	695a      	ldr	r2, [r3, #20]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 0201 	bic.w	r2, r2, #1
 80034c8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2220      	movs	r2, #32
 80034ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2220      	movs	r2, #32
 80034d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e00f      	b.n	8003506 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	4013      	ands	r3, r2
 80034f0:	68ba      	ldr	r2, [r7, #8]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	bf0c      	ite	eq
 80034f6:	2301      	moveq	r3, #1
 80034f8:	2300      	movne	r3, #0
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	461a      	mov	r2, r3
 80034fe:	79fb      	ldrb	r3, [r7, #7]
 8003500:	429a      	cmp	r2, r3
 8003502:	d0c3      	beq.n	800348c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
	...

08003510 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689a      	ldr	r2, [r3, #8]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	431a      	orrs	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	4313      	orrs	r3, r2
 800353e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800354a:	f023 030c 	bic.w	r3, r3, #12
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	6812      	ldr	r2, [r2, #0]
 8003552:	68b9      	ldr	r1, [r7, #8]
 8003554:	430b      	orrs	r3, r1
 8003556:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699a      	ldr	r2, [r3, #24]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	430a      	orrs	r2, r1
 800356c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a2c      	ldr	r2, [pc, #176]	; (8003624 <UART_SetConfig+0x114>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d103      	bne.n	8003580 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003578:	f7ff f902 	bl	8002780 <HAL_RCC_GetPCLK2Freq>
 800357c:	60f8      	str	r0, [r7, #12]
 800357e:	e002      	b.n	8003586 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003580:	f7ff f8ea 	bl	8002758 <HAL_RCC_GetPCLK1Freq>
 8003584:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	4613      	mov	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4413      	add	r3, r2
 800358e:	009a      	lsls	r2, r3, #2
 8003590:	441a      	add	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	fbb2 f3f3 	udiv	r3, r2, r3
 800359c:	4a22      	ldr	r2, [pc, #136]	; (8003628 <UART_SetConfig+0x118>)
 800359e:	fba2 2303 	umull	r2, r3, r2, r3
 80035a2:	095b      	lsrs	r3, r3, #5
 80035a4:	0119      	lsls	r1, r3, #4
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	4613      	mov	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	4413      	add	r3, r2
 80035ae:	009a      	lsls	r2, r3, #2
 80035b0:	441a      	add	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80035bc:	4b1a      	ldr	r3, [pc, #104]	; (8003628 <UART_SetConfig+0x118>)
 80035be:	fba3 0302 	umull	r0, r3, r3, r2
 80035c2:	095b      	lsrs	r3, r3, #5
 80035c4:	2064      	movs	r0, #100	; 0x64
 80035c6:	fb00 f303 	mul.w	r3, r0, r3
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	3332      	adds	r3, #50	; 0x32
 80035d0:	4a15      	ldr	r2, [pc, #84]	; (8003628 <UART_SetConfig+0x118>)
 80035d2:	fba2 2303 	umull	r2, r3, r2, r3
 80035d6:	095b      	lsrs	r3, r3, #5
 80035d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035dc:	4419      	add	r1, r3
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	4613      	mov	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	009a      	lsls	r2, r3, #2
 80035e8:	441a      	add	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80035f4:	4b0c      	ldr	r3, [pc, #48]	; (8003628 <UART_SetConfig+0x118>)
 80035f6:	fba3 0302 	umull	r0, r3, r3, r2
 80035fa:	095b      	lsrs	r3, r3, #5
 80035fc:	2064      	movs	r0, #100	; 0x64
 80035fe:	fb00 f303 	mul.w	r3, r0, r3
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	3332      	adds	r3, #50	; 0x32
 8003608:	4a07      	ldr	r2, [pc, #28]	; (8003628 <UART_SetConfig+0x118>)
 800360a:	fba2 2303 	umull	r2, r3, r2, r3
 800360e:	095b      	lsrs	r3, r3, #5
 8003610:	f003 020f 	and.w	r2, r3, #15
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	440a      	add	r2, r1
 800361a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800361c:	bf00      	nop
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	40013800 	.word	0x40013800
 8003628:	51eb851f 	.word	0x51eb851f

0800362c <rfm95_read_register>:
//#define RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_TXDONE             	0x40
//#define RFM95_REGISTER_DIO_MAPPING_1_IRQ_PAYLOAD_CRC_ERROR_MASK	0x20
//#define RFM95_REGISTER_DIO_MAPPING_1_IRQ_RX_DONE_MASK				0x40

bool rfm95_read_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t *buffer)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	460b      	mov	r3, r1
 8003636:	607a      	str	r2, [r7, #4]
 8003638:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6858      	ldr	r0, [r3, #4]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	891b      	ldrh	r3, [r3, #8]
 8003642:	2200      	movs	r2, #0
 8003644:	4619      	mov	r1, r3
 8003646:	f7fe fc9b 	bl	8001f80 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer = (uint8_t)reg & 0x7Fu;
 800364a:	7afb      	ldrb	r3, [r7, #11]
 800364c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003650:	b2db      	uxtb	r3, r3
 8003652:	75fb      	strb	r3, [r7, #23]

	if (HAL_SPI_Transmit(handle->spi_handle, &transmit_buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6818      	ldr	r0, [r3, #0]
 8003658:	f107 0117 	add.w	r1, r7, #23
 800365c:	230a      	movs	r3, #10
 800365e:	2201      	movs	r2, #1
 8003660:	f7ff f944 	bl	80028ec <HAL_SPI_Transmit>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <rfm95_read_register+0x42>
		return false;
 800366a:	2300      	movs	r3, #0
 800366c:	e014      	b.n	8003698 <rfm95_read_register+0x6c>
	}

	if (HAL_SPI_Receive(handle->spi_handle, buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6818      	ldr	r0, [r3, #0]
 8003672:	230a      	movs	r3, #10
 8003674:	2201      	movs	r2, #1
 8003676:	6879      	ldr	r1, [r7, #4]
 8003678:	f7ff fa74 	bl	8002b64 <HAL_SPI_Receive>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <rfm95_read_register+0x5a>
		return false;
 8003682:	2300      	movs	r3, #0
 8003684:	e008      	b.n	8003698 <rfm95_read_register+0x6c>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6858      	ldr	r0, [r3, #4]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	891b      	ldrh	r3, [r3, #8]
 800368e:	2201      	movs	r2, #1
 8003690:	4619      	mov	r1, r3
 8003692:	f7fe fc75 	bl	8001f80 <HAL_GPIO_WritePin>

	return true;
 8003696:	2301      	movs	r3, #1
}
 8003698:	4618      	mov	r0, r3
 800369a:	3718      	adds	r7, #24
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <rfm95_write_register>:

bool rfm95_write_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t value)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	460b      	mov	r3, r1
 80036aa:	70fb      	strb	r3, [r7, #3]
 80036ac:	4613      	mov	r3, r2
 80036ae:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6858      	ldr	r0, [r3, #4]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	891b      	ldrh	r3, [r3, #8]
 80036b8:	2200      	movs	r2, #0
 80036ba:	4619      	mov	r1, r3
 80036bc:	f7fe fc60 	bl	8001f80 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer[2] = {((uint8_t)reg | 0x80u), value};
 80036c0:	78fb      	ldrb	r3, [r7, #3]
 80036c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	733b      	strb	r3, [r7, #12]
 80036ca:	78bb      	ldrb	r3, [r7, #2]
 80036cc:	737b      	strb	r3, [r7, #13]

	if (HAL_SPI_Transmit(handle->spi_handle, transmit_buffer, 2, RFM95_SPI_TIMEOUT) != HAL_OK) {
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6818      	ldr	r0, [r3, #0]
 80036d2:	f107 010c 	add.w	r1, r7, #12
 80036d6:	230a      	movs	r3, #10
 80036d8:	2202      	movs	r2, #2
 80036da:	f7ff f907 	bl	80028ec <HAL_SPI_Transmit>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <rfm95_write_register+0x48>
		return false;
 80036e4:	2300      	movs	r3, #0
 80036e6:	e008      	b.n	80036fa <rfm95_write_register+0x5a>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6858      	ldr	r0, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	891b      	ldrh	r3, [r3, #8]
 80036f0:	2201      	movs	r2, #1
 80036f2:	4619      	mov	r1, r3
 80036f4:	f7fe fc44 	bl	8001f80 <HAL_GPIO_WritePin>

	return true;
 80036f8:	2301      	movs	r3, #1
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
	...

08003704 <rfm95_init>:

bool rfm95_init(rfm95_handle_t *handle)
{
 8003704:	b5b0      	push	{r4, r5, r7, lr}
 8003706:	b088      	sub	sp, #32
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
	// Frequency to 915 MHz
	uint8_t version;
	uint8_t lna_gain;
	//uint8_t modemConfig1;
	//uint8_t modemConfig2;
	uint32_t frequency = 915000000;
 800370c:	49a3      	ldr	r1, [pc, #652]	; (800399c <rfm95_init+0x298>)
 800370e:	61f9      	str	r1, [r7, #28]
	// FQ = (FRF * 32 Mhz) / (2 ^ 19)
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8003710:	69f9      	ldr	r1, [r7, #28]
 8003712:	2000      	movs	r0, #0
 8003714:	460a      	mov	r2, r1
 8003716:	4603      	mov	r3, r0
 8003718:	0b55      	lsrs	r5, r2, #13
 800371a:	04d4      	lsls	r4, r2, #19
 800371c:	4aa0      	ldr	r2, [pc, #640]	; (80039a0 <rfm95_init+0x29c>)
 800371e:	f04f 0300 	mov.w	r3, #0
 8003722:	4620      	mov	r0, r4
 8003724:	4629      	mov	r1, r5
 8003726:	f7fd fa1f 	bl	8000b68 <__aeabi_uldivmod>
 800372a:	4602      	mov	r2, r0
 800372c:	460b      	mov	r3, r1
 800372e:	e9c7 2304 	strd	r2, r3, [r7, #16]

	assert(handle->spi_handle->Init.Mode == SPI_MODE_MASTER);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800373c:	d005      	beq.n	800374a <rfm95_init+0x46>
 800373e:	4b99      	ldr	r3, [pc, #612]	; (80039a4 <rfm95_init+0x2a0>)
 8003740:	4a99      	ldr	r2, [pc, #612]	; (80039a8 <rfm95_init+0x2a4>)
 8003742:	2184      	movs	r1, #132	; 0x84
 8003744:	4899      	ldr	r0, [pc, #612]	; (80039ac <rfm95_init+0x2a8>)
 8003746:	f000 fa45 	bl	8003bd4 <__assert_func>
	assert(handle->spi_handle->Init.Direction == SPI_DIRECTION_2LINES);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d005      	beq.n	8003760 <rfm95_init+0x5c>
 8003754:	4b96      	ldr	r3, [pc, #600]	; (80039b0 <rfm95_init+0x2ac>)
 8003756:	4a94      	ldr	r2, [pc, #592]	; (80039a8 <rfm95_init+0x2a4>)
 8003758:	2185      	movs	r1, #133	; 0x85
 800375a:	4894      	ldr	r0, [pc, #592]	; (80039ac <rfm95_init+0x2a8>)
 800375c:	f000 fa3a 	bl	8003bd4 <__assert_func>
	assert(handle->spi_handle->Init.DataSize == SPI_DATASIZE_8BIT);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d005      	beq.n	8003776 <rfm95_init+0x72>
 800376a:	4b92      	ldr	r3, [pc, #584]	; (80039b4 <rfm95_init+0x2b0>)
 800376c:	4a8e      	ldr	r2, [pc, #568]	; (80039a8 <rfm95_init+0x2a4>)
 800376e:	2186      	movs	r1, #134	; 0x86
 8003770:	488e      	ldr	r0, [pc, #568]	; (80039ac <rfm95_init+0x2a8>)
 8003772:	f000 fa2f 	bl	8003bd4 <__assert_func>
	assert(handle->spi_handle->Init.CLKPolarity == SPI_POLARITY_LOW);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d005      	beq.n	800378c <rfm95_init+0x88>
 8003780:	4b8d      	ldr	r3, [pc, #564]	; (80039b8 <rfm95_init+0x2b4>)
 8003782:	4a89      	ldr	r2, [pc, #548]	; (80039a8 <rfm95_init+0x2a4>)
 8003784:	2187      	movs	r1, #135	; 0x87
 8003786:	4889      	ldr	r0, [pc, #548]	; (80039ac <rfm95_init+0x2a8>)
 8003788:	f000 fa24 	bl	8003bd4 <__assert_func>
	assert(handle->spi_handle->Init.CLKPhase == SPI_PHASE_1EDGE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d005      	beq.n	80037a2 <rfm95_init+0x9e>
 8003796:	4b89      	ldr	r3, [pc, #548]	; (80039bc <rfm95_init+0x2b8>)
 8003798:	4a83      	ldr	r2, [pc, #524]	; (80039a8 <rfm95_init+0x2a4>)
 800379a:	2188      	movs	r1, #136	; 0x88
 800379c:	4883      	ldr	r0, [pc, #524]	; (80039ac <rfm95_init+0x2a8>)
 800379e:	f000 fa19 	bl	8003bd4 <__assert_func>
	rfm95_reset(handle);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f90e 	bl	80039c4 <rfm95_reset>

	// Check for correct version.
	if (!rfm95_read_register(handle, RFM95_REGISTER_VERSION, &version)) return false;
 80037a8:	f107 030f 	add.w	r3, r7, #15
 80037ac:	461a      	mov	r2, r3
 80037ae:	2142      	movs	r1, #66	; 0x42
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f7ff ff3b 	bl	800362c <rfm95_read_register>
 80037b6:	4603      	mov	r3, r0
 80037b8:	f083 0301 	eor.w	r3, r3, #1
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <rfm95_init+0xc2>
 80037c2:	2300      	movs	r3, #0
 80037c4:	e0e5      	b.n	8003992 <rfm95_init+0x28e>
	if (version != RFM9x_VER) return false;
 80037c6:	7bfb      	ldrb	r3, [r7, #15]
 80037c8:	2b12      	cmp	r3, #18
 80037ca:	d001      	beq.n	80037d0 <rfm95_init+0xcc>
 80037cc:	2300      	movs	r3, #0
 80037ce:	e0e0      	b.n	8003992 <rfm95_init+0x28e>

	// Module must be placed in sleep mode before switching to lora.
	if (!rfm95_write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_SLEEP)) return false;
 80037d0:	2200      	movs	r2, #0
 80037d2:	2101      	movs	r1, #1
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f7ff ff63 	bl	80036a0 <rfm95_write_register>
 80037da:	4603      	mov	r3, r0
 80037dc:	f083 0301 	eor.w	r3, r3, #1
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <rfm95_init+0xe6>
 80037e6:	2300      	movs	r3, #0
 80037e8:	e0d3      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_OP_MODE, &debug);
	if (!rfm95_write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 80037ea:	2280      	movs	r2, #128	; 0x80
 80037ec:	2101      	movs	r1, #1
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7ff ff56 	bl	80036a0 <rfm95_write_register>
 80037f4:	4603      	mov	r3, r0
 80037f6:	f083 0301 	eor.w	r3, r3, #1
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <rfm95_init+0x100>
 8003800:	2300      	movs	r3, #0
 8003802:	e0c6      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_OP_MODE, &debug);

	// Frequency configuration (only in sleep mode)
	if (!rfm95_write_register(handle, RFM95_REGISTER_FR_MSB, (uint8_t)(frf >> 16))) return false;
 8003804:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003808:	f04f 0200 	mov.w	r2, #0
 800380c:	f04f 0300 	mov.w	r3, #0
 8003810:	0c02      	lsrs	r2, r0, #16
 8003812:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003816:	0c0b      	lsrs	r3, r1, #16
 8003818:	b2d3      	uxtb	r3, r2
 800381a:	461a      	mov	r2, r3
 800381c:	2106      	movs	r1, #6
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff ff3e 	bl	80036a0 <rfm95_write_register>
 8003824:	4603      	mov	r3, r0
 8003826:	f083 0301 	eor.w	r3, r3, #1
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <rfm95_init+0x130>
 8003830:	2300      	movs	r3, #0
 8003832:	e0ae      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_FR_MSB, &debug);
	if (!rfm95_write_register(handle, RFM95_REGISTER_FR_MID, (uint8_t)(frf >> 8))) return false;
 8003834:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003838:	f04f 0200 	mov.w	r2, #0
 800383c:	f04f 0300 	mov.w	r3, #0
 8003840:	0a02      	lsrs	r2, r0, #8
 8003842:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003846:	0a0b      	lsrs	r3, r1, #8
 8003848:	b2d3      	uxtb	r3, r2
 800384a:	461a      	mov	r2, r3
 800384c:	2107      	movs	r1, #7
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f7ff ff26 	bl	80036a0 <rfm95_write_register>
 8003854:	4603      	mov	r3, r0
 8003856:	f083 0301 	eor.w	r3, r3, #1
 800385a:	b2db      	uxtb	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <rfm95_init+0x160>
 8003860:	2300      	movs	r3, #0
 8003862:	e096      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_FR_MID, &debug);
	if (!rfm95_write_register(handle, RFM95_REGISTER_FR_LSB, (uint8_t)(frf >> 0))) return false;
 8003864:	7c3b      	ldrb	r3, [r7, #16]
 8003866:	461a      	mov	r2, r3
 8003868:	2108      	movs	r1, #8
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7ff ff18 	bl	80036a0 <rfm95_write_register>
 8003870:	4603      	mov	r3, r0
 8003872:	f083 0301 	eor.w	r3, r3, #1
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <rfm95_init+0x17c>
 800387c:	2300      	movs	r3, #0
 800387e:	e088      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_FR_LSB, &debug);

	// Set up TX and RX FIFO base addresses.
	//if (!rfm95_write_register(handle, RFM95_REGISTER_FIFO_TX_BASE_ADDR, 0x00)) return false;
	if (!rfm95_write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, 0x00)) return false;
 8003880:	2200      	movs	r2, #0
 8003882:	210f      	movs	r1, #15
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7ff ff0b 	bl	80036a0 <rfm95_write_register>
 800388a:	4603      	mov	r3, r0
 800388c:	f083 0301 	eor.w	r3, r3, #1
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <rfm95_init+0x196>
 8003896:	2300      	movs	r3, #0
 8003898:	e07b      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, &debug);

	// Set LNA to the highest gain and LNABoost 150%.
	if (!rfm95_read_register(handle, RFM95_REGISTER_LNA, &lna_gain)) return false;
 800389a:	f107 030e 	add.w	r3, r7, #14
 800389e:	461a      	mov	r2, r3
 80038a0:	210c      	movs	r1, #12
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f7ff fec2 	bl	800362c <rfm95_read_register>
 80038a8:	4603      	mov	r3, r0
 80038aa:	f083 0301 	eor.w	r3, r3, #1
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <rfm95_init+0x1b4>
 80038b4:	2300      	movs	r3, #0
 80038b6:	e06c      	b.n	8003992 <rfm95_init+0x28e>
	if (!rfm95_write_register(handle, RFM95_REGISTER_LNA, lna_gain | 0x03)) return false; //Verificar por si no manda
 80038b8:	7bbb      	ldrb	r3, [r7, #14]
 80038ba:	f043 0303 	orr.w	r3, r3, #3
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	461a      	mov	r2, r3
 80038c2:	210c      	movs	r1, #12
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f7ff feeb 	bl	80036a0 <rfm95_write_register>
 80038ca:	4603      	mov	r3, r0
 80038cc:	f083 0301 	eor.w	r3, r3, #1
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <rfm95_init+0x1d6>
 80038d6:	2300      	movs	r3, #0
 80038d8:	e05b      	b.n	8003992 <rfm95_init+0x28e>

	// Configure modem 2 LowDataRateOptimize = Disable, AgcAutoOn -> LNA Gain set by register LnaGain)
	// if (!rfm95_write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x63)) return false; // (62kHz afecta la velocidad de transmision , 4/5 error coding rate, implicit header)
	// {Set implicitheader -> codigo temporal, ideal mejorar para optimizar;
	// if (rfm95_read_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, &modemConfig1));
	if (!rfm95_write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false; // 125kHz BW, 4/5 CR, Explicit Header)
 80038da:	2272      	movs	r2, #114	; 0x72
 80038dc:	211d      	movs	r1, #29
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7ff fede 	bl	80036a0 <rfm95_write_register>
 80038e4:	4603      	mov	r3, r0
 80038e6:	f083 0301 	eor.w	r3, r3, #1
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <rfm95_init+0x1f0>
 80038f0:	2300      	movs	r3, #0
 80038f2:	e04e      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, &debug);
	//if (!rfm95_write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x62)) return false; // (62kHz afecta la velocidad de transmision , 4/5 error coding rate, explicit header)
	if (!rfm95_write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x70)) return false; // SF7, TxContinuous Mode = False, RxPayloadCrcOn = Disable, SymbTimeout = 0
 80038f4:	2270      	movs	r2, #112	; 0x70
 80038f6:	211e      	movs	r1, #30
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f7ff fed1 	bl	80036a0 <rfm95_write_register>
 80038fe:	4603      	mov	r3, r0
 8003900:	f083 0301 	eor.w	r3, r3, #1
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <rfm95_init+0x20a>
 800390a:	2300      	movs	r3, #0
 800390c:	e041      	b.n	8003992 <rfm95_init+0x28e>
	//}

	// if (!rfm95_write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x75)) return false; // SF7 *revisar SF* (not close to gateway, therefore, should be higher SF), single packet, CRC enable;
	if (!rfm95_write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false; // LowDataRateOptimize = Disabled, AgcAutoOn =  LNA gain set by internal AGC loop
 800390e:	2204      	movs	r2, #4
 8003910:	2126      	movs	r1, #38	; 0x26
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7ff fec4 	bl	80036a0 <rfm95_write_register>
 8003918:	4603      	mov	r3, r0
 800391a:	f083 0301 	eor.w	r3, r3, #1
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <rfm95_init+0x224>
 8003924:	2300      	movs	r3, #0
 8003926:	e034      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, &debug);

	// Set module power to 20dbm.
	// if (!rfm95_set_power(handle, 20)) return false;
	if (!rfm95_write_register(handle, RFM95_REGISTER_PA_CONFIG, 0x92)) return false; // Corregir en caso este mal
 8003928:	2292      	movs	r2, #146	; 0x92
 800392a:	2109      	movs	r1, #9
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7ff feb7 	bl	80036a0 <rfm95_write_register>
 8003932:	4603      	mov	r3, r0
 8003934:	f083 0301 	eor.w	r3, r3, #1
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <rfm95_init+0x23e>
 800393e:	2300      	movs	r3, #0
 8003940:	e027      	b.n	8003992 <rfm95_init+0x28e>
	// if (!rfm95_write_register(handle, RFM95_REGISTER_IRQ_FLAGS_MASK, 0x50)) return false;
	//rfm95_read_register(handle, RFM95_REGISTER_IRQ_FLAGS_MASK, &debug);

	//RX INIT
	// Read IRQs
	if (!rfm95_read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irqFlags)) return false;
 8003942:	4a1f      	ldr	r2, [pc, #124]	; (80039c0 <rfm95_init+0x2bc>)
 8003944:	2112      	movs	r1, #18
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f7ff fe70 	bl	800362c <rfm95_read_register>
 800394c:	4603      	mov	r3, r0
 800394e:	f083 0301 	eor.w	r3, r3, #1
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <rfm95_init+0x258>
 8003958:	2300      	movs	r3, #0
 800395a:	e01a      	b.n	8003992 <rfm95_init+0x28e>

	//Clear IRQs
	if (!rfm95_write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xFF)) return false; // Retorna 0x00 lo cual es correcto porque al enviar 0xFF se limpian las banderas
 800395c:	22ff      	movs	r2, #255	; 0xff
 800395e:	2112      	movs	r1, #18
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f7ff fe9d 	bl	80036a0 <rfm95_write_register>
 8003966:	4603      	mov	r3, r0
 8003968:	f083 0301 	eor.w	r3, r3, #1
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <rfm95_init+0x272>
 8003972:	2300      	movs	r3, #0
 8003974:	e00d      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &debug);

	// Let module stand-by after initialization.
	if (!rfm95_write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8003976:	2281      	movs	r2, #129	; 0x81
 8003978:	2101      	movs	r1, #1
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f7ff fe90 	bl	80036a0 <rfm95_write_register>
 8003980:	4603      	mov	r3, r0
 8003982:	f083 0301 	eor.w	r3, r3, #1
 8003986:	b2db      	uxtb	r3, r3
 8003988:	2b00      	cmp	r3, #0
 800398a:	d001      	beq.n	8003990 <rfm95_init+0x28c>
 800398c:	2300      	movs	r3, #0
 800398e:	e000      	b.n	8003992 <rfm95_init+0x28e>
	//rfm95_read_register(handle, RFM95_REGISTER_OP_MODE, &debug);

	return true;
 8003990:	2301      	movs	r3, #1
}
 8003992:	4618      	mov	r0, r3
 8003994:	3720      	adds	r7, #32
 8003996:	46bd      	mov	sp, r7
 8003998:	bdb0      	pop	{r4, r5, r7, pc}
 800399a:	bf00      	nop
 800399c:	3689cac0 	.word	0x3689cac0
 80039a0:	01e84800 	.word	0x01e84800
 80039a4:	08008700 	.word	0x08008700
 80039a8:	08008854 	.word	0x08008854
 80039ac:	08008734 	.word	0x08008734
 80039b0:	08008754 	.word	0x08008754
 80039b4:	08008790 	.word	0x08008790
 80039b8:	080087c8 	.word	0x080087c8
 80039bc:	08008804 	.word	0x08008804
 80039c0:	200002fc 	.word	0x200002fc

080039c4 <rfm95_reset>:

void rfm95_reset(rfm95_handle_t *handle)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_RESET);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68d8      	ldr	r0, [r3, #12]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	8a1b      	ldrh	r3, [r3, #16]
 80039d4:	2200      	movs	r2, #0
 80039d6:	4619      	mov	r1, r3
 80039d8:	f7fe fad2 	bl	8001f80 <HAL_GPIO_WritePin>
	HAL_Delay(1); // 0.1ms would theoretically be enough
 80039dc:	2001      	movs	r0, #1
 80039de:	f7fe f843 	bl	8001a68 <HAL_Delay>
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_SET);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68d8      	ldr	r0, [r3, #12]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	8a1b      	ldrh	r3, [r3, #16]
 80039ea:	2201      	movs	r2, #1
 80039ec:	4619      	mov	r1, r3
 80039ee:	f7fe fac7 	bl	8001f80 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80039f2:	2005      	movs	r0, #5
 80039f4:	f7fe f838 	bl	8001a68 <HAL_Delay>
}
 80039f8:	bf00      	nop
 80039fa:	3708      	adds	r7, #8
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <rfm95_receive_package>:

	return true;
}
*/

bool rfm95_receive_package(rfm95_handle_t *handle, uint8_t *data, uint8_t *data2, uint8_t *data3, uint8_t *data4, int RSSI, float SNR){
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b088      	sub	sp, #32
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
 8003a0c:	603b      	str	r3, [r7, #0]

	int RSSI_temp = 0;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	61fb      	str	r3, [r7, #28]
	int SNR_temp = 0;
 8003a12:	2300      	movs	r3, #0
 8003a14:	61bb      	str	r3, [r7, #24]
	uint8_t packetLength = 0;
 8003a16:	2300      	movs	r3, #0
 8003a18:	75fb      	strb	r3, [r7, #23]
	uint8_t address;

	//Stand-by mode previous to Continuous Mode
	if (!rfm95_write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8003a1a:	2281      	movs	r2, #129	; 0x81
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f7ff fe3e 	bl	80036a0 <rfm95_write_register>
 8003a24:	4603      	mov	r3, r0
 8003a26:	f083 0301 	eor.w	r3, r3, #1
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <rfm95_receive_package+0x34>
 8003a30:	2300      	movs	r3, #0
 8003a32:	e0c7      	b.n	8003bc4 <rfm95_receive_package+0x1c4>

	// Clear flags
	if (!rfm95_write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xFF)) return false;
 8003a34:	22ff      	movs	r2, #255	; 0xff
 8003a36:	2112      	movs	r1, #18
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f7ff fe31 	bl	80036a0 <rfm95_write_register>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	f083 0301 	eor.w	r3, r3, #1
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <rfm95_receive_package+0x4e>
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	e0ba      	b.n	8003bc4 <rfm95_receive_package+0x1c4>
	rfm95_read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irqFlags);
 8003a4e:	4a5f      	ldr	r2, [pc, #380]	; (8003bcc <rfm95_receive_package+0x1cc>)
 8003a50:	2112      	movs	r1, #18
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f7ff fdea 	bl	800362c <rfm95_read_register>

	// Continuous Mode
	if (!rfm95_write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_RX_CONTINUOS)) return false;
 8003a58:	2285      	movs	r2, #133	; 0x85
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	f7ff fe1f 	bl	80036a0 <rfm95_write_register>
 8003a62:	4603      	mov	r3, r0
 8003a64:	f083 0301 	eor.w	r3, r3, #1
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <rfm95_receive_package+0x84>
 8003a6e:	2300      	movs	r3, #0
 8003a70:	e0a8      	b.n	8003bc4 <rfm95_receive_package+0x1c4>
	// Check if RX Mode
	while (irqFlags == 0x00){
		rfm95_read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irqFlags);
 8003a72:	4a56      	ldr	r2, [pc, #344]	; (8003bcc <rfm95_receive_package+0x1cc>)
 8003a74:	2112      	movs	r1, #18
 8003a76:	68f8      	ldr	r0, [r7, #12]
 8003a78:	f7ff fdd8 	bl	800362c <rfm95_read_register>
		HAL_Delay(500);
 8003a7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003a80:	f7fd fff2 	bl	8001a68 <HAL_Delay>
	while (irqFlags == 0x00){
 8003a84:	4b51      	ldr	r3, [pc, #324]	; (8003bcc <rfm95_receive_package+0x1cc>)
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d0f2      	beq.n	8003a72 <rfm95_receive_package+0x72>
	}


	// Wait for IRQ RxDone
	if (irqFlags == 0x50){ // TODO Verificar que se puede usar el DIO0 para RXDone
 8003a8c:	4b4f      	ldr	r3, [pc, #316]	; (8003bcc <rfm95_receive_package+0x1cc>)
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	2b50      	cmp	r3, #80	; 0x50
 8003a92:	f040 8096 	bne.w	8003bc2 <rfm95_receive_package+0x1c2>

		// Clear flags
		if (!rfm95_write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xFF)) return false;
 8003a96:	22ff      	movs	r2, #255	; 0xff
 8003a98:	2112      	movs	r1, #18
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f7ff fe00 	bl	80036a0 <rfm95_write_register>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	f083 0301 	eor.w	r3, r3, #1
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <rfm95_receive_package+0xb0>
 8003aac:	2300      	movs	r3, #0
 8003aae:	e089      	b.n	8003bc4 <rfm95_receive_package+0x1c4>
		rfm95_read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irqFlags);
 8003ab0:	4a46      	ldr	r2, [pc, #280]	; (8003bcc <rfm95_receive_package+0x1cc>)
 8003ab2:	2112      	movs	r1, #18
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f7ff fdb9 	bl	800362c <rfm95_read_register>

		// Read Packet Length
		rfm95_read_register(handle, RFM95_REGISTER_RX_NB_BYTES, &packetLength);
 8003aba:	f107 0317 	add.w	r3, r7, #23
 8003abe:	461a      	mov	r2, r3
 8003ac0:	2113      	movs	r1, #19
 8003ac2:	68f8      	ldr	r0, [r7, #12]
 8003ac4:	f7ff fdb2 	bl	800362c <rfm95_read_register>

		// Set FifoPtrAddr to FifoRxCurrentAddr
		rfm95_read_register(handle, RFM95_REGISTER_FIFO_RX_CURRENT_ADDR, &address);
 8003ac8:	f107 0316 	add.w	r3, r7, #22
 8003acc:	461a      	mov	r2, r3
 8003ace:	2110      	movs	r1, #16
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f7ff fdab 	bl	800362c <rfm95_read_register>
		if (!rfm95_write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, address)) return false;
 8003ad6:	7dbb      	ldrb	r3, [r7, #22]
 8003ad8:	461a      	mov	r2, r3
 8003ada:	210d      	movs	r1, #13
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	f7ff fddf 	bl	80036a0 <rfm95_write_register>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	f083 0301 	eor.w	r3, r3, #1
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <rfm95_receive_package+0xf2>
 8003aee:	2300      	movs	r3, #0
 8003af0:	e068      	b.n	8003bc4 <rfm95_receive_package+0x1c4>

		// Read FIFO
		//for(uint8_t i = 0; i < packetLength ; i++){
		rfm95_read_register(handle, RFM95_REGISTER_FIFO_ACCESS, data);			// Temperatura Address Inicial
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	2100      	movs	r1, #0
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f7ff fd98 	bl	800362c <rfm95_read_register>
		rfm95_write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, address+1);
 8003afc:	7dbb      	ldrb	r3, [r7, #22]
 8003afe:	3301      	adds	r3, #1
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	461a      	mov	r2, r3
 8003b04:	210d      	movs	r1, #13
 8003b06:	68f8      	ldr	r0, [r7, #12]
 8003b08:	f7ff fdca 	bl	80036a0 <rfm95_write_register>
		rfm95_read_register(handle, RFM95_REGISTER_FIFO_ACCESS, data2);			// Humedad Address +1
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	2100      	movs	r1, #0
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f7ff fd8b 	bl	800362c <rfm95_read_register>
		rfm95_write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, address+2);
 8003b16:	7dbb      	ldrb	r3, [r7, #22]
 8003b18:	3302      	adds	r3, #2
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	210d      	movs	r1, #13
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f7ff fdbd 	bl	80036a0 <rfm95_write_register>
		rfm95_read_register(handle, RFM95_REGISTER_FIFO_ACCESS, data3);			// CO Upper Byte Address +2
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	2100      	movs	r1, #0
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f7ff fd7e 	bl	800362c <rfm95_read_register>
		rfm95_write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, address+3);
 8003b30:	7dbb      	ldrb	r3, [r7, #22]
 8003b32:	3303      	adds	r3, #3
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	461a      	mov	r2, r3
 8003b38:	210d      	movs	r1, #13
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f7ff fdb0 	bl	80036a0 <rfm95_write_register>
		rfm95_read_register(handle, RFM95_REGISTER_FIFO_ACCESS, data4);			// CO Lower Byte Address +3
 8003b40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b42:	2100      	movs	r1, #0
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	f7ff fd71 	bl	800362c <rfm95_read_register>
		//rfm95_read_register(handle, RFM95_REGISTER_FIFO_ACCESS, data3);
		//rfm95_write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, address+6);
		//rfm95_read_register(handle, RFM95_REGISTER_FIFO_ACCESS, data3);
		//}

		if (!rfm95_write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, 0x00)) return false;
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	210f      	movs	r1, #15
 8003b4e:	68f8      	ldr	r0, [r7, #12]
 8003b50:	f7ff fda6 	bl	80036a0 <rfm95_write_register>
 8003b54:	4603      	mov	r3, r0
 8003b56:	f083 0301 	eor.w	r3, r3, #1
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <rfm95_receive_package+0x164>
 8003b60:	2300      	movs	r3, #0
 8003b62:	e02f      	b.n	8003bc4 <rfm95_receive_package+0x1c4>

		// Read RSSI & SNR values
		rfm95_read_register(handle, RFM95_REGISTER_PKT_SNR_VALUE,(uint8_t *) &SNR_temp);
 8003b64:	f107 0318 	add.w	r3, r7, #24
 8003b68:	461a      	mov	r2, r3
 8003b6a:	2119      	movs	r1, #25
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f7ff fd5d 	bl	800362c <rfm95_read_register>
		SNR = SNR_temp * 0.25;
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	4618      	mov	r0, r3
 8003b76:	f7fc fc45 	bl	8000404 <__aeabi_i2d>
 8003b7a:	f04f 0200 	mov.w	r2, #0
 8003b7e:	4b14      	ldr	r3, [pc, #80]	; (8003bd0 <rfm95_receive_package+0x1d0>)
 8003b80:	f7fc fcaa 	bl	80004d8 <__aeabi_dmul>
 8003b84:	4602      	mov	r2, r0
 8003b86:	460b      	mov	r3, r1
 8003b88:	4610      	mov	r0, r2
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	f7fc ff9c 	bl	8000ac8 <__aeabi_d2f>
 8003b90:	4603      	mov	r3, r0
 8003b92:	633b      	str	r3, [r7, #48]	; 0x30

		rfm95_read_register(handle, RFM95_REGISTER_PKT_RSSI_VALUE, (uint8_t *) &RSSI_temp);
 8003b94:	f107 031c 	add.w	r3, r7, #28
 8003b98:	461a      	mov	r2, r3
 8003b9a:	211a      	movs	r1, #26
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f7ff fd45 	bl	800362c <rfm95_read_register>
		RSSI = RSSI_temp - 157;
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	3b9d      	subs	r3, #157	; 0x9d
 8003ba6:	62fb      	str	r3, [r7, #44]	; 0x2c

		// Stand-by mode
		if (!rfm95_write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8003ba8:	2281      	movs	r2, #129	; 0x81
 8003baa:	2101      	movs	r1, #1
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f7ff fd77 	bl	80036a0 <rfm95_write_register>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	f083 0301 	eor.w	r3, r3, #1
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d001      	beq.n	8003bc2 <rfm95_receive_package+0x1c2>
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	e000      	b.n	8003bc4 <rfm95_receive_package+0x1c4>
	}

	return true;
 8003bc2:	2301      	movs	r3, #1
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3720      	adds	r7, #32
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	200002fc 	.word	0x200002fc
 8003bd0:	3fd00000 	.word	0x3fd00000

08003bd4 <__assert_func>:
 8003bd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003bd6:	4614      	mov	r4, r2
 8003bd8:	461a      	mov	r2, r3
 8003bda:	4b09      	ldr	r3, [pc, #36]	; (8003c00 <__assert_func+0x2c>)
 8003bdc:	4605      	mov	r5, r0
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68d8      	ldr	r0, [r3, #12]
 8003be2:	b14c      	cbz	r4, 8003bf8 <__assert_func+0x24>
 8003be4:	4b07      	ldr	r3, [pc, #28]	; (8003c04 <__assert_func+0x30>)
 8003be6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003bea:	9100      	str	r1, [sp, #0]
 8003bec:	462b      	mov	r3, r5
 8003bee:	4906      	ldr	r1, [pc, #24]	; (8003c08 <__assert_func+0x34>)
 8003bf0:	f000 f814 	bl	8003c1c <fiprintf>
 8003bf4:	f001 ff88 	bl	8005b08 <abort>
 8003bf8:	4b04      	ldr	r3, [pc, #16]	; (8003c0c <__assert_func+0x38>)
 8003bfa:	461c      	mov	r4, r3
 8003bfc:	e7f3      	b.n	8003be6 <__assert_func+0x12>
 8003bfe:	bf00      	nop
 8003c00:	20000020 	.word	0x20000020
 8003c04:	0800885f 	.word	0x0800885f
 8003c08:	0800886c 	.word	0x0800886c
 8003c0c:	0800889a 	.word	0x0800889a

08003c10 <__errno>:
 8003c10:	4b01      	ldr	r3, [pc, #4]	; (8003c18 <__errno+0x8>)
 8003c12:	6818      	ldr	r0, [r3, #0]
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20000020 	.word	0x20000020

08003c1c <fiprintf>:
 8003c1c:	b40e      	push	{r1, r2, r3}
 8003c1e:	b503      	push	{r0, r1, lr}
 8003c20:	4601      	mov	r1, r0
 8003c22:	ab03      	add	r3, sp, #12
 8003c24:	4805      	ldr	r0, [pc, #20]	; (8003c3c <fiprintf+0x20>)
 8003c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c2a:	6800      	ldr	r0, [r0, #0]
 8003c2c:	9301      	str	r3, [sp, #4]
 8003c2e:	f000 f85b 	bl	8003ce8 <_vfiprintf_r>
 8003c32:	b002      	add	sp, #8
 8003c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c38:	b003      	add	sp, #12
 8003c3a:	4770      	bx	lr
 8003c3c:	20000020 	.word	0x20000020

08003c40 <__libc_init_array>:
 8003c40:	b570      	push	{r4, r5, r6, lr}
 8003c42:	2600      	movs	r6, #0
 8003c44:	4d0c      	ldr	r5, [pc, #48]	; (8003c78 <__libc_init_array+0x38>)
 8003c46:	4c0d      	ldr	r4, [pc, #52]	; (8003c7c <__libc_init_array+0x3c>)
 8003c48:	1b64      	subs	r4, r4, r5
 8003c4a:	10a4      	asrs	r4, r4, #2
 8003c4c:	42a6      	cmp	r6, r4
 8003c4e:	d109      	bne.n	8003c64 <__libc_init_array+0x24>
 8003c50:	f004 fc1e 	bl	8008490 <_init>
 8003c54:	2600      	movs	r6, #0
 8003c56:	4d0a      	ldr	r5, [pc, #40]	; (8003c80 <__libc_init_array+0x40>)
 8003c58:	4c0a      	ldr	r4, [pc, #40]	; (8003c84 <__libc_init_array+0x44>)
 8003c5a:	1b64      	subs	r4, r4, r5
 8003c5c:	10a4      	asrs	r4, r4, #2
 8003c5e:	42a6      	cmp	r6, r4
 8003c60:	d105      	bne.n	8003c6e <__libc_init_array+0x2e>
 8003c62:	bd70      	pop	{r4, r5, r6, pc}
 8003c64:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c68:	4798      	blx	r3
 8003c6a:	3601      	adds	r6, #1
 8003c6c:	e7ee      	b.n	8003c4c <__libc_init_array+0xc>
 8003c6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c72:	4798      	blx	r3
 8003c74:	3601      	adds	r6, #1
 8003c76:	e7f2      	b.n	8003c5e <__libc_init_array+0x1e>
 8003c78:	08008d14 	.word	0x08008d14
 8003c7c:	08008d14 	.word	0x08008d14
 8003c80:	08008d14 	.word	0x08008d14
 8003c84:	08008d18 	.word	0x08008d18

08003c88 <memset>:
 8003c88:	4603      	mov	r3, r0
 8003c8a:	4402      	add	r2, r0
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d100      	bne.n	8003c92 <memset+0xa>
 8003c90:	4770      	bx	lr
 8003c92:	f803 1b01 	strb.w	r1, [r3], #1
 8003c96:	e7f9      	b.n	8003c8c <memset+0x4>

08003c98 <__sfputc_r>:
 8003c98:	6893      	ldr	r3, [r2, #8]
 8003c9a:	b410      	push	{r4}
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	6093      	str	r3, [r2, #8]
 8003ca2:	da07      	bge.n	8003cb4 <__sfputc_r+0x1c>
 8003ca4:	6994      	ldr	r4, [r2, #24]
 8003ca6:	42a3      	cmp	r3, r4
 8003ca8:	db01      	blt.n	8003cae <__sfputc_r+0x16>
 8003caa:	290a      	cmp	r1, #10
 8003cac:	d102      	bne.n	8003cb4 <__sfputc_r+0x1c>
 8003cae:	bc10      	pop	{r4}
 8003cb0:	f001 be6a 	b.w	8005988 <__swbuf_r>
 8003cb4:	6813      	ldr	r3, [r2, #0]
 8003cb6:	1c58      	adds	r0, r3, #1
 8003cb8:	6010      	str	r0, [r2, #0]
 8003cba:	7019      	strb	r1, [r3, #0]
 8003cbc:	4608      	mov	r0, r1
 8003cbe:	bc10      	pop	{r4}
 8003cc0:	4770      	bx	lr

08003cc2 <__sfputs_r>:
 8003cc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc4:	4606      	mov	r6, r0
 8003cc6:	460f      	mov	r7, r1
 8003cc8:	4614      	mov	r4, r2
 8003cca:	18d5      	adds	r5, r2, r3
 8003ccc:	42ac      	cmp	r4, r5
 8003cce:	d101      	bne.n	8003cd4 <__sfputs_r+0x12>
 8003cd0:	2000      	movs	r0, #0
 8003cd2:	e007      	b.n	8003ce4 <__sfputs_r+0x22>
 8003cd4:	463a      	mov	r2, r7
 8003cd6:	4630      	mov	r0, r6
 8003cd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cdc:	f7ff ffdc 	bl	8003c98 <__sfputc_r>
 8003ce0:	1c43      	adds	r3, r0, #1
 8003ce2:	d1f3      	bne.n	8003ccc <__sfputs_r+0xa>
 8003ce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ce8 <_vfiprintf_r>:
 8003ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cec:	460d      	mov	r5, r1
 8003cee:	4614      	mov	r4, r2
 8003cf0:	4698      	mov	r8, r3
 8003cf2:	4606      	mov	r6, r0
 8003cf4:	b09d      	sub	sp, #116	; 0x74
 8003cf6:	b118      	cbz	r0, 8003d00 <_vfiprintf_r+0x18>
 8003cf8:	6983      	ldr	r3, [r0, #24]
 8003cfa:	b90b      	cbnz	r3, 8003d00 <_vfiprintf_r+0x18>
 8003cfc:	f002 fe9c 	bl	8006a38 <__sinit>
 8003d00:	4b89      	ldr	r3, [pc, #548]	; (8003f28 <_vfiprintf_r+0x240>)
 8003d02:	429d      	cmp	r5, r3
 8003d04:	d11b      	bne.n	8003d3e <_vfiprintf_r+0x56>
 8003d06:	6875      	ldr	r5, [r6, #4]
 8003d08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003d0a:	07d9      	lsls	r1, r3, #31
 8003d0c:	d405      	bmi.n	8003d1a <_vfiprintf_r+0x32>
 8003d0e:	89ab      	ldrh	r3, [r5, #12]
 8003d10:	059a      	lsls	r2, r3, #22
 8003d12:	d402      	bmi.n	8003d1a <_vfiprintf_r+0x32>
 8003d14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d16:	f003 fa98 	bl	800724a <__retarget_lock_acquire_recursive>
 8003d1a:	89ab      	ldrh	r3, [r5, #12]
 8003d1c:	071b      	lsls	r3, r3, #28
 8003d1e:	d501      	bpl.n	8003d24 <_vfiprintf_r+0x3c>
 8003d20:	692b      	ldr	r3, [r5, #16]
 8003d22:	b9eb      	cbnz	r3, 8003d60 <_vfiprintf_r+0x78>
 8003d24:	4629      	mov	r1, r5
 8003d26:	4630      	mov	r0, r6
 8003d28:	f001 fe80 	bl	8005a2c <__swsetup_r>
 8003d2c:	b1c0      	cbz	r0, 8003d60 <_vfiprintf_r+0x78>
 8003d2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003d30:	07dc      	lsls	r4, r3, #31
 8003d32:	d50e      	bpl.n	8003d52 <_vfiprintf_r+0x6a>
 8003d34:	f04f 30ff 	mov.w	r0, #4294967295
 8003d38:	b01d      	add	sp, #116	; 0x74
 8003d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d3e:	4b7b      	ldr	r3, [pc, #492]	; (8003f2c <_vfiprintf_r+0x244>)
 8003d40:	429d      	cmp	r5, r3
 8003d42:	d101      	bne.n	8003d48 <_vfiprintf_r+0x60>
 8003d44:	68b5      	ldr	r5, [r6, #8]
 8003d46:	e7df      	b.n	8003d08 <_vfiprintf_r+0x20>
 8003d48:	4b79      	ldr	r3, [pc, #484]	; (8003f30 <_vfiprintf_r+0x248>)
 8003d4a:	429d      	cmp	r5, r3
 8003d4c:	bf08      	it	eq
 8003d4e:	68f5      	ldreq	r5, [r6, #12]
 8003d50:	e7da      	b.n	8003d08 <_vfiprintf_r+0x20>
 8003d52:	89ab      	ldrh	r3, [r5, #12]
 8003d54:	0598      	lsls	r0, r3, #22
 8003d56:	d4ed      	bmi.n	8003d34 <_vfiprintf_r+0x4c>
 8003d58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d5a:	f003 fa77 	bl	800724c <__retarget_lock_release_recursive>
 8003d5e:	e7e9      	b.n	8003d34 <_vfiprintf_r+0x4c>
 8003d60:	2300      	movs	r3, #0
 8003d62:	9309      	str	r3, [sp, #36]	; 0x24
 8003d64:	2320      	movs	r3, #32
 8003d66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d6a:	2330      	movs	r3, #48	; 0x30
 8003d6c:	f04f 0901 	mov.w	r9, #1
 8003d70:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d74:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003f34 <_vfiprintf_r+0x24c>
 8003d78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d7c:	4623      	mov	r3, r4
 8003d7e:	469a      	mov	sl, r3
 8003d80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d84:	b10a      	cbz	r2, 8003d8a <_vfiprintf_r+0xa2>
 8003d86:	2a25      	cmp	r2, #37	; 0x25
 8003d88:	d1f9      	bne.n	8003d7e <_vfiprintf_r+0x96>
 8003d8a:	ebba 0b04 	subs.w	fp, sl, r4
 8003d8e:	d00b      	beq.n	8003da8 <_vfiprintf_r+0xc0>
 8003d90:	465b      	mov	r3, fp
 8003d92:	4622      	mov	r2, r4
 8003d94:	4629      	mov	r1, r5
 8003d96:	4630      	mov	r0, r6
 8003d98:	f7ff ff93 	bl	8003cc2 <__sfputs_r>
 8003d9c:	3001      	adds	r0, #1
 8003d9e:	f000 80aa 	beq.w	8003ef6 <_vfiprintf_r+0x20e>
 8003da2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003da4:	445a      	add	r2, fp
 8003da6:	9209      	str	r2, [sp, #36]	; 0x24
 8003da8:	f89a 3000 	ldrb.w	r3, [sl]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 80a2 	beq.w	8003ef6 <_vfiprintf_r+0x20e>
 8003db2:	2300      	movs	r3, #0
 8003db4:	f04f 32ff 	mov.w	r2, #4294967295
 8003db8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dbc:	f10a 0a01 	add.w	sl, sl, #1
 8003dc0:	9304      	str	r3, [sp, #16]
 8003dc2:	9307      	str	r3, [sp, #28]
 8003dc4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003dc8:	931a      	str	r3, [sp, #104]	; 0x68
 8003dca:	4654      	mov	r4, sl
 8003dcc:	2205      	movs	r2, #5
 8003dce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dd2:	4858      	ldr	r0, [pc, #352]	; (8003f34 <_vfiprintf_r+0x24c>)
 8003dd4:	f003 faba 	bl	800734c <memchr>
 8003dd8:	9a04      	ldr	r2, [sp, #16]
 8003dda:	b9d8      	cbnz	r0, 8003e14 <_vfiprintf_r+0x12c>
 8003ddc:	06d1      	lsls	r1, r2, #27
 8003dde:	bf44      	itt	mi
 8003de0:	2320      	movmi	r3, #32
 8003de2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003de6:	0713      	lsls	r3, r2, #28
 8003de8:	bf44      	itt	mi
 8003dea:	232b      	movmi	r3, #43	; 0x2b
 8003dec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003df0:	f89a 3000 	ldrb.w	r3, [sl]
 8003df4:	2b2a      	cmp	r3, #42	; 0x2a
 8003df6:	d015      	beq.n	8003e24 <_vfiprintf_r+0x13c>
 8003df8:	4654      	mov	r4, sl
 8003dfa:	2000      	movs	r0, #0
 8003dfc:	f04f 0c0a 	mov.w	ip, #10
 8003e00:	9a07      	ldr	r2, [sp, #28]
 8003e02:	4621      	mov	r1, r4
 8003e04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e08:	3b30      	subs	r3, #48	; 0x30
 8003e0a:	2b09      	cmp	r3, #9
 8003e0c:	d94e      	bls.n	8003eac <_vfiprintf_r+0x1c4>
 8003e0e:	b1b0      	cbz	r0, 8003e3e <_vfiprintf_r+0x156>
 8003e10:	9207      	str	r2, [sp, #28]
 8003e12:	e014      	b.n	8003e3e <_vfiprintf_r+0x156>
 8003e14:	eba0 0308 	sub.w	r3, r0, r8
 8003e18:	fa09 f303 	lsl.w	r3, r9, r3
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	46a2      	mov	sl, r4
 8003e20:	9304      	str	r3, [sp, #16]
 8003e22:	e7d2      	b.n	8003dca <_vfiprintf_r+0xe2>
 8003e24:	9b03      	ldr	r3, [sp, #12]
 8003e26:	1d19      	adds	r1, r3, #4
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	9103      	str	r1, [sp, #12]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	bfbb      	ittet	lt
 8003e30:	425b      	neglt	r3, r3
 8003e32:	f042 0202 	orrlt.w	r2, r2, #2
 8003e36:	9307      	strge	r3, [sp, #28]
 8003e38:	9307      	strlt	r3, [sp, #28]
 8003e3a:	bfb8      	it	lt
 8003e3c:	9204      	strlt	r2, [sp, #16]
 8003e3e:	7823      	ldrb	r3, [r4, #0]
 8003e40:	2b2e      	cmp	r3, #46	; 0x2e
 8003e42:	d10c      	bne.n	8003e5e <_vfiprintf_r+0x176>
 8003e44:	7863      	ldrb	r3, [r4, #1]
 8003e46:	2b2a      	cmp	r3, #42	; 0x2a
 8003e48:	d135      	bne.n	8003eb6 <_vfiprintf_r+0x1ce>
 8003e4a:	9b03      	ldr	r3, [sp, #12]
 8003e4c:	3402      	adds	r4, #2
 8003e4e:	1d1a      	adds	r2, r3, #4
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	9203      	str	r2, [sp, #12]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	bfb8      	it	lt
 8003e58:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e5c:	9305      	str	r3, [sp, #20]
 8003e5e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003f38 <_vfiprintf_r+0x250>
 8003e62:	2203      	movs	r2, #3
 8003e64:	4650      	mov	r0, sl
 8003e66:	7821      	ldrb	r1, [r4, #0]
 8003e68:	f003 fa70 	bl	800734c <memchr>
 8003e6c:	b140      	cbz	r0, 8003e80 <_vfiprintf_r+0x198>
 8003e6e:	2340      	movs	r3, #64	; 0x40
 8003e70:	eba0 000a 	sub.w	r0, r0, sl
 8003e74:	fa03 f000 	lsl.w	r0, r3, r0
 8003e78:	9b04      	ldr	r3, [sp, #16]
 8003e7a:	3401      	adds	r4, #1
 8003e7c:	4303      	orrs	r3, r0
 8003e7e:	9304      	str	r3, [sp, #16]
 8003e80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e84:	2206      	movs	r2, #6
 8003e86:	482d      	ldr	r0, [pc, #180]	; (8003f3c <_vfiprintf_r+0x254>)
 8003e88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e8c:	f003 fa5e 	bl	800734c <memchr>
 8003e90:	2800      	cmp	r0, #0
 8003e92:	d03f      	beq.n	8003f14 <_vfiprintf_r+0x22c>
 8003e94:	4b2a      	ldr	r3, [pc, #168]	; (8003f40 <_vfiprintf_r+0x258>)
 8003e96:	bb1b      	cbnz	r3, 8003ee0 <_vfiprintf_r+0x1f8>
 8003e98:	9b03      	ldr	r3, [sp, #12]
 8003e9a:	3307      	adds	r3, #7
 8003e9c:	f023 0307 	bic.w	r3, r3, #7
 8003ea0:	3308      	adds	r3, #8
 8003ea2:	9303      	str	r3, [sp, #12]
 8003ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ea6:	443b      	add	r3, r7
 8003ea8:	9309      	str	r3, [sp, #36]	; 0x24
 8003eaa:	e767      	b.n	8003d7c <_vfiprintf_r+0x94>
 8003eac:	460c      	mov	r4, r1
 8003eae:	2001      	movs	r0, #1
 8003eb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003eb4:	e7a5      	b.n	8003e02 <_vfiprintf_r+0x11a>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	f04f 0c0a 	mov.w	ip, #10
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	3401      	adds	r4, #1
 8003ec0:	9305      	str	r3, [sp, #20]
 8003ec2:	4620      	mov	r0, r4
 8003ec4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ec8:	3a30      	subs	r2, #48	; 0x30
 8003eca:	2a09      	cmp	r2, #9
 8003ecc:	d903      	bls.n	8003ed6 <_vfiprintf_r+0x1ee>
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d0c5      	beq.n	8003e5e <_vfiprintf_r+0x176>
 8003ed2:	9105      	str	r1, [sp, #20]
 8003ed4:	e7c3      	b.n	8003e5e <_vfiprintf_r+0x176>
 8003ed6:	4604      	mov	r4, r0
 8003ed8:	2301      	movs	r3, #1
 8003eda:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ede:	e7f0      	b.n	8003ec2 <_vfiprintf_r+0x1da>
 8003ee0:	ab03      	add	r3, sp, #12
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	462a      	mov	r2, r5
 8003ee6:	4630      	mov	r0, r6
 8003ee8:	4b16      	ldr	r3, [pc, #88]	; (8003f44 <_vfiprintf_r+0x25c>)
 8003eea:	a904      	add	r1, sp, #16
 8003eec:	f000 f8ca 	bl	8004084 <_printf_float>
 8003ef0:	4607      	mov	r7, r0
 8003ef2:	1c78      	adds	r0, r7, #1
 8003ef4:	d1d6      	bne.n	8003ea4 <_vfiprintf_r+0x1bc>
 8003ef6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ef8:	07d9      	lsls	r1, r3, #31
 8003efa:	d405      	bmi.n	8003f08 <_vfiprintf_r+0x220>
 8003efc:	89ab      	ldrh	r3, [r5, #12]
 8003efe:	059a      	lsls	r2, r3, #22
 8003f00:	d402      	bmi.n	8003f08 <_vfiprintf_r+0x220>
 8003f02:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f04:	f003 f9a2 	bl	800724c <__retarget_lock_release_recursive>
 8003f08:	89ab      	ldrh	r3, [r5, #12]
 8003f0a:	065b      	lsls	r3, r3, #25
 8003f0c:	f53f af12 	bmi.w	8003d34 <_vfiprintf_r+0x4c>
 8003f10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f12:	e711      	b.n	8003d38 <_vfiprintf_r+0x50>
 8003f14:	ab03      	add	r3, sp, #12
 8003f16:	9300      	str	r3, [sp, #0]
 8003f18:	462a      	mov	r2, r5
 8003f1a:	4630      	mov	r0, r6
 8003f1c:	4b09      	ldr	r3, [pc, #36]	; (8003f44 <_vfiprintf_r+0x25c>)
 8003f1e:	a904      	add	r1, sp, #16
 8003f20:	f000 fb4c 	bl	80045bc <_printf_i>
 8003f24:	e7e4      	b.n	8003ef0 <_vfiprintf_r+0x208>
 8003f26:	bf00      	nop
 8003f28:	08008af4 	.word	0x08008af4
 8003f2c:	08008b14 	.word	0x08008b14
 8003f30:	08008ad4 	.word	0x08008ad4
 8003f34:	080088a0 	.word	0x080088a0
 8003f38:	080088a6 	.word	0x080088a6
 8003f3c:	080088aa 	.word	0x080088aa
 8003f40:	08004085 	.word	0x08004085
 8003f44:	08003cc3 	.word	0x08003cc3

08003f48 <__cvt>:
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f4e:	461f      	mov	r7, r3
 8003f50:	bfbb      	ittet	lt
 8003f52:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003f56:	461f      	movlt	r7, r3
 8003f58:	2300      	movge	r3, #0
 8003f5a:	232d      	movlt	r3, #45	; 0x2d
 8003f5c:	b088      	sub	sp, #32
 8003f5e:	4614      	mov	r4, r2
 8003f60:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003f62:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003f64:	7013      	strb	r3, [r2, #0]
 8003f66:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003f68:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003f6c:	f023 0820 	bic.w	r8, r3, #32
 8003f70:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f74:	d005      	beq.n	8003f82 <__cvt+0x3a>
 8003f76:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003f7a:	d100      	bne.n	8003f7e <__cvt+0x36>
 8003f7c:	3501      	adds	r5, #1
 8003f7e:	2302      	movs	r3, #2
 8003f80:	e000      	b.n	8003f84 <__cvt+0x3c>
 8003f82:	2303      	movs	r3, #3
 8003f84:	aa07      	add	r2, sp, #28
 8003f86:	9204      	str	r2, [sp, #16]
 8003f88:	aa06      	add	r2, sp, #24
 8003f8a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003f8e:	e9cd 3500 	strd	r3, r5, [sp]
 8003f92:	4622      	mov	r2, r4
 8003f94:	463b      	mov	r3, r7
 8003f96:	f001 fe4b 	bl	8005c30 <_dtoa_r>
 8003f9a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003f9e:	4606      	mov	r6, r0
 8003fa0:	d102      	bne.n	8003fa8 <__cvt+0x60>
 8003fa2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003fa4:	07db      	lsls	r3, r3, #31
 8003fa6:	d522      	bpl.n	8003fee <__cvt+0xa6>
 8003fa8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003fac:	eb06 0905 	add.w	r9, r6, r5
 8003fb0:	d110      	bne.n	8003fd4 <__cvt+0x8c>
 8003fb2:	7833      	ldrb	r3, [r6, #0]
 8003fb4:	2b30      	cmp	r3, #48	; 0x30
 8003fb6:	d10a      	bne.n	8003fce <__cvt+0x86>
 8003fb8:	2200      	movs	r2, #0
 8003fba:	2300      	movs	r3, #0
 8003fbc:	4620      	mov	r0, r4
 8003fbe:	4639      	mov	r1, r7
 8003fc0:	f7fc fcf2 	bl	80009a8 <__aeabi_dcmpeq>
 8003fc4:	b918      	cbnz	r0, 8003fce <__cvt+0x86>
 8003fc6:	f1c5 0501 	rsb	r5, r5, #1
 8003fca:	f8ca 5000 	str.w	r5, [sl]
 8003fce:	f8da 3000 	ldr.w	r3, [sl]
 8003fd2:	4499      	add	r9, r3
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	4620      	mov	r0, r4
 8003fda:	4639      	mov	r1, r7
 8003fdc:	f7fc fce4 	bl	80009a8 <__aeabi_dcmpeq>
 8003fe0:	b108      	cbz	r0, 8003fe6 <__cvt+0x9e>
 8003fe2:	f8cd 901c 	str.w	r9, [sp, #28]
 8003fe6:	2230      	movs	r2, #48	; 0x30
 8003fe8:	9b07      	ldr	r3, [sp, #28]
 8003fea:	454b      	cmp	r3, r9
 8003fec:	d307      	bcc.n	8003ffe <__cvt+0xb6>
 8003fee:	4630      	mov	r0, r6
 8003ff0:	9b07      	ldr	r3, [sp, #28]
 8003ff2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003ff4:	1b9b      	subs	r3, r3, r6
 8003ff6:	6013      	str	r3, [r2, #0]
 8003ff8:	b008      	add	sp, #32
 8003ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ffe:	1c59      	adds	r1, r3, #1
 8004000:	9107      	str	r1, [sp, #28]
 8004002:	701a      	strb	r2, [r3, #0]
 8004004:	e7f0      	b.n	8003fe8 <__cvt+0xa0>

08004006 <__exponent>:
 8004006:	4603      	mov	r3, r0
 8004008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800400a:	2900      	cmp	r1, #0
 800400c:	f803 2b02 	strb.w	r2, [r3], #2
 8004010:	bfb6      	itet	lt
 8004012:	222d      	movlt	r2, #45	; 0x2d
 8004014:	222b      	movge	r2, #43	; 0x2b
 8004016:	4249      	neglt	r1, r1
 8004018:	2909      	cmp	r1, #9
 800401a:	7042      	strb	r2, [r0, #1]
 800401c:	dd2b      	ble.n	8004076 <__exponent+0x70>
 800401e:	f10d 0407 	add.w	r4, sp, #7
 8004022:	46a4      	mov	ip, r4
 8004024:	270a      	movs	r7, #10
 8004026:	fb91 f6f7 	sdiv	r6, r1, r7
 800402a:	460a      	mov	r2, r1
 800402c:	46a6      	mov	lr, r4
 800402e:	fb07 1516 	mls	r5, r7, r6, r1
 8004032:	2a63      	cmp	r2, #99	; 0x63
 8004034:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004038:	4631      	mov	r1, r6
 800403a:	f104 34ff 	add.w	r4, r4, #4294967295
 800403e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004042:	dcf0      	bgt.n	8004026 <__exponent+0x20>
 8004044:	3130      	adds	r1, #48	; 0x30
 8004046:	f1ae 0502 	sub.w	r5, lr, #2
 800404a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800404e:	4629      	mov	r1, r5
 8004050:	1c44      	adds	r4, r0, #1
 8004052:	4561      	cmp	r1, ip
 8004054:	d30a      	bcc.n	800406c <__exponent+0x66>
 8004056:	f10d 0209 	add.w	r2, sp, #9
 800405a:	eba2 020e 	sub.w	r2, r2, lr
 800405e:	4565      	cmp	r5, ip
 8004060:	bf88      	it	hi
 8004062:	2200      	movhi	r2, #0
 8004064:	4413      	add	r3, r2
 8004066:	1a18      	subs	r0, r3, r0
 8004068:	b003      	add	sp, #12
 800406a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800406c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004070:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004074:	e7ed      	b.n	8004052 <__exponent+0x4c>
 8004076:	2330      	movs	r3, #48	; 0x30
 8004078:	3130      	adds	r1, #48	; 0x30
 800407a:	7083      	strb	r3, [r0, #2]
 800407c:	70c1      	strb	r1, [r0, #3]
 800407e:	1d03      	adds	r3, r0, #4
 8004080:	e7f1      	b.n	8004066 <__exponent+0x60>
	...

08004084 <_printf_float>:
 8004084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004088:	b091      	sub	sp, #68	; 0x44
 800408a:	460c      	mov	r4, r1
 800408c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004090:	4616      	mov	r6, r2
 8004092:	461f      	mov	r7, r3
 8004094:	4605      	mov	r5, r0
 8004096:	f003 f8d3 	bl	8007240 <_localeconv_r>
 800409a:	6803      	ldr	r3, [r0, #0]
 800409c:	4618      	mov	r0, r3
 800409e:	9309      	str	r3, [sp, #36]	; 0x24
 80040a0:	f7fc f856 	bl	8000150 <strlen>
 80040a4:	2300      	movs	r3, #0
 80040a6:	930e      	str	r3, [sp, #56]	; 0x38
 80040a8:	f8d8 3000 	ldr.w	r3, [r8]
 80040ac:	900a      	str	r0, [sp, #40]	; 0x28
 80040ae:	3307      	adds	r3, #7
 80040b0:	f023 0307 	bic.w	r3, r3, #7
 80040b4:	f103 0208 	add.w	r2, r3, #8
 80040b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80040bc:	f8d4 b000 	ldr.w	fp, [r4]
 80040c0:	f8c8 2000 	str.w	r2, [r8]
 80040c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80040cc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80040d0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80040d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80040d6:	f04f 32ff 	mov.w	r2, #4294967295
 80040da:	4640      	mov	r0, r8
 80040dc:	4b9c      	ldr	r3, [pc, #624]	; (8004350 <_printf_float+0x2cc>)
 80040de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040e0:	f7fc fc94 	bl	8000a0c <__aeabi_dcmpun>
 80040e4:	bb70      	cbnz	r0, 8004144 <_printf_float+0xc0>
 80040e6:	f04f 32ff 	mov.w	r2, #4294967295
 80040ea:	4640      	mov	r0, r8
 80040ec:	4b98      	ldr	r3, [pc, #608]	; (8004350 <_printf_float+0x2cc>)
 80040ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040f0:	f7fc fc6e 	bl	80009d0 <__aeabi_dcmple>
 80040f4:	bb30      	cbnz	r0, 8004144 <_printf_float+0xc0>
 80040f6:	2200      	movs	r2, #0
 80040f8:	2300      	movs	r3, #0
 80040fa:	4640      	mov	r0, r8
 80040fc:	4651      	mov	r1, sl
 80040fe:	f7fc fc5d 	bl	80009bc <__aeabi_dcmplt>
 8004102:	b110      	cbz	r0, 800410a <_printf_float+0x86>
 8004104:	232d      	movs	r3, #45	; 0x2d
 8004106:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800410a:	4b92      	ldr	r3, [pc, #584]	; (8004354 <_printf_float+0x2d0>)
 800410c:	4892      	ldr	r0, [pc, #584]	; (8004358 <_printf_float+0x2d4>)
 800410e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004112:	bf94      	ite	ls
 8004114:	4698      	movls	r8, r3
 8004116:	4680      	movhi	r8, r0
 8004118:	2303      	movs	r3, #3
 800411a:	f04f 0a00 	mov.w	sl, #0
 800411e:	6123      	str	r3, [r4, #16]
 8004120:	f02b 0304 	bic.w	r3, fp, #4
 8004124:	6023      	str	r3, [r4, #0]
 8004126:	4633      	mov	r3, r6
 8004128:	4621      	mov	r1, r4
 800412a:	4628      	mov	r0, r5
 800412c:	9700      	str	r7, [sp, #0]
 800412e:	aa0f      	add	r2, sp, #60	; 0x3c
 8004130:	f000 f9d4 	bl	80044dc <_printf_common>
 8004134:	3001      	adds	r0, #1
 8004136:	f040 8090 	bne.w	800425a <_printf_float+0x1d6>
 800413a:	f04f 30ff 	mov.w	r0, #4294967295
 800413e:	b011      	add	sp, #68	; 0x44
 8004140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004144:	4642      	mov	r2, r8
 8004146:	4653      	mov	r3, sl
 8004148:	4640      	mov	r0, r8
 800414a:	4651      	mov	r1, sl
 800414c:	f7fc fc5e 	bl	8000a0c <__aeabi_dcmpun>
 8004150:	b148      	cbz	r0, 8004166 <_printf_float+0xe2>
 8004152:	f1ba 0f00 	cmp.w	sl, #0
 8004156:	bfb8      	it	lt
 8004158:	232d      	movlt	r3, #45	; 0x2d
 800415a:	4880      	ldr	r0, [pc, #512]	; (800435c <_printf_float+0x2d8>)
 800415c:	bfb8      	it	lt
 800415e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004162:	4b7f      	ldr	r3, [pc, #508]	; (8004360 <_printf_float+0x2dc>)
 8004164:	e7d3      	b.n	800410e <_printf_float+0x8a>
 8004166:	6863      	ldr	r3, [r4, #4]
 8004168:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800416c:	1c5a      	adds	r2, r3, #1
 800416e:	d142      	bne.n	80041f6 <_printf_float+0x172>
 8004170:	2306      	movs	r3, #6
 8004172:	6063      	str	r3, [r4, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	9206      	str	r2, [sp, #24]
 8004178:	aa0e      	add	r2, sp, #56	; 0x38
 800417a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800417e:	aa0d      	add	r2, sp, #52	; 0x34
 8004180:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004184:	9203      	str	r2, [sp, #12]
 8004186:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800418a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800418e:	6023      	str	r3, [r4, #0]
 8004190:	6863      	ldr	r3, [r4, #4]
 8004192:	4642      	mov	r2, r8
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	4628      	mov	r0, r5
 8004198:	4653      	mov	r3, sl
 800419a:	910b      	str	r1, [sp, #44]	; 0x2c
 800419c:	f7ff fed4 	bl	8003f48 <__cvt>
 80041a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80041a2:	4680      	mov	r8, r0
 80041a4:	2947      	cmp	r1, #71	; 0x47
 80041a6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80041a8:	d108      	bne.n	80041bc <_printf_float+0x138>
 80041aa:	1cc8      	adds	r0, r1, #3
 80041ac:	db02      	blt.n	80041b4 <_printf_float+0x130>
 80041ae:	6863      	ldr	r3, [r4, #4]
 80041b0:	4299      	cmp	r1, r3
 80041b2:	dd40      	ble.n	8004236 <_printf_float+0x1b2>
 80041b4:	f1a9 0902 	sub.w	r9, r9, #2
 80041b8:	fa5f f989 	uxtb.w	r9, r9
 80041bc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80041c0:	d81f      	bhi.n	8004202 <_printf_float+0x17e>
 80041c2:	464a      	mov	r2, r9
 80041c4:	3901      	subs	r1, #1
 80041c6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80041ca:	910d      	str	r1, [sp, #52]	; 0x34
 80041cc:	f7ff ff1b 	bl	8004006 <__exponent>
 80041d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80041d2:	4682      	mov	sl, r0
 80041d4:	1813      	adds	r3, r2, r0
 80041d6:	2a01      	cmp	r2, #1
 80041d8:	6123      	str	r3, [r4, #16]
 80041da:	dc02      	bgt.n	80041e2 <_printf_float+0x15e>
 80041dc:	6822      	ldr	r2, [r4, #0]
 80041de:	07d2      	lsls	r2, r2, #31
 80041e0:	d501      	bpl.n	80041e6 <_printf_float+0x162>
 80041e2:	3301      	adds	r3, #1
 80041e4:	6123      	str	r3, [r4, #16]
 80041e6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d09b      	beq.n	8004126 <_printf_float+0xa2>
 80041ee:	232d      	movs	r3, #45	; 0x2d
 80041f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041f4:	e797      	b.n	8004126 <_printf_float+0xa2>
 80041f6:	2947      	cmp	r1, #71	; 0x47
 80041f8:	d1bc      	bne.n	8004174 <_printf_float+0xf0>
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1ba      	bne.n	8004174 <_printf_float+0xf0>
 80041fe:	2301      	movs	r3, #1
 8004200:	e7b7      	b.n	8004172 <_printf_float+0xee>
 8004202:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004206:	d118      	bne.n	800423a <_printf_float+0x1b6>
 8004208:	2900      	cmp	r1, #0
 800420a:	6863      	ldr	r3, [r4, #4]
 800420c:	dd0b      	ble.n	8004226 <_printf_float+0x1a2>
 800420e:	6121      	str	r1, [r4, #16]
 8004210:	b913      	cbnz	r3, 8004218 <_printf_float+0x194>
 8004212:	6822      	ldr	r2, [r4, #0]
 8004214:	07d0      	lsls	r0, r2, #31
 8004216:	d502      	bpl.n	800421e <_printf_float+0x19a>
 8004218:	3301      	adds	r3, #1
 800421a:	440b      	add	r3, r1
 800421c:	6123      	str	r3, [r4, #16]
 800421e:	f04f 0a00 	mov.w	sl, #0
 8004222:	65a1      	str	r1, [r4, #88]	; 0x58
 8004224:	e7df      	b.n	80041e6 <_printf_float+0x162>
 8004226:	b913      	cbnz	r3, 800422e <_printf_float+0x1aa>
 8004228:	6822      	ldr	r2, [r4, #0]
 800422a:	07d2      	lsls	r2, r2, #31
 800422c:	d501      	bpl.n	8004232 <_printf_float+0x1ae>
 800422e:	3302      	adds	r3, #2
 8004230:	e7f4      	b.n	800421c <_printf_float+0x198>
 8004232:	2301      	movs	r3, #1
 8004234:	e7f2      	b.n	800421c <_printf_float+0x198>
 8004236:	f04f 0967 	mov.w	r9, #103	; 0x67
 800423a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800423c:	4299      	cmp	r1, r3
 800423e:	db05      	blt.n	800424c <_printf_float+0x1c8>
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	6121      	str	r1, [r4, #16]
 8004244:	07d8      	lsls	r0, r3, #31
 8004246:	d5ea      	bpl.n	800421e <_printf_float+0x19a>
 8004248:	1c4b      	adds	r3, r1, #1
 800424a:	e7e7      	b.n	800421c <_printf_float+0x198>
 800424c:	2900      	cmp	r1, #0
 800424e:	bfcc      	ite	gt
 8004250:	2201      	movgt	r2, #1
 8004252:	f1c1 0202 	rsble	r2, r1, #2
 8004256:	4413      	add	r3, r2
 8004258:	e7e0      	b.n	800421c <_printf_float+0x198>
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	055a      	lsls	r2, r3, #21
 800425e:	d407      	bmi.n	8004270 <_printf_float+0x1ec>
 8004260:	6923      	ldr	r3, [r4, #16]
 8004262:	4642      	mov	r2, r8
 8004264:	4631      	mov	r1, r6
 8004266:	4628      	mov	r0, r5
 8004268:	47b8      	blx	r7
 800426a:	3001      	adds	r0, #1
 800426c:	d12b      	bne.n	80042c6 <_printf_float+0x242>
 800426e:	e764      	b.n	800413a <_printf_float+0xb6>
 8004270:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004274:	f240 80dd 	bls.w	8004432 <_printf_float+0x3ae>
 8004278:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800427c:	2200      	movs	r2, #0
 800427e:	2300      	movs	r3, #0
 8004280:	f7fc fb92 	bl	80009a8 <__aeabi_dcmpeq>
 8004284:	2800      	cmp	r0, #0
 8004286:	d033      	beq.n	80042f0 <_printf_float+0x26c>
 8004288:	2301      	movs	r3, #1
 800428a:	4631      	mov	r1, r6
 800428c:	4628      	mov	r0, r5
 800428e:	4a35      	ldr	r2, [pc, #212]	; (8004364 <_printf_float+0x2e0>)
 8004290:	47b8      	blx	r7
 8004292:	3001      	adds	r0, #1
 8004294:	f43f af51 	beq.w	800413a <_printf_float+0xb6>
 8004298:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800429c:	429a      	cmp	r2, r3
 800429e:	db02      	blt.n	80042a6 <_printf_float+0x222>
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	07d8      	lsls	r0, r3, #31
 80042a4:	d50f      	bpl.n	80042c6 <_printf_float+0x242>
 80042a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042aa:	4631      	mov	r1, r6
 80042ac:	4628      	mov	r0, r5
 80042ae:	47b8      	blx	r7
 80042b0:	3001      	adds	r0, #1
 80042b2:	f43f af42 	beq.w	800413a <_printf_float+0xb6>
 80042b6:	f04f 0800 	mov.w	r8, #0
 80042ba:	f104 091a 	add.w	r9, r4, #26
 80042be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042c0:	3b01      	subs	r3, #1
 80042c2:	4543      	cmp	r3, r8
 80042c4:	dc09      	bgt.n	80042da <_printf_float+0x256>
 80042c6:	6823      	ldr	r3, [r4, #0]
 80042c8:	079b      	lsls	r3, r3, #30
 80042ca:	f100 8102 	bmi.w	80044d2 <_printf_float+0x44e>
 80042ce:	68e0      	ldr	r0, [r4, #12]
 80042d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80042d2:	4298      	cmp	r0, r3
 80042d4:	bfb8      	it	lt
 80042d6:	4618      	movlt	r0, r3
 80042d8:	e731      	b.n	800413e <_printf_float+0xba>
 80042da:	2301      	movs	r3, #1
 80042dc:	464a      	mov	r2, r9
 80042de:	4631      	mov	r1, r6
 80042e0:	4628      	mov	r0, r5
 80042e2:	47b8      	blx	r7
 80042e4:	3001      	adds	r0, #1
 80042e6:	f43f af28 	beq.w	800413a <_printf_float+0xb6>
 80042ea:	f108 0801 	add.w	r8, r8, #1
 80042ee:	e7e6      	b.n	80042be <_printf_float+0x23a>
 80042f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	dc38      	bgt.n	8004368 <_printf_float+0x2e4>
 80042f6:	2301      	movs	r3, #1
 80042f8:	4631      	mov	r1, r6
 80042fa:	4628      	mov	r0, r5
 80042fc:	4a19      	ldr	r2, [pc, #100]	; (8004364 <_printf_float+0x2e0>)
 80042fe:	47b8      	blx	r7
 8004300:	3001      	adds	r0, #1
 8004302:	f43f af1a 	beq.w	800413a <_printf_float+0xb6>
 8004306:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800430a:	4313      	orrs	r3, r2
 800430c:	d102      	bne.n	8004314 <_printf_float+0x290>
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	07d9      	lsls	r1, r3, #31
 8004312:	d5d8      	bpl.n	80042c6 <_printf_float+0x242>
 8004314:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004318:	4631      	mov	r1, r6
 800431a:	4628      	mov	r0, r5
 800431c:	47b8      	blx	r7
 800431e:	3001      	adds	r0, #1
 8004320:	f43f af0b 	beq.w	800413a <_printf_float+0xb6>
 8004324:	f04f 0900 	mov.w	r9, #0
 8004328:	f104 0a1a 	add.w	sl, r4, #26
 800432c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800432e:	425b      	negs	r3, r3
 8004330:	454b      	cmp	r3, r9
 8004332:	dc01      	bgt.n	8004338 <_printf_float+0x2b4>
 8004334:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004336:	e794      	b.n	8004262 <_printf_float+0x1de>
 8004338:	2301      	movs	r3, #1
 800433a:	4652      	mov	r2, sl
 800433c:	4631      	mov	r1, r6
 800433e:	4628      	mov	r0, r5
 8004340:	47b8      	blx	r7
 8004342:	3001      	adds	r0, #1
 8004344:	f43f aef9 	beq.w	800413a <_printf_float+0xb6>
 8004348:	f109 0901 	add.w	r9, r9, #1
 800434c:	e7ee      	b.n	800432c <_printf_float+0x2a8>
 800434e:	bf00      	nop
 8004350:	7fefffff 	.word	0x7fefffff
 8004354:	080088b1 	.word	0x080088b1
 8004358:	080088b5 	.word	0x080088b5
 800435c:	080088bd 	.word	0x080088bd
 8004360:	080088b9 	.word	0x080088b9
 8004364:	080088c1 	.word	0x080088c1
 8004368:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800436a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800436c:	429a      	cmp	r2, r3
 800436e:	bfa8      	it	ge
 8004370:	461a      	movge	r2, r3
 8004372:	2a00      	cmp	r2, #0
 8004374:	4691      	mov	r9, r2
 8004376:	dc37      	bgt.n	80043e8 <_printf_float+0x364>
 8004378:	f04f 0b00 	mov.w	fp, #0
 800437c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004380:	f104 021a 	add.w	r2, r4, #26
 8004384:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004388:	ebaa 0309 	sub.w	r3, sl, r9
 800438c:	455b      	cmp	r3, fp
 800438e:	dc33      	bgt.n	80043f8 <_printf_float+0x374>
 8004390:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004394:	429a      	cmp	r2, r3
 8004396:	db3b      	blt.n	8004410 <_printf_float+0x38c>
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	07da      	lsls	r2, r3, #31
 800439c:	d438      	bmi.n	8004410 <_printf_float+0x38c>
 800439e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80043a2:	eba3 020a 	sub.w	r2, r3, sl
 80043a6:	eba3 0901 	sub.w	r9, r3, r1
 80043aa:	4591      	cmp	r9, r2
 80043ac:	bfa8      	it	ge
 80043ae:	4691      	movge	r9, r2
 80043b0:	f1b9 0f00 	cmp.w	r9, #0
 80043b4:	dc34      	bgt.n	8004420 <_printf_float+0x39c>
 80043b6:	f04f 0800 	mov.w	r8, #0
 80043ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043be:	f104 0a1a 	add.w	sl, r4, #26
 80043c2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80043c6:	1a9b      	subs	r3, r3, r2
 80043c8:	eba3 0309 	sub.w	r3, r3, r9
 80043cc:	4543      	cmp	r3, r8
 80043ce:	f77f af7a 	ble.w	80042c6 <_printf_float+0x242>
 80043d2:	2301      	movs	r3, #1
 80043d4:	4652      	mov	r2, sl
 80043d6:	4631      	mov	r1, r6
 80043d8:	4628      	mov	r0, r5
 80043da:	47b8      	blx	r7
 80043dc:	3001      	adds	r0, #1
 80043de:	f43f aeac 	beq.w	800413a <_printf_float+0xb6>
 80043e2:	f108 0801 	add.w	r8, r8, #1
 80043e6:	e7ec      	b.n	80043c2 <_printf_float+0x33e>
 80043e8:	4613      	mov	r3, r2
 80043ea:	4631      	mov	r1, r6
 80043ec:	4642      	mov	r2, r8
 80043ee:	4628      	mov	r0, r5
 80043f0:	47b8      	blx	r7
 80043f2:	3001      	adds	r0, #1
 80043f4:	d1c0      	bne.n	8004378 <_printf_float+0x2f4>
 80043f6:	e6a0      	b.n	800413a <_printf_float+0xb6>
 80043f8:	2301      	movs	r3, #1
 80043fa:	4631      	mov	r1, r6
 80043fc:	4628      	mov	r0, r5
 80043fe:	920b      	str	r2, [sp, #44]	; 0x2c
 8004400:	47b8      	blx	r7
 8004402:	3001      	adds	r0, #1
 8004404:	f43f ae99 	beq.w	800413a <_printf_float+0xb6>
 8004408:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800440a:	f10b 0b01 	add.w	fp, fp, #1
 800440e:	e7b9      	b.n	8004384 <_printf_float+0x300>
 8004410:	4631      	mov	r1, r6
 8004412:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004416:	4628      	mov	r0, r5
 8004418:	47b8      	blx	r7
 800441a:	3001      	adds	r0, #1
 800441c:	d1bf      	bne.n	800439e <_printf_float+0x31a>
 800441e:	e68c      	b.n	800413a <_printf_float+0xb6>
 8004420:	464b      	mov	r3, r9
 8004422:	4631      	mov	r1, r6
 8004424:	4628      	mov	r0, r5
 8004426:	eb08 020a 	add.w	r2, r8, sl
 800442a:	47b8      	blx	r7
 800442c:	3001      	adds	r0, #1
 800442e:	d1c2      	bne.n	80043b6 <_printf_float+0x332>
 8004430:	e683      	b.n	800413a <_printf_float+0xb6>
 8004432:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004434:	2a01      	cmp	r2, #1
 8004436:	dc01      	bgt.n	800443c <_printf_float+0x3b8>
 8004438:	07db      	lsls	r3, r3, #31
 800443a:	d537      	bpl.n	80044ac <_printf_float+0x428>
 800443c:	2301      	movs	r3, #1
 800443e:	4642      	mov	r2, r8
 8004440:	4631      	mov	r1, r6
 8004442:	4628      	mov	r0, r5
 8004444:	47b8      	blx	r7
 8004446:	3001      	adds	r0, #1
 8004448:	f43f ae77 	beq.w	800413a <_printf_float+0xb6>
 800444c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004450:	4631      	mov	r1, r6
 8004452:	4628      	mov	r0, r5
 8004454:	47b8      	blx	r7
 8004456:	3001      	adds	r0, #1
 8004458:	f43f ae6f 	beq.w	800413a <_printf_float+0xb6>
 800445c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004460:	2200      	movs	r2, #0
 8004462:	2300      	movs	r3, #0
 8004464:	f7fc faa0 	bl	80009a8 <__aeabi_dcmpeq>
 8004468:	b9d8      	cbnz	r0, 80044a2 <_printf_float+0x41e>
 800446a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800446c:	f108 0201 	add.w	r2, r8, #1
 8004470:	3b01      	subs	r3, #1
 8004472:	4631      	mov	r1, r6
 8004474:	4628      	mov	r0, r5
 8004476:	47b8      	blx	r7
 8004478:	3001      	adds	r0, #1
 800447a:	d10e      	bne.n	800449a <_printf_float+0x416>
 800447c:	e65d      	b.n	800413a <_printf_float+0xb6>
 800447e:	2301      	movs	r3, #1
 8004480:	464a      	mov	r2, r9
 8004482:	4631      	mov	r1, r6
 8004484:	4628      	mov	r0, r5
 8004486:	47b8      	blx	r7
 8004488:	3001      	adds	r0, #1
 800448a:	f43f ae56 	beq.w	800413a <_printf_float+0xb6>
 800448e:	f108 0801 	add.w	r8, r8, #1
 8004492:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004494:	3b01      	subs	r3, #1
 8004496:	4543      	cmp	r3, r8
 8004498:	dcf1      	bgt.n	800447e <_printf_float+0x3fa>
 800449a:	4653      	mov	r3, sl
 800449c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80044a0:	e6e0      	b.n	8004264 <_printf_float+0x1e0>
 80044a2:	f04f 0800 	mov.w	r8, #0
 80044a6:	f104 091a 	add.w	r9, r4, #26
 80044aa:	e7f2      	b.n	8004492 <_printf_float+0x40e>
 80044ac:	2301      	movs	r3, #1
 80044ae:	4642      	mov	r2, r8
 80044b0:	e7df      	b.n	8004472 <_printf_float+0x3ee>
 80044b2:	2301      	movs	r3, #1
 80044b4:	464a      	mov	r2, r9
 80044b6:	4631      	mov	r1, r6
 80044b8:	4628      	mov	r0, r5
 80044ba:	47b8      	blx	r7
 80044bc:	3001      	adds	r0, #1
 80044be:	f43f ae3c 	beq.w	800413a <_printf_float+0xb6>
 80044c2:	f108 0801 	add.w	r8, r8, #1
 80044c6:	68e3      	ldr	r3, [r4, #12]
 80044c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80044ca:	1a5b      	subs	r3, r3, r1
 80044cc:	4543      	cmp	r3, r8
 80044ce:	dcf0      	bgt.n	80044b2 <_printf_float+0x42e>
 80044d0:	e6fd      	b.n	80042ce <_printf_float+0x24a>
 80044d2:	f04f 0800 	mov.w	r8, #0
 80044d6:	f104 0919 	add.w	r9, r4, #25
 80044da:	e7f4      	b.n	80044c6 <_printf_float+0x442>

080044dc <_printf_common>:
 80044dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044e0:	4616      	mov	r6, r2
 80044e2:	4699      	mov	r9, r3
 80044e4:	688a      	ldr	r2, [r1, #8]
 80044e6:	690b      	ldr	r3, [r1, #16]
 80044e8:	4607      	mov	r7, r0
 80044ea:	4293      	cmp	r3, r2
 80044ec:	bfb8      	it	lt
 80044ee:	4613      	movlt	r3, r2
 80044f0:	6033      	str	r3, [r6, #0]
 80044f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044f6:	460c      	mov	r4, r1
 80044f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044fc:	b10a      	cbz	r2, 8004502 <_printf_common+0x26>
 80044fe:	3301      	adds	r3, #1
 8004500:	6033      	str	r3, [r6, #0]
 8004502:	6823      	ldr	r3, [r4, #0]
 8004504:	0699      	lsls	r1, r3, #26
 8004506:	bf42      	ittt	mi
 8004508:	6833      	ldrmi	r3, [r6, #0]
 800450a:	3302      	addmi	r3, #2
 800450c:	6033      	strmi	r3, [r6, #0]
 800450e:	6825      	ldr	r5, [r4, #0]
 8004510:	f015 0506 	ands.w	r5, r5, #6
 8004514:	d106      	bne.n	8004524 <_printf_common+0x48>
 8004516:	f104 0a19 	add.w	sl, r4, #25
 800451a:	68e3      	ldr	r3, [r4, #12]
 800451c:	6832      	ldr	r2, [r6, #0]
 800451e:	1a9b      	subs	r3, r3, r2
 8004520:	42ab      	cmp	r3, r5
 8004522:	dc28      	bgt.n	8004576 <_printf_common+0x9a>
 8004524:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004528:	1e13      	subs	r3, r2, #0
 800452a:	6822      	ldr	r2, [r4, #0]
 800452c:	bf18      	it	ne
 800452e:	2301      	movne	r3, #1
 8004530:	0692      	lsls	r2, r2, #26
 8004532:	d42d      	bmi.n	8004590 <_printf_common+0xb4>
 8004534:	4649      	mov	r1, r9
 8004536:	4638      	mov	r0, r7
 8004538:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800453c:	47c0      	blx	r8
 800453e:	3001      	adds	r0, #1
 8004540:	d020      	beq.n	8004584 <_printf_common+0xa8>
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	68e5      	ldr	r5, [r4, #12]
 8004546:	f003 0306 	and.w	r3, r3, #6
 800454a:	2b04      	cmp	r3, #4
 800454c:	bf18      	it	ne
 800454e:	2500      	movne	r5, #0
 8004550:	6832      	ldr	r2, [r6, #0]
 8004552:	f04f 0600 	mov.w	r6, #0
 8004556:	68a3      	ldr	r3, [r4, #8]
 8004558:	bf08      	it	eq
 800455a:	1aad      	subeq	r5, r5, r2
 800455c:	6922      	ldr	r2, [r4, #16]
 800455e:	bf08      	it	eq
 8004560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004564:	4293      	cmp	r3, r2
 8004566:	bfc4      	itt	gt
 8004568:	1a9b      	subgt	r3, r3, r2
 800456a:	18ed      	addgt	r5, r5, r3
 800456c:	341a      	adds	r4, #26
 800456e:	42b5      	cmp	r5, r6
 8004570:	d11a      	bne.n	80045a8 <_printf_common+0xcc>
 8004572:	2000      	movs	r0, #0
 8004574:	e008      	b.n	8004588 <_printf_common+0xac>
 8004576:	2301      	movs	r3, #1
 8004578:	4652      	mov	r2, sl
 800457a:	4649      	mov	r1, r9
 800457c:	4638      	mov	r0, r7
 800457e:	47c0      	blx	r8
 8004580:	3001      	adds	r0, #1
 8004582:	d103      	bne.n	800458c <_printf_common+0xb0>
 8004584:	f04f 30ff 	mov.w	r0, #4294967295
 8004588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800458c:	3501      	adds	r5, #1
 800458e:	e7c4      	b.n	800451a <_printf_common+0x3e>
 8004590:	2030      	movs	r0, #48	; 0x30
 8004592:	18e1      	adds	r1, r4, r3
 8004594:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800459e:	4422      	add	r2, r4
 80045a0:	3302      	adds	r3, #2
 80045a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045a6:	e7c5      	b.n	8004534 <_printf_common+0x58>
 80045a8:	2301      	movs	r3, #1
 80045aa:	4622      	mov	r2, r4
 80045ac:	4649      	mov	r1, r9
 80045ae:	4638      	mov	r0, r7
 80045b0:	47c0      	blx	r8
 80045b2:	3001      	adds	r0, #1
 80045b4:	d0e6      	beq.n	8004584 <_printf_common+0xa8>
 80045b6:	3601      	adds	r6, #1
 80045b8:	e7d9      	b.n	800456e <_printf_common+0x92>
	...

080045bc <_printf_i>:
 80045bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045c0:	7e0f      	ldrb	r7, [r1, #24]
 80045c2:	4691      	mov	r9, r2
 80045c4:	2f78      	cmp	r7, #120	; 0x78
 80045c6:	4680      	mov	r8, r0
 80045c8:	460c      	mov	r4, r1
 80045ca:	469a      	mov	sl, r3
 80045cc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80045ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80045d2:	d807      	bhi.n	80045e4 <_printf_i+0x28>
 80045d4:	2f62      	cmp	r7, #98	; 0x62
 80045d6:	d80a      	bhi.n	80045ee <_printf_i+0x32>
 80045d8:	2f00      	cmp	r7, #0
 80045da:	f000 80d9 	beq.w	8004790 <_printf_i+0x1d4>
 80045de:	2f58      	cmp	r7, #88	; 0x58
 80045e0:	f000 80a4 	beq.w	800472c <_printf_i+0x170>
 80045e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80045ec:	e03a      	b.n	8004664 <_printf_i+0xa8>
 80045ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045f2:	2b15      	cmp	r3, #21
 80045f4:	d8f6      	bhi.n	80045e4 <_printf_i+0x28>
 80045f6:	a101      	add	r1, pc, #4	; (adr r1, 80045fc <_printf_i+0x40>)
 80045f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045fc:	08004655 	.word	0x08004655
 8004600:	08004669 	.word	0x08004669
 8004604:	080045e5 	.word	0x080045e5
 8004608:	080045e5 	.word	0x080045e5
 800460c:	080045e5 	.word	0x080045e5
 8004610:	080045e5 	.word	0x080045e5
 8004614:	08004669 	.word	0x08004669
 8004618:	080045e5 	.word	0x080045e5
 800461c:	080045e5 	.word	0x080045e5
 8004620:	080045e5 	.word	0x080045e5
 8004624:	080045e5 	.word	0x080045e5
 8004628:	08004777 	.word	0x08004777
 800462c:	08004699 	.word	0x08004699
 8004630:	08004759 	.word	0x08004759
 8004634:	080045e5 	.word	0x080045e5
 8004638:	080045e5 	.word	0x080045e5
 800463c:	08004799 	.word	0x08004799
 8004640:	080045e5 	.word	0x080045e5
 8004644:	08004699 	.word	0x08004699
 8004648:	080045e5 	.word	0x080045e5
 800464c:	080045e5 	.word	0x080045e5
 8004650:	08004761 	.word	0x08004761
 8004654:	682b      	ldr	r3, [r5, #0]
 8004656:	1d1a      	adds	r2, r3, #4
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	602a      	str	r2, [r5, #0]
 800465c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004660:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004664:	2301      	movs	r3, #1
 8004666:	e0a4      	b.n	80047b2 <_printf_i+0x1f6>
 8004668:	6820      	ldr	r0, [r4, #0]
 800466a:	6829      	ldr	r1, [r5, #0]
 800466c:	0606      	lsls	r6, r0, #24
 800466e:	f101 0304 	add.w	r3, r1, #4
 8004672:	d50a      	bpl.n	800468a <_printf_i+0xce>
 8004674:	680e      	ldr	r6, [r1, #0]
 8004676:	602b      	str	r3, [r5, #0]
 8004678:	2e00      	cmp	r6, #0
 800467a:	da03      	bge.n	8004684 <_printf_i+0xc8>
 800467c:	232d      	movs	r3, #45	; 0x2d
 800467e:	4276      	negs	r6, r6
 8004680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004684:	230a      	movs	r3, #10
 8004686:	485e      	ldr	r0, [pc, #376]	; (8004800 <_printf_i+0x244>)
 8004688:	e019      	b.n	80046be <_printf_i+0x102>
 800468a:	680e      	ldr	r6, [r1, #0]
 800468c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004690:	602b      	str	r3, [r5, #0]
 8004692:	bf18      	it	ne
 8004694:	b236      	sxthne	r6, r6
 8004696:	e7ef      	b.n	8004678 <_printf_i+0xbc>
 8004698:	682b      	ldr	r3, [r5, #0]
 800469a:	6820      	ldr	r0, [r4, #0]
 800469c:	1d19      	adds	r1, r3, #4
 800469e:	6029      	str	r1, [r5, #0]
 80046a0:	0601      	lsls	r1, r0, #24
 80046a2:	d501      	bpl.n	80046a8 <_printf_i+0xec>
 80046a4:	681e      	ldr	r6, [r3, #0]
 80046a6:	e002      	b.n	80046ae <_printf_i+0xf2>
 80046a8:	0646      	lsls	r6, r0, #25
 80046aa:	d5fb      	bpl.n	80046a4 <_printf_i+0xe8>
 80046ac:	881e      	ldrh	r6, [r3, #0]
 80046ae:	2f6f      	cmp	r7, #111	; 0x6f
 80046b0:	bf0c      	ite	eq
 80046b2:	2308      	moveq	r3, #8
 80046b4:	230a      	movne	r3, #10
 80046b6:	4852      	ldr	r0, [pc, #328]	; (8004800 <_printf_i+0x244>)
 80046b8:	2100      	movs	r1, #0
 80046ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046be:	6865      	ldr	r5, [r4, #4]
 80046c0:	2d00      	cmp	r5, #0
 80046c2:	bfa8      	it	ge
 80046c4:	6821      	ldrge	r1, [r4, #0]
 80046c6:	60a5      	str	r5, [r4, #8]
 80046c8:	bfa4      	itt	ge
 80046ca:	f021 0104 	bicge.w	r1, r1, #4
 80046ce:	6021      	strge	r1, [r4, #0]
 80046d0:	b90e      	cbnz	r6, 80046d6 <_printf_i+0x11a>
 80046d2:	2d00      	cmp	r5, #0
 80046d4:	d04d      	beq.n	8004772 <_printf_i+0x1b6>
 80046d6:	4615      	mov	r5, r2
 80046d8:	fbb6 f1f3 	udiv	r1, r6, r3
 80046dc:	fb03 6711 	mls	r7, r3, r1, r6
 80046e0:	5dc7      	ldrb	r7, [r0, r7]
 80046e2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80046e6:	4637      	mov	r7, r6
 80046e8:	42bb      	cmp	r3, r7
 80046ea:	460e      	mov	r6, r1
 80046ec:	d9f4      	bls.n	80046d8 <_printf_i+0x11c>
 80046ee:	2b08      	cmp	r3, #8
 80046f0:	d10b      	bne.n	800470a <_printf_i+0x14e>
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	07de      	lsls	r6, r3, #31
 80046f6:	d508      	bpl.n	800470a <_printf_i+0x14e>
 80046f8:	6923      	ldr	r3, [r4, #16]
 80046fa:	6861      	ldr	r1, [r4, #4]
 80046fc:	4299      	cmp	r1, r3
 80046fe:	bfde      	ittt	le
 8004700:	2330      	movle	r3, #48	; 0x30
 8004702:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004706:	f105 35ff 	addle.w	r5, r5, #4294967295
 800470a:	1b52      	subs	r2, r2, r5
 800470c:	6122      	str	r2, [r4, #16]
 800470e:	464b      	mov	r3, r9
 8004710:	4621      	mov	r1, r4
 8004712:	4640      	mov	r0, r8
 8004714:	f8cd a000 	str.w	sl, [sp]
 8004718:	aa03      	add	r2, sp, #12
 800471a:	f7ff fedf 	bl	80044dc <_printf_common>
 800471e:	3001      	adds	r0, #1
 8004720:	d14c      	bne.n	80047bc <_printf_i+0x200>
 8004722:	f04f 30ff 	mov.w	r0, #4294967295
 8004726:	b004      	add	sp, #16
 8004728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800472c:	4834      	ldr	r0, [pc, #208]	; (8004800 <_printf_i+0x244>)
 800472e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004732:	6829      	ldr	r1, [r5, #0]
 8004734:	6823      	ldr	r3, [r4, #0]
 8004736:	f851 6b04 	ldr.w	r6, [r1], #4
 800473a:	6029      	str	r1, [r5, #0]
 800473c:	061d      	lsls	r5, r3, #24
 800473e:	d514      	bpl.n	800476a <_printf_i+0x1ae>
 8004740:	07df      	lsls	r7, r3, #31
 8004742:	bf44      	itt	mi
 8004744:	f043 0320 	orrmi.w	r3, r3, #32
 8004748:	6023      	strmi	r3, [r4, #0]
 800474a:	b91e      	cbnz	r6, 8004754 <_printf_i+0x198>
 800474c:	6823      	ldr	r3, [r4, #0]
 800474e:	f023 0320 	bic.w	r3, r3, #32
 8004752:	6023      	str	r3, [r4, #0]
 8004754:	2310      	movs	r3, #16
 8004756:	e7af      	b.n	80046b8 <_printf_i+0xfc>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	f043 0320 	orr.w	r3, r3, #32
 800475e:	6023      	str	r3, [r4, #0]
 8004760:	2378      	movs	r3, #120	; 0x78
 8004762:	4828      	ldr	r0, [pc, #160]	; (8004804 <_printf_i+0x248>)
 8004764:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004768:	e7e3      	b.n	8004732 <_printf_i+0x176>
 800476a:	0659      	lsls	r1, r3, #25
 800476c:	bf48      	it	mi
 800476e:	b2b6      	uxthmi	r6, r6
 8004770:	e7e6      	b.n	8004740 <_printf_i+0x184>
 8004772:	4615      	mov	r5, r2
 8004774:	e7bb      	b.n	80046ee <_printf_i+0x132>
 8004776:	682b      	ldr	r3, [r5, #0]
 8004778:	6826      	ldr	r6, [r4, #0]
 800477a:	1d18      	adds	r0, r3, #4
 800477c:	6961      	ldr	r1, [r4, #20]
 800477e:	6028      	str	r0, [r5, #0]
 8004780:	0635      	lsls	r5, r6, #24
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	d501      	bpl.n	800478a <_printf_i+0x1ce>
 8004786:	6019      	str	r1, [r3, #0]
 8004788:	e002      	b.n	8004790 <_printf_i+0x1d4>
 800478a:	0670      	lsls	r0, r6, #25
 800478c:	d5fb      	bpl.n	8004786 <_printf_i+0x1ca>
 800478e:	8019      	strh	r1, [r3, #0]
 8004790:	2300      	movs	r3, #0
 8004792:	4615      	mov	r5, r2
 8004794:	6123      	str	r3, [r4, #16]
 8004796:	e7ba      	b.n	800470e <_printf_i+0x152>
 8004798:	682b      	ldr	r3, [r5, #0]
 800479a:	2100      	movs	r1, #0
 800479c:	1d1a      	adds	r2, r3, #4
 800479e:	602a      	str	r2, [r5, #0]
 80047a0:	681d      	ldr	r5, [r3, #0]
 80047a2:	6862      	ldr	r2, [r4, #4]
 80047a4:	4628      	mov	r0, r5
 80047a6:	f002 fdd1 	bl	800734c <memchr>
 80047aa:	b108      	cbz	r0, 80047b0 <_printf_i+0x1f4>
 80047ac:	1b40      	subs	r0, r0, r5
 80047ae:	6060      	str	r0, [r4, #4]
 80047b0:	6863      	ldr	r3, [r4, #4]
 80047b2:	6123      	str	r3, [r4, #16]
 80047b4:	2300      	movs	r3, #0
 80047b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047ba:	e7a8      	b.n	800470e <_printf_i+0x152>
 80047bc:	462a      	mov	r2, r5
 80047be:	4649      	mov	r1, r9
 80047c0:	4640      	mov	r0, r8
 80047c2:	6923      	ldr	r3, [r4, #16]
 80047c4:	47d0      	blx	sl
 80047c6:	3001      	adds	r0, #1
 80047c8:	d0ab      	beq.n	8004722 <_printf_i+0x166>
 80047ca:	6823      	ldr	r3, [r4, #0]
 80047cc:	079b      	lsls	r3, r3, #30
 80047ce:	d413      	bmi.n	80047f8 <_printf_i+0x23c>
 80047d0:	68e0      	ldr	r0, [r4, #12]
 80047d2:	9b03      	ldr	r3, [sp, #12]
 80047d4:	4298      	cmp	r0, r3
 80047d6:	bfb8      	it	lt
 80047d8:	4618      	movlt	r0, r3
 80047da:	e7a4      	b.n	8004726 <_printf_i+0x16a>
 80047dc:	2301      	movs	r3, #1
 80047de:	4632      	mov	r2, r6
 80047e0:	4649      	mov	r1, r9
 80047e2:	4640      	mov	r0, r8
 80047e4:	47d0      	blx	sl
 80047e6:	3001      	adds	r0, #1
 80047e8:	d09b      	beq.n	8004722 <_printf_i+0x166>
 80047ea:	3501      	adds	r5, #1
 80047ec:	68e3      	ldr	r3, [r4, #12]
 80047ee:	9903      	ldr	r1, [sp, #12]
 80047f0:	1a5b      	subs	r3, r3, r1
 80047f2:	42ab      	cmp	r3, r5
 80047f4:	dcf2      	bgt.n	80047dc <_printf_i+0x220>
 80047f6:	e7eb      	b.n	80047d0 <_printf_i+0x214>
 80047f8:	2500      	movs	r5, #0
 80047fa:	f104 0619 	add.w	r6, r4, #25
 80047fe:	e7f5      	b.n	80047ec <_printf_i+0x230>
 8004800:	080088c3 	.word	0x080088c3
 8004804:	080088d4 	.word	0x080088d4

08004808 <_scanf_float>:
 8004808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800480c:	b087      	sub	sp, #28
 800480e:	9303      	str	r3, [sp, #12]
 8004810:	688b      	ldr	r3, [r1, #8]
 8004812:	4617      	mov	r7, r2
 8004814:	1e5a      	subs	r2, r3, #1
 8004816:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800481a:	bf85      	ittet	hi
 800481c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004820:	195b      	addhi	r3, r3, r5
 8004822:	2300      	movls	r3, #0
 8004824:	9302      	strhi	r3, [sp, #8]
 8004826:	bf88      	it	hi
 8004828:	f240 135d 	movwhi	r3, #349	; 0x15d
 800482c:	468b      	mov	fp, r1
 800482e:	f04f 0500 	mov.w	r5, #0
 8004832:	bf8c      	ite	hi
 8004834:	608b      	strhi	r3, [r1, #8]
 8004836:	9302      	strls	r3, [sp, #8]
 8004838:	680b      	ldr	r3, [r1, #0]
 800483a:	4680      	mov	r8, r0
 800483c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004840:	f84b 3b1c 	str.w	r3, [fp], #28
 8004844:	460c      	mov	r4, r1
 8004846:	465e      	mov	r6, fp
 8004848:	46aa      	mov	sl, r5
 800484a:	46a9      	mov	r9, r5
 800484c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004850:	9501      	str	r5, [sp, #4]
 8004852:	68a2      	ldr	r2, [r4, #8]
 8004854:	b152      	cbz	r2, 800486c <_scanf_float+0x64>
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	2b4e      	cmp	r3, #78	; 0x4e
 800485c:	d864      	bhi.n	8004928 <_scanf_float+0x120>
 800485e:	2b40      	cmp	r3, #64	; 0x40
 8004860:	d83c      	bhi.n	80048dc <_scanf_float+0xd4>
 8004862:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004866:	b2c8      	uxtb	r0, r1
 8004868:	280e      	cmp	r0, #14
 800486a:	d93a      	bls.n	80048e2 <_scanf_float+0xda>
 800486c:	f1b9 0f00 	cmp.w	r9, #0
 8004870:	d003      	beq.n	800487a <_scanf_float+0x72>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004878:	6023      	str	r3, [r4, #0]
 800487a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800487e:	f1ba 0f01 	cmp.w	sl, #1
 8004882:	f200 8113 	bhi.w	8004aac <_scanf_float+0x2a4>
 8004886:	455e      	cmp	r6, fp
 8004888:	f200 8105 	bhi.w	8004a96 <_scanf_float+0x28e>
 800488c:	2501      	movs	r5, #1
 800488e:	4628      	mov	r0, r5
 8004890:	b007      	add	sp, #28
 8004892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004896:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800489a:	2a0d      	cmp	r2, #13
 800489c:	d8e6      	bhi.n	800486c <_scanf_float+0x64>
 800489e:	a101      	add	r1, pc, #4	; (adr r1, 80048a4 <_scanf_float+0x9c>)
 80048a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80048a4:	080049e3 	.word	0x080049e3
 80048a8:	0800486d 	.word	0x0800486d
 80048ac:	0800486d 	.word	0x0800486d
 80048b0:	0800486d 	.word	0x0800486d
 80048b4:	08004a43 	.word	0x08004a43
 80048b8:	08004a1b 	.word	0x08004a1b
 80048bc:	0800486d 	.word	0x0800486d
 80048c0:	0800486d 	.word	0x0800486d
 80048c4:	080049f1 	.word	0x080049f1
 80048c8:	0800486d 	.word	0x0800486d
 80048cc:	0800486d 	.word	0x0800486d
 80048d0:	0800486d 	.word	0x0800486d
 80048d4:	0800486d 	.word	0x0800486d
 80048d8:	080049a9 	.word	0x080049a9
 80048dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80048e0:	e7db      	b.n	800489a <_scanf_float+0x92>
 80048e2:	290e      	cmp	r1, #14
 80048e4:	d8c2      	bhi.n	800486c <_scanf_float+0x64>
 80048e6:	a001      	add	r0, pc, #4	; (adr r0, 80048ec <_scanf_float+0xe4>)
 80048e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80048ec:	0800499b 	.word	0x0800499b
 80048f0:	0800486d 	.word	0x0800486d
 80048f4:	0800499b 	.word	0x0800499b
 80048f8:	08004a2f 	.word	0x08004a2f
 80048fc:	0800486d 	.word	0x0800486d
 8004900:	08004949 	.word	0x08004949
 8004904:	08004985 	.word	0x08004985
 8004908:	08004985 	.word	0x08004985
 800490c:	08004985 	.word	0x08004985
 8004910:	08004985 	.word	0x08004985
 8004914:	08004985 	.word	0x08004985
 8004918:	08004985 	.word	0x08004985
 800491c:	08004985 	.word	0x08004985
 8004920:	08004985 	.word	0x08004985
 8004924:	08004985 	.word	0x08004985
 8004928:	2b6e      	cmp	r3, #110	; 0x6e
 800492a:	d809      	bhi.n	8004940 <_scanf_float+0x138>
 800492c:	2b60      	cmp	r3, #96	; 0x60
 800492e:	d8b2      	bhi.n	8004896 <_scanf_float+0x8e>
 8004930:	2b54      	cmp	r3, #84	; 0x54
 8004932:	d077      	beq.n	8004a24 <_scanf_float+0x21c>
 8004934:	2b59      	cmp	r3, #89	; 0x59
 8004936:	d199      	bne.n	800486c <_scanf_float+0x64>
 8004938:	2d07      	cmp	r5, #7
 800493a:	d197      	bne.n	800486c <_scanf_float+0x64>
 800493c:	2508      	movs	r5, #8
 800493e:	e029      	b.n	8004994 <_scanf_float+0x18c>
 8004940:	2b74      	cmp	r3, #116	; 0x74
 8004942:	d06f      	beq.n	8004a24 <_scanf_float+0x21c>
 8004944:	2b79      	cmp	r3, #121	; 0x79
 8004946:	e7f6      	b.n	8004936 <_scanf_float+0x12e>
 8004948:	6821      	ldr	r1, [r4, #0]
 800494a:	05c8      	lsls	r0, r1, #23
 800494c:	d51a      	bpl.n	8004984 <_scanf_float+0x17c>
 800494e:	9b02      	ldr	r3, [sp, #8]
 8004950:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004954:	6021      	str	r1, [r4, #0]
 8004956:	f109 0901 	add.w	r9, r9, #1
 800495a:	b11b      	cbz	r3, 8004964 <_scanf_float+0x15c>
 800495c:	3b01      	subs	r3, #1
 800495e:	3201      	adds	r2, #1
 8004960:	9302      	str	r3, [sp, #8]
 8004962:	60a2      	str	r2, [r4, #8]
 8004964:	68a3      	ldr	r3, [r4, #8]
 8004966:	3b01      	subs	r3, #1
 8004968:	60a3      	str	r3, [r4, #8]
 800496a:	6923      	ldr	r3, [r4, #16]
 800496c:	3301      	adds	r3, #1
 800496e:	6123      	str	r3, [r4, #16]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	3b01      	subs	r3, #1
 8004974:	2b00      	cmp	r3, #0
 8004976:	607b      	str	r3, [r7, #4]
 8004978:	f340 8084 	ble.w	8004a84 <_scanf_float+0x27c>
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	3301      	adds	r3, #1
 8004980:	603b      	str	r3, [r7, #0]
 8004982:	e766      	b.n	8004852 <_scanf_float+0x4a>
 8004984:	eb1a 0f05 	cmn.w	sl, r5
 8004988:	f47f af70 	bne.w	800486c <_scanf_float+0x64>
 800498c:	6822      	ldr	r2, [r4, #0]
 800498e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004992:	6022      	str	r2, [r4, #0]
 8004994:	f806 3b01 	strb.w	r3, [r6], #1
 8004998:	e7e4      	b.n	8004964 <_scanf_float+0x15c>
 800499a:	6822      	ldr	r2, [r4, #0]
 800499c:	0610      	lsls	r0, r2, #24
 800499e:	f57f af65 	bpl.w	800486c <_scanf_float+0x64>
 80049a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049a6:	e7f4      	b.n	8004992 <_scanf_float+0x18a>
 80049a8:	f1ba 0f00 	cmp.w	sl, #0
 80049ac:	d10e      	bne.n	80049cc <_scanf_float+0x1c4>
 80049ae:	f1b9 0f00 	cmp.w	r9, #0
 80049b2:	d10e      	bne.n	80049d2 <_scanf_float+0x1ca>
 80049b4:	6822      	ldr	r2, [r4, #0]
 80049b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80049ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80049be:	d108      	bne.n	80049d2 <_scanf_float+0x1ca>
 80049c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80049c4:	f04f 0a01 	mov.w	sl, #1
 80049c8:	6022      	str	r2, [r4, #0]
 80049ca:	e7e3      	b.n	8004994 <_scanf_float+0x18c>
 80049cc:	f1ba 0f02 	cmp.w	sl, #2
 80049d0:	d055      	beq.n	8004a7e <_scanf_float+0x276>
 80049d2:	2d01      	cmp	r5, #1
 80049d4:	d002      	beq.n	80049dc <_scanf_float+0x1d4>
 80049d6:	2d04      	cmp	r5, #4
 80049d8:	f47f af48 	bne.w	800486c <_scanf_float+0x64>
 80049dc:	3501      	adds	r5, #1
 80049de:	b2ed      	uxtb	r5, r5
 80049e0:	e7d8      	b.n	8004994 <_scanf_float+0x18c>
 80049e2:	f1ba 0f01 	cmp.w	sl, #1
 80049e6:	f47f af41 	bne.w	800486c <_scanf_float+0x64>
 80049ea:	f04f 0a02 	mov.w	sl, #2
 80049ee:	e7d1      	b.n	8004994 <_scanf_float+0x18c>
 80049f0:	b97d      	cbnz	r5, 8004a12 <_scanf_float+0x20a>
 80049f2:	f1b9 0f00 	cmp.w	r9, #0
 80049f6:	f47f af3c 	bne.w	8004872 <_scanf_float+0x6a>
 80049fa:	6822      	ldr	r2, [r4, #0]
 80049fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004a00:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004a04:	f47f af39 	bne.w	800487a <_scanf_float+0x72>
 8004a08:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004a0c:	2501      	movs	r5, #1
 8004a0e:	6022      	str	r2, [r4, #0]
 8004a10:	e7c0      	b.n	8004994 <_scanf_float+0x18c>
 8004a12:	2d03      	cmp	r5, #3
 8004a14:	d0e2      	beq.n	80049dc <_scanf_float+0x1d4>
 8004a16:	2d05      	cmp	r5, #5
 8004a18:	e7de      	b.n	80049d8 <_scanf_float+0x1d0>
 8004a1a:	2d02      	cmp	r5, #2
 8004a1c:	f47f af26 	bne.w	800486c <_scanf_float+0x64>
 8004a20:	2503      	movs	r5, #3
 8004a22:	e7b7      	b.n	8004994 <_scanf_float+0x18c>
 8004a24:	2d06      	cmp	r5, #6
 8004a26:	f47f af21 	bne.w	800486c <_scanf_float+0x64>
 8004a2a:	2507      	movs	r5, #7
 8004a2c:	e7b2      	b.n	8004994 <_scanf_float+0x18c>
 8004a2e:	6822      	ldr	r2, [r4, #0]
 8004a30:	0591      	lsls	r1, r2, #22
 8004a32:	f57f af1b 	bpl.w	800486c <_scanf_float+0x64>
 8004a36:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004a3a:	6022      	str	r2, [r4, #0]
 8004a3c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004a40:	e7a8      	b.n	8004994 <_scanf_float+0x18c>
 8004a42:	6822      	ldr	r2, [r4, #0]
 8004a44:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004a48:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004a4c:	d006      	beq.n	8004a5c <_scanf_float+0x254>
 8004a4e:	0550      	lsls	r0, r2, #21
 8004a50:	f57f af0c 	bpl.w	800486c <_scanf_float+0x64>
 8004a54:	f1b9 0f00 	cmp.w	r9, #0
 8004a58:	f43f af0f 	beq.w	800487a <_scanf_float+0x72>
 8004a5c:	0591      	lsls	r1, r2, #22
 8004a5e:	bf58      	it	pl
 8004a60:	9901      	ldrpl	r1, [sp, #4]
 8004a62:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004a66:	bf58      	it	pl
 8004a68:	eba9 0101 	subpl.w	r1, r9, r1
 8004a6c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004a70:	f04f 0900 	mov.w	r9, #0
 8004a74:	bf58      	it	pl
 8004a76:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004a7a:	6022      	str	r2, [r4, #0]
 8004a7c:	e78a      	b.n	8004994 <_scanf_float+0x18c>
 8004a7e:	f04f 0a03 	mov.w	sl, #3
 8004a82:	e787      	b.n	8004994 <_scanf_float+0x18c>
 8004a84:	4639      	mov	r1, r7
 8004a86:	4640      	mov	r0, r8
 8004a88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004a8c:	4798      	blx	r3
 8004a8e:	2800      	cmp	r0, #0
 8004a90:	f43f aedf 	beq.w	8004852 <_scanf_float+0x4a>
 8004a94:	e6ea      	b.n	800486c <_scanf_float+0x64>
 8004a96:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a9a:	463a      	mov	r2, r7
 8004a9c:	4640      	mov	r0, r8
 8004a9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004aa2:	4798      	blx	r3
 8004aa4:	6923      	ldr	r3, [r4, #16]
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	6123      	str	r3, [r4, #16]
 8004aaa:	e6ec      	b.n	8004886 <_scanf_float+0x7e>
 8004aac:	1e6b      	subs	r3, r5, #1
 8004aae:	2b06      	cmp	r3, #6
 8004ab0:	d825      	bhi.n	8004afe <_scanf_float+0x2f6>
 8004ab2:	2d02      	cmp	r5, #2
 8004ab4:	d836      	bhi.n	8004b24 <_scanf_float+0x31c>
 8004ab6:	455e      	cmp	r6, fp
 8004ab8:	f67f aee8 	bls.w	800488c <_scanf_float+0x84>
 8004abc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ac0:	463a      	mov	r2, r7
 8004ac2:	4640      	mov	r0, r8
 8004ac4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ac8:	4798      	blx	r3
 8004aca:	6923      	ldr	r3, [r4, #16]
 8004acc:	3b01      	subs	r3, #1
 8004ace:	6123      	str	r3, [r4, #16]
 8004ad0:	e7f1      	b.n	8004ab6 <_scanf_float+0x2ae>
 8004ad2:	9802      	ldr	r0, [sp, #8]
 8004ad4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ad8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004adc:	463a      	mov	r2, r7
 8004ade:	9002      	str	r0, [sp, #8]
 8004ae0:	4640      	mov	r0, r8
 8004ae2:	4798      	blx	r3
 8004ae4:	6923      	ldr	r3, [r4, #16]
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	6123      	str	r3, [r4, #16]
 8004aea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004aee:	fa5f fa8a 	uxtb.w	sl, sl
 8004af2:	f1ba 0f02 	cmp.w	sl, #2
 8004af6:	d1ec      	bne.n	8004ad2 <_scanf_float+0x2ca>
 8004af8:	3d03      	subs	r5, #3
 8004afa:	b2ed      	uxtb	r5, r5
 8004afc:	1b76      	subs	r6, r6, r5
 8004afe:	6823      	ldr	r3, [r4, #0]
 8004b00:	05da      	lsls	r2, r3, #23
 8004b02:	d52f      	bpl.n	8004b64 <_scanf_float+0x35c>
 8004b04:	055b      	lsls	r3, r3, #21
 8004b06:	d510      	bpl.n	8004b2a <_scanf_float+0x322>
 8004b08:	455e      	cmp	r6, fp
 8004b0a:	f67f aebf 	bls.w	800488c <_scanf_float+0x84>
 8004b0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b12:	463a      	mov	r2, r7
 8004b14:	4640      	mov	r0, r8
 8004b16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b1a:	4798      	blx	r3
 8004b1c:	6923      	ldr	r3, [r4, #16]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	6123      	str	r3, [r4, #16]
 8004b22:	e7f1      	b.n	8004b08 <_scanf_float+0x300>
 8004b24:	46aa      	mov	sl, r5
 8004b26:	9602      	str	r6, [sp, #8]
 8004b28:	e7df      	b.n	8004aea <_scanf_float+0x2e2>
 8004b2a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004b2e:	6923      	ldr	r3, [r4, #16]
 8004b30:	2965      	cmp	r1, #101	; 0x65
 8004b32:	f103 33ff 	add.w	r3, r3, #4294967295
 8004b36:	f106 35ff 	add.w	r5, r6, #4294967295
 8004b3a:	6123      	str	r3, [r4, #16]
 8004b3c:	d00c      	beq.n	8004b58 <_scanf_float+0x350>
 8004b3e:	2945      	cmp	r1, #69	; 0x45
 8004b40:	d00a      	beq.n	8004b58 <_scanf_float+0x350>
 8004b42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b46:	463a      	mov	r2, r7
 8004b48:	4640      	mov	r0, r8
 8004b4a:	4798      	blx	r3
 8004b4c:	6923      	ldr	r3, [r4, #16]
 8004b4e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004b52:	3b01      	subs	r3, #1
 8004b54:	1eb5      	subs	r5, r6, #2
 8004b56:	6123      	str	r3, [r4, #16]
 8004b58:	463a      	mov	r2, r7
 8004b5a:	4640      	mov	r0, r8
 8004b5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b60:	4798      	blx	r3
 8004b62:	462e      	mov	r6, r5
 8004b64:	6825      	ldr	r5, [r4, #0]
 8004b66:	f015 0510 	ands.w	r5, r5, #16
 8004b6a:	d155      	bne.n	8004c18 <_scanf_float+0x410>
 8004b6c:	7035      	strb	r5, [r6, #0]
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b78:	d11b      	bne.n	8004bb2 <_scanf_float+0x3aa>
 8004b7a:	9b01      	ldr	r3, [sp, #4]
 8004b7c:	454b      	cmp	r3, r9
 8004b7e:	eba3 0209 	sub.w	r2, r3, r9
 8004b82:	d123      	bne.n	8004bcc <_scanf_float+0x3c4>
 8004b84:	2200      	movs	r2, #0
 8004b86:	4659      	mov	r1, fp
 8004b88:	4640      	mov	r0, r8
 8004b8a:	f000 fe79 	bl	8005880 <_strtod_r>
 8004b8e:	6822      	ldr	r2, [r4, #0]
 8004b90:	9b03      	ldr	r3, [sp, #12]
 8004b92:	f012 0f02 	tst.w	r2, #2
 8004b96:	4606      	mov	r6, r0
 8004b98:	460f      	mov	r7, r1
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	d021      	beq.n	8004be2 <_scanf_float+0x3da>
 8004b9e:	1d1a      	adds	r2, r3, #4
 8004ba0:	9903      	ldr	r1, [sp, #12]
 8004ba2:	600a      	str	r2, [r1, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	e9c3 6700 	strd	r6, r7, [r3]
 8004baa:	68e3      	ldr	r3, [r4, #12]
 8004bac:	3301      	adds	r3, #1
 8004bae:	60e3      	str	r3, [r4, #12]
 8004bb0:	e66d      	b.n	800488e <_scanf_float+0x86>
 8004bb2:	9b04      	ldr	r3, [sp, #16]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d0e5      	beq.n	8004b84 <_scanf_float+0x37c>
 8004bb8:	9905      	ldr	r1, [sp, #20]
 8004bba:	230a      	movs	r3, #10
 8004bbc:	462a      	mov	r2, r5
 8004bbe:	4640      	mov	r0, r8
 8004bc0:	3101      	adds	r1, #1
 8004bc2:	f000 fedf 	bl	8005984 <_strtol_r>
 8004bc6:	9b04      	ldr	r3, [sp, #16]
 8004bc8:	9e05      	ldr	r6, [sp, #20]
 8004bca:	1ac2      	subs	r2, r0, r3
 8004bcc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004bd0:	429e      	cmp	r6, r3
 8004bd2:	bf28      	it	cs
 8004bd4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004bd8:	4630      	mov	r0, r6
 8004bda:	4910      	ldr	r1, [pc, #64]	; (8004c1c <_scanf_float+0x414>)
 8004bdc:	f000 f826 	bl	8004c2c <siprintf>
 8004be0:	e7d0      	b.n	8004b84 <_scanf_float+0x37c>
 8004be2:	f012 0f04 	tst.w	r2, #4
 8004be6:	f103 0204 	add.w	r2, r3, #4
 8004bea:	d1d9      	bne.n	8004ba0 <_scanf_float+0x398>
 8004bec:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8004bf0:	f8cc 2000 	str.w	r2, [ip]
 8004bf4:	f8d3 8000 	ldr.w	r8, [r3]
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	f7fb ff06 	bl	8000a0c <__aeabi_dcmpun>
 8004c00:	b128      	cbz	r0, 8004c0e <_scanf_float+0x406>
 8004c02:	4807      	ldr	r0, [pc, #28]	; (8004c20 <_scanf_float+0x418>)
 8004c04:	f000 f80e 	bl	8004c24 <nanf>
 8004c08:	f8c8 0000 	str.w	r0, [r8]
 8004c0c:	e7cd      	b.n	8004baa <_scanf_float+0x3a2>
 8004c0e:	4630      	mov	r0, r6
 8004c10:	4639      	mov	r1, r7
 8004c12:	f7fb ff59 	bl	8000ac8 <__aeabi_d2f>
 8004c16:	e7f7      	b.n	8004c08 <_scanf_float+0x400>
 8004c18:	2500      	movs	r5, #0
 8004c1a:	e638      	b.n	800488e <_scanf_float+0x86>
 8004c1c:	080088e5 	.word	0x080088e5
 8004c20:	0800889a 	.word	0x0800889a

08004c24 <nanf>:
 8004c24:	4800      	ldr	r0, [pc, #0]	; (8004c28 <nanf+0x4>)
 8004c26:	4770      	bx	lr
 8004c28:	7fc00000 	.word	0x7fc00000

08004c2c <siprintf>:
 8004c2c:	b40e      	push	{r1, r2, r3}
 8004c2e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c32:	b500      	push	{lr}
 8004c34:	b09c      	sub	sp, #112	; 0x70
 8004c36:	ab1d      	add	r3, sp, #116	; 0x74
 8004c38:	9002      	str	r0, [sp, #8]
 8004c3a:	9006      	str	r0, [sp, #24]
 8004c3c:	9107      	str	r1, [sp, #28]
 8004c3e:	9104      	str	r1, [sp, #16]
 8004c40:	4808      	ldr	r0, [pc, #32]	; (8004c64 <siprintf+0x38>)
 8004c42:	4909      	ldr	r1, [pc, #36]	; (8004c68 <siprintf+0x3c>)
 8004c44:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c48:	9105      	str	r1, [sp, #20]
 8004c4a:	6800      	ldr	r0, [r0, #0]
 8004c4c:	a902      	add	r1, sp, #8
 8004c4e:	9301      	str	r3, [sp, #4]
 8004c50:	f003 f9e4 	bl	800801c <_svfiprintf_r>
 8004c54:	2200      	movs	r2, #0
 8004c56:	9b02      	ldr	r3, [sp, #8]
 8004c58:	701a      	strb	r2, [r3, #0]
 8004c5a:	b01c      	add	sp, #112	; 0x70
 8004c5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c60:	b003      	add	sp, #12
 8004c62:	4770      	bx	lr
 8004c64:	20000020 	.word	0x20000020
 8004c68:	ffff0208 	.word	0xffff0208

08004c6c <sulp>:
 8004c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c70:	460f      	mov	r7, r1
 8004c72:	4690      	mov	r8, r2
 8004c74:	f002 ff10 	bl	8007a98 <__ulp>
 8004c78:	4604      	mov	r4, r0
 8004c7a:	460d      	mov	r5, r1
 8004c7c:	f1b8 0f00 	cmp.w	r8, #0
 8004c80:	d011      	beq.n	8004ca6 <sulp+0x3a>
 8004c82:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004c86:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	dd0b      	ble.n	8004ca6 <sulp+0x3a>
 8004c8e:	2400      	movs	r4, #0
 8004c90:	051b      	lsls	r3, r3, #20
 8004c92:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004c96:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004c9a:	4622      	mov	r2, r4
 8004c9c:	462b      	mov	r3, r5
 8004c9e:	f7fb fc1b 	bl	80004d8 <__aeabi_dmul>
 8004ca2:	4604      	mov	r4, r0
 8004ca4:	460d      	mov	r5, r1
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	4629      	mov	r1, r5
 8004caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08004cb0 <_strtod_l>:
 8004cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cb4:	469b      	mov	fp, r3
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	b09f      	sub	sp, #124	; 0x7c
 8004cba:	931a      	str	r3, [sp, #104]	; 0x68
 8004cbc:	4b9e      	ldr	r3, [pc, #632]	; (8004f38 <_strtod_l+0x288>)
 8004cbe:	4682      	mov	sl, r0
 8004cc0:	681f      	ldr	r7, [r3, #0]
 8004cc2:	460e      	mov	r6, r1
 8004cc4:	4638      	mov	r0, r7
 8004cc6:	9215      	str	r2, [sp, #84]	; 0x54
 8004cc8:	f7fb fa42 	bl	8000150 <strlen>
 8004ccc:	f04f 0800 	mov.w	r8, #0
 8004cd0:	4604      	mov	r4, r0
 8004cd2:	f04f 0900 	mov.w	r9, #0
 8004cd6:	9619      	str	r6, [sp, #100]	; 0x64
 8004cd8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004cda:	781a      	ldrb	r2, [r3, #0]
 8004cdc:	2a2b      	cmp	r2, #43	; 0x2b
 8004cde:	d04c      	beq.n	8004d7a <_strtod_l+0xca>
 8004ce0:	d83a      	bhi.n	8004d58 <_strtod_l+0xa8>
 8004ce2:	2a0d      	cmp	r2, #13
 8004ce4:	d833      	bhi.n	8004d4e <_strtod_l+0x9e>
 8004ce6:	2a08      	cmp	r2, #8
 8004ce8:	d833      	bhi.n	8004d52 <_strtod_l+0xa2>
 8004cea:	2a00      	cmp	r2, #0
 8004cec:	d03d      	beq.n	8004d6a <_strtod_l+0xba>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	930a      	str	r3, [sp, #40]	; 0x28
 8004cf2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004cf4:	782b      	ldrb	r3, [r5, #0]
 8004cf6:	2b30      	cmp	r3, #48	; 0x30
 8004cf8:	f040 80aa 	bne.w	8004e50 <_strtod_l+0x1a0>
 8004cfc:	786b      	ldrb	r3, [r5, #1]
 8004cfe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004d02:	2b58      	cmp	r3, #88	; 0x58
 8004d04:	d166      	bne.n	8004dd4 <_strtod_l+0x124>
 8004d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d08:	4650      	mov	r0, sl
 8004d0a:	9301      	str	r3, [sp, #4]
 8004d0c:	ab1a      	add	r3, sp, #104	; 0x68
 8004d0e:	9300      	str	r3, [sp, #0]
 8004d10:	4a8a      	ldr	r2, [pc, #552]	; (8004f3c <_strtod_l+0x28c>)
 8004d12:	f8cd b008 	str.w	fp, [sp, #8]
 8004d16:	ab1b      	add	r3, sp, #108	; 0x6c
 8004d18:	a919      	add	r1, sp, #100	; 0x64
 8004d1a:	f001 ff93 	bl	8006c44 <__gethex>
 8004d1e:	f010 0607 	ands.w	r6, r0, #7
 8004d22:	4604      	mov	r4, r0
 8004d24:	d005      	beq.n	8004d32 <_strtod_l+0x82>
 8004d26:	2e06      	cmp	r6, #6
 8004d28:	d129      	bne.n	8004d7e <_strtod_l+0xce>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	3501      	adds	r5, #1
 8004d2e:	9519      	str	r5, [sp, #100]	; 0x64
 8004d30:	930a      	str	r3, [sp, #40]	; 0x28
 8004d32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f040 858a 	bne.w	800584e <_strtod_l+0xb9e>
 8004d3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d3c:	b1d3      	cbz	r3, 8004d74 <_strtod_l+0xc4>
 8004d3e:	4642      	mov	r2, r8
 8004d40:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004d44:	4610      	mov	r0, r2
 8004d46:	4619      	mov	r1, r3
 8004d48:	b01f      	add	sp, #124	; 0x7c
 8004d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d4e:	2a20      	cmp	r2, #32
 8004d50:	d1cd      	bne.n	8004cee <_strtod_l+0x3e>
 8004d52:	3301      	adds	r3, #1
 8004d54:	9319      	str	r3, [sp, #100]	; 0x64
 8004d56:	e7bf      	b.n	8004cd8 <_strtod_l+0x28>
 8004d58:	2a2d      	cmp	r2, #45	; 0x2d
 8004d5a:	d1c8      	bne.n	8004cee <_strtod_l+0x3e>
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	920a      	str	r2, [sp, #40]	; 0x28
 8004d60:	1c5a      	adds	r2, r3, #1
 8004d62:	9219      	str	r2, [sp, #100]	; 0x64
 8004d64:	785b      	ldrb	r3, [r3, #1]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1c3      	bne.n	8004cf2 <_strtod_l+0x42>
 8004d6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004d6c:	9619      	str	r6, [sp, #100]	; 0x64
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f040 856b 	bne.w	800584a <_strtod_l+0xb9a>
 8004d74:	4642      	mov	r2, r8
 8004d76:	464b      	mov	r3, r9
 8004d78:	e7e4      	b.n	8004d44 <_strtod_l+0x94>
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	e7ef      	b.n	8004d5e <_strtod_l+0xae>
 8004d7e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004d80:	b13a      	cbz	r2, 8004d92 <_strtod_l+0xe2>
 8004d82:	2135      	movs	r1, #53	; 0x35
 8004d84:	a81c      	add	r0, sp, #112	; 0x70
 8004d86:	f002 ff8b 	bl	8007ca0 <__copybits>
 8004d8a:	4650      	mov	r0, sl
 8004d8c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004d8e:	f002 fb53 	bl	8007438 <_Bfree>
 8004d92:	3e01      	subs	r6, #1
 8004d94:	2e04      	cmp	r6, #4
 8004d96:	d806      	bhi.n	8004da6 <_strtod_l+0xf6>
 8004d98:	e8df f006 	tbb	[pc, r6]
 8004d9c:	1714030a 	.word	0x1714030a
 8004da0:	0a          	.byte	0x0a
 8004da1:	00          	.byte	0x00
 8004da2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8004da6:	0721      	lsls	r1, r4, #28
 8004da8:	d5c3      	bpl.n	8004d32 <_strtod_l+0x82>
 8004daa:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8004dae:	e7c0      	b.n	8004d32 <_strtod_l+0x82>
 8004db0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004db2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8004db6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004dba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004dbe:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8004dc2:	e7f0      	b.n	8004da6 <_strtod_l+0xf6>
 8004dc4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004f40 <_strtod_l+0x290>
 8004dc8:	e7ed      	b.n	8004da6 <_strtod_l+0xf6>
 8004dca:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004dce:	f04f 38ff 	mov.w	r8, #4294967295
 8004dd2:	e7e8      	b.n	8004da6 <_strtod_l+0xf6>
 8004dd4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	9219      	str	r2, [sp, #100]	; 0x64
 8004dda:	785b      	ldrb	r3, [r3, #1]
 8004ddc:	2b30      	cmp	r3, #48	; 0x30
 8004dde:	d0f9      	beq.n	8004dd4 <_strtod_l+0x124>
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d0a6      	beq.n	8004d32 <_strtod_l+0x82>
 8004de4:	2301      	movs	r3, #1
 8004de6:	9307      	str	r3, [sp, #28]
 8004de8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004dea:	220a      	movs	r2, #10
 8004dec:	9308      	str	r3, [sp, #32]
 8004dee:	2300      	movs	r3, #0
 8004df0:	469b      	mov	fp, r3
 8004df2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8004df6:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004df8:	7805      	ldrb	r5, [r0, #0]
 8004dfa:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004dfe:	b2d9      	uxtb	r1, r3
 8004e00:	2909      	cmp	r1, #9
 8004e02:	d927      	bls.n	8004e54 <_strtod_l+0x1a4>
 8004e04:	4622      	mov	r2, r4
 8004e06:	4639      	mov	r1, r7
 8004e08:	f003 faa5 	bl	8008356 <strncmp>
 8004e0c:	2800      	cmp	r0, #0
 8004e0e:	d033      	beq.n	8004e78 <_strtod_l+0x1c8>
 8004e10:	2000      	movs	r0, #0
 8004e12:	462a      	mov	r2, r5
 8004e14:	465c      	mov	r4, fp
 8004e16:	4603      	mov	r3, r0
 8004e18:	9004      	str	r0, [sp, #16]
 8004e1a:	2a65      	cmp	r2, #101	; 0x65
 8004e1c:	d001      	beq.n	8004e22 <_strtod_l+0x172>
 8004e1e:	2a45      	cmp	r2, #69	; 0x45
 8004e20:	d114      	bne.n	8004e4c <_strtod_l+0x19c>
 8004e22:	b91c      	cbnz	r4, 8004e2c <_strtod_l+0x17c>
 8004e24:	9a07      	ldr	r2, [sp, #28]
 8004e26:	4302      	orrs	r2, r0
 8004e28:	d09f      	beq.n	8004d6a <_strtod_l+0xba>
 8004e2a:	2400      	movs	r4, #0
 8004e2c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004e2e:	1c72      	adds	r2, r6, #1
 8004e30:	9219      	str	r2, [sp, #100]	; 0x64
 8004e32:	7872      	ldrb	r2, [r6, #1]
 8004e34:	2a2b      	cmp	r2, #43	; 0x2b
 8004e36:	d079      	beq.n	8004f2c <_strtod_l+0x27c>
 8004e38:	2a2d      	cmp	r2, #45	; 0x2d
 8004e3a:	f000 8083 	beq.w	8004f44 <_strtod_l+0x294>
 8004e3e:	2700      	movs	r7, #0
 8004e40:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004e44:	2909      	cmp	r1, #9
 8004e46:	f240 8083 	bls.w	8004f50 <_strtod_l+0x2a0>
 8004e4a:	9619      	str	r6, [sp, #100]	; 0x64
 8004e4c:	2500      	movs	r5, #0
 8004e4e:	e09f      	b.n	8004f90 <_strtod_l+0x2e0>
 8004e50:	2300      	movs	r3, #0
 8004e52:	e7c8      	b.n	8004de6 <_strtod_l+0x136>
 8004e54:	f1bb 0f08 	cmp.w	fp, #8
 8004e58:	bfd5      	itete	le
 8004e5a:	9906      	ldrle	r1, [sp, #24]
 8004e5c:	9905      	ldrgt	r1, [sp, #20]
 8004e5e:	fb02 3301 	mlale	r3, r2, r1, r3
 8004e62:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004e66:	f100 0001 	add.w	r0, r0, #1
 8004e6a:	bfd4      	ite	le
 8004e6c:	9306      	strle	r3, [sp, #24]
 8004e6e:	9305      	strgt	r3, [sp, #20]
 8004e70:	f10b 0b01 	add.w	fp, fp, #1
 8004e74:	9019      	str	r0, [sp, #100]	; 0x64
 8004e76:	e7be      	b.n	8004df6 <_strtod_l+0x146>
 8004e78:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e7a:	191a      	adds	r2, r3, r4
 8004e7c:	9219      	str	r2, [sp, #100]	; 0x64
 8004e7e:	5d1a      	ldrb	r2, [r3, r4]
 8004e80:	f1bb 0f00 	cmp.w	fp, #0
 8004e84:	d036      	beq.n	8004ef4 <_strtod_l+0x244>
 8004e86:	465c      	mov	r4, fp
 8004e88:	9004      	str	r0, [sp, #16]
 8004e8a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004e8e:	2b09      	cmp	r3, #9
 8004e90:	d912      	bls.n	8004eb8 <_strtod_l+0x208>
 8004e92:	2301      	movs	r3, #1
 8004e94:	e7c1      	b.n	8004e1a <_strtod_l+0x16a>
 8004e96:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e98:	3001      	adds	r0, #1
 8004e9a:	1c5a      	adds	r2, r3, #1
 8004e9c:	9219      	str	r2, [sp, #100]	; 0x64
 8004e9e:	785a      	ldrb	r2, [r3, #1]
 8004ea0:	2a30      	cmp	r2, #48	; 0x30
 8004ea2:	d0f8      	beq.n	8004e96 <_strtod_l+0x1e6>
 8004ea4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004ea8:	2b08      	cmp	r3, #8
 8004eaa:	f200 84d5 	bhi.w	8005858 <_strtod_l+0xba8>
 8004eae:	9004      	str	r0, [sp, #16]
 8004eb0:	2000      	movs	r0, #0
 8004eb2:	4604      	mov	r4, r0
 8004eb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004eb6:	9308      	str	r3, [sp, #32]
 8004eb8:	3a30      	subs	r2, #48	; 0x30
 8004eba:	f100 0301 	add.w	r3, r0, #1
 8004ebe:	d013      	beq.n	8004ee8 <_strtod_l+0x238>
 8004ec0:	9904      	ldr	r1, [sp, #16]
 8004ec2:	1905      	adds	r5, r0, r4
 8004ec4:	4419      	add	r1, r3
 8004ec6:	9104      	str	r1, [sp, #16]
 8004ec8:	4623      	mov	r3, r4
 8004eca:	210a      	movs	r1, #10
 8004ecc:	42ab      	cmp	r3, r5
 8004ece:	d113      	bne.n	8004ef8 <_strtod_l+0x248>
 8004ed0:	1823      	adds	r3, r4, r0
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	f104 0401 	add.w	r4, r4, #1
 8004ed8:	4404      	add	r4, r0
 8004eda:	dc1b      	bgt.n	8004f14 <_strtod_l+0x264>
 8004edc:	230a      	movs	r3, #10
 8004ede:	9906      	ldr	r1, [sp, #24]
 8004ee0:	fb03 2301 	mla	r3, r3, r1, r2
 8004ee4:	9306      	str	r3, [sp, #24]
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004eea:	4618      	mov	r0, r3
 8004eec:	1c51      	adds	r1, r2, #1
 8004eee:	9119      	str	r1, [sp, #100]	; 0x64
 8004ef0:	7852      	ldrb	r2, [r2, #1]
 8004ef2:	e7ca      	b.n	8004e8a <_strtod_l+0x1da>
 8004ef4:	4658      	mov	r0, fp
 8004ef6:	e7d3      	b.n	8004ea0 <_strtod_l+0x1f0>
 8004ef8:	2b08      	cmp	r3, #8
 8004efa:	dc04      	bgt.n	8004f06 <_strtod_l+0x256>
 8004efc:	9f06      	ldr	r7, [sp, #24]
 8004efe:	434f      	muls	r7, r1
 8004f00:	9706      	str	r7, [sp, #24]
 8004f02:	3301      	adds	r3, #1
 8004f04:	e7e2      	b.n	8004ecc <_strtod_l+0x21c>
 8004f06:	1c5f      	adds	r7, r3, #1
 8004f08:	2f10      	cmp	r7, #16
 8004f0a:	bfde      	ittt	le
 8004f0c:	9f05      	ldrle	r7, [sp, #20]
 8004f0e:	434f      	mulle	r7, r1
 8004f10:	9705      	strle	r7, [sp, #20]
 8004f12:	e7f6      	b.n	8004f02 <_strtod_l+0x252>
 8004f14:	2c10      	cmp	r4, #16
 8004f16:	bfdf      	itttt	le
 8004f18:	230a      	movle	r3, #10
 8004f1a:	9905      	ldrle	r1, [sp, #20]
 8004f1c:	fb03 2301 	mlale	r3, r3, r1, r2
 8004f20:	9305      	strle	r3, [sp, #20]
 8004f22:	e7e0      	b.n	8004ee6 <_strtod_l+0x236>
 8004f24:	2300      	movs	r3, #0
 8004f26:	9304      	str	r3, [sp, #16]
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e77b      	b.n	8004e24 <_strtod_l+0x174>
 8004f2c:	2700      	movs	r7, #0
 8004f2e:	1cb2      	adds	r2, r6, #2
 8004f30:	9219      	str	r2, [sp, #100]	; 0x64
 8004f32:	78b2      	ldrb	r2, [r6, #2]
 8004f34:	e784      	b.n	8004e40 <_strtod_l+0x190>
 8004f36:	bf00      	nop
 8004f38:	08008b9c 	.word	0x08008b9c
 8004f3c:	080088ec 	.word	0x080088ec
 8004f40:	7ff00000 	.word	0x7ff00000
 8004f44:	2701      	movs	r7, #1
 8004f46:	e7f2      	b.n	8004f2e <_strtod_l+0x27e>
 8004f48:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004f4a:	1c51      	adds	r1, r2, #1
 8004f4c:	9119      	str	r1, [sp, #100]	; 0x64
 8004f4e:	7852      	ldrb	r2, [r2, #1]
 8004f50:	2a30      	cmp	r2, #48	; 0x30
 8004f52:	d0f9      	beq.n	8004f48 <_strtod_l+0x298>
 8004f54:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004f58:	2908      	cmp	r1, #8
 8004f5a:	f63f af77 	bhi.w	8004e4c <_strtod_l+0x19c>
 8004f5e:	f04f 0e0a 	mov.w	lr, #10
 8004f62:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8004f66:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004f68:	9209      	str	r2, [sp, #36]	; 0x24
 8004f6a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004f6c:	1c51      	adds	r1, r2, #1
 8004f6e:	9119      	str	r1, [sp, #100]	; 0x64
 8004f70:	7852      	ldrb	r2, [r2, #1]
 8004f72:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8004f76:	2d09      	cmp	r5, #9
 8004f78:	d935      	bls.n	8004fe6 <_strtod_l+0x336>
 8004f7a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004f7c:	1b49      	subs	r1, r1, r5
 8004f7e:	2908      	cmp	r1, #8
 8004f80:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8004f84:	dc02      	bgt.n	8004f8c <_strtod_l+0x2dc>
 8004f86:	4565      	cmp	r5, ip
 8004f88:	bfa8      	it	ge
 8004f8a:	4665      	movge	r5, ip
 8004f8c:	b107      	cbz	r7, 8004f90 <_strtod_l+0x2e0>
 8004f8e:	426d      	negs	r5, r5
 8004f90:	2c00      	cmp	r4, #0
 8004f92:	d14c      	bne.n	800502e <_strtod_l+0x37e>
 8004f94:	9907      	ldr	r1, [sp, #28]
 8004f96:	4301      	orrs	r1, r0
 8004f98:	f47f aecb 	bne.w	8004d32 <_strtod_l+0x82>
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f47f aee4 	bne.w	8004d6a <_strtod_l+0xba>
 8004fa2:	2a69      	cmp	r2, #105	; 0x69
 8004fa4:	d026      	beq.n	8004ff4 <_strtod_l+0x344>
 8004fa6:	dc23      	bgt.n	8004ff0 <_strtod_l+0x340>
 8004fa8:	2a49      	cmp	r2, #73	; 0x49
 8004faa:	d023      	beq.n	8004ff4 <_strtod_l+0x344>
 8004fac:	2a4e      	cmp	r2, #78	; 0x4e
 8004fae:	f47f aedc 	bne.w	8004d6a <_strtod_l+0xba>
 8004fb2:	499d      	ldr	r1, [pc, #628]	; (8005228 <_strtod_l+0x578>)
 8004fb4:	a819      	add	r0, sp, #100	; 0x64
 8004fb6:	f002 f893 	bl	80070e0 <__match>
 8004fba:	2800      	cmp	r0, #0
 8004fbc:	f43f aed5 	beq.w	8004d6a <_strtod_l+0xba>
 8004fc0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	2b28      	cmp	r3, #40	; 0x28
 8004fc6:	d12c      	bne.n	8005022 <_strtod_l+0x372>
 8004fc8:	4998      	ldr	r1, [pc, #608]	; (800522c <_strtod_l+0x57c>)
 8004fca:	aa1c      	add	r2, sp, #112	; 0x70
 8004fcc:	a819      	add	r0, sp, #100	; 0x64
 8004fce:	f002 f89b 	bl	8007108 <__hexnan>
 8004fd2:	2805      	cmp	r0, #5
 8004fd4:	d125      	bne.n	8005022 <_strtod_l+0x372>
 8004fd6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fd8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8004fdc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004fe0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8004fe4:	e6a5      	b.n	8004d32 <_strtod_l+0x82>
 8004fe6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8004fea:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8004fee:	e7bc      	b.n	8004f6a <_strtod_l+0x2ba>
 8004ff0:	2a6e      	cmp	r2, #110	; 0x6e
 8004ff2:	e7dc      	b.n	8004fae <_strtod_l+0x2fe>
 8004ff4:	498e      	ldr	r1, [pc, #568]	; (8005230 <_strtod_l+0x580>)
 8004ff6:	a819      	add	r0, sp, #100	; 0x64
 8004ff8:	f002 f872 	bl	80070e0 <__match>
 8004ffc:	2800      	cmp	r0, #0
 8004ffe:	f43f aeb4 	beq.w	8004d6a <_strtod_l+0xba>
 8005002:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005004:	498b      	ldr	r1, [pc, #556]	; (8005234 <_strtod_l+0x584>)
 8005006:	3b01      	subs	r3, #1
 8005008:	a819      	add	r0, sp, #100	; 0x64
 800500a:	9319      	str	r3, [sp, #100]	; 0x64
 800500c:	f002 f868 	bl	80070e0 <__match>
 8005010:	b910      	cbnz	r0, 8005018 <_strtod_l+0x368>
 8005012:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005014:	3301      	adds	r3, #1
 8005016:	9319      	str	r3, [sp, #100]	; 0x64
 8005018:	f04f 0800 	mov.w	r8, #0
 800501c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8005238 <_strtod_l+0x588>
 8005020:	e687      	b.n	8004d32 <_strtod_l+0x82>
 8005022:	4886      	ldr	r0, [pc, #536]	; (800523c <_strtod_l+0x58c>)
 8005024:	f003 f8fa 	bl	800821c <nan>
 8005028:	4680      	mov	r8, r0
 800502a:	4689      	mov	r9, r1
 800502c:	e681      	b.n	8004d32 <_strtod_l+0x82>
 800502e:	9b04      	ldr	r3, [sp, #16]
 8005030:	f1bb 0f00 	cmp.w	fp, #0
 8005034:	bf08      	it	eq
 8005036:	46a3      	moveq	fp, r4
 8005038:	1aeb      	subs	r3, r5, r3
 800503a:	2c10      	cmp	r4, #16
 800503c:	9806      	ldr	r0, [sp, #24]
 800503e:	4626      	mov	r6, r4
 8005040:	9307      	str	r3, [sp, #28]
 8005042:	bfa8      	it	ge
 8005044:	2610      	movge	r6, #16
 8005046:	f7fb f9cd 	bl	80003e4 <__aeabi_ui2d>
 800504a:	2c09      	cmp	r4, #9
 800504c:	4680      	mov	r8, r0
 800504e:	4689      	mov	r9, r1
 8005050:	dd13      	ble.n	800507a <_strtod_l+0x3ca>
 8005052:	4b7b      	ldr	r3, [pc, #492]	; (8005240 <_strtod_l+0x590>)
 8005054:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005058:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800505c:	f7fb fa3c 	bl	80004d8 <__aeabi_dmul>
 8005060:	4680      	mov	r8, r0
 8005062:	9805      	ldr	r0, [sp, #20]
 8005064:	4689      	mov	r9, r1
 8005066:	f7fb f9bd 	bl	80003e4 <__aeabi_ui2d>
 800506a:	4602      	mov	r2, r0
 800506c:	460b      	mov	r3, r1
 800506e:	4640      	mov	r0, r8
 8005070:	4649      	mov	r1, r9
 8005072:	f7fb f87b 	bl	800016c <__adddf3>
 8005076:	4680      	mov	r8, r0
 8005078:	4689      	mov	r9, r1
 800507a:	2c0f      	cmp	r4, #15
 800507c:	dc36      	bgt.n	80050ec <_strtod_l+0x43c>
 800507e:	9b07      	ldr	r3, [sp, #28]
 8005080:	2b00      	cmp	r3, #0
 8005082:	f43f ae56 	beq.w	8004d32 <_strtod_l+0x82>
 8005086:	dd22      	ble.n	80050ce <_strtod_l+0x41e>
 8005088:	2b16      	cmp	r3, #22
 800508a:	dc09      	bgt.n	80050a0 <_strtod_l+0x3f0>
 800508c:	496c      	ldr	r1, [pc, #432]	; (8005240 <_strtod_l+0x590>)
 800508e:	4642      	mov	r2, r8
 8005090:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005094:	464b      	mov	r3, r9
 8005096:	e9d1 0100 	ldrd	r0, r1, [r1]
 800509a:	f7fb fa1d 	bl	80004d8 <__aeabi_dmul>
 800509e:	e7c3      	b.n	8005028 <_strtod_l+0x378>
 80050a0:	9a07      	ldr	r2, [sp, #28]
 80050a2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80050a6:	4293      	cmp	r3, r2
 80050a8:	db20      	blt.n	80050ec <_strtod_l+0x43c>
 80050aa:	4d65      	ldr	r5, [pc, #404]	; (8005240 <_strtod_l+0x590>)
 80050ac:	f1c4 040f 	rsb	r4, r4, #15
 80050b0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80050b4:	4642      	mov	r2, r8
 80050b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050ba:	464b      	mov	r3, r9
 80050bc:	f7fb fa0c 	bl	80004d8 <__aeabi_dmul>
 80050c0:	9b07      	ldr	r3, [sp, #28]
 80050c2:	1b1c      	subs	r4, r3, r4
 80050c4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80050c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80050cc:	e7e5      	b.n	800509a <_strtod_l+0x3ea>
 80050ce:	9b07      	ldr	r3, [sp, #28]
 80050d0:	3316      	adds	r3, #22
 80050d2:	db0b      	blt.n	80050ec <_strtod_l+0x43c>
 80050d4:	9b04      	ldr	r3, [sp, #16]
 80050d6:	4640      	mov	r0, r8
 80050d8:	1b5d      	subs	r5, r3, r5
 80050da:	4b59      	ldr	r3, [pc, #356]	; (8005240 <_strtod_l+0x590>)
 80050dc:	4649      	mov	r1, r9
 80050de:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80050e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80050e6:	f7fb fb21 	bl	800072c <__aeabi_ddiv>
 80050ea:	e79d      	b.n	8005028 <_strtod_l+0x378>
 80050ec:	9b07      	ldr	r3, [sp, #28]
 80050ee:	1ba6      	subs	r6, r4, r6
 80050f0:	441e      	add	r6, r3
 80050f2:	2e00      	cmp	r6, #0
 80050f4:	dd74      	ble.n	80051e0 <_strtod_l+0x530>
 80050f6:	f016 030f 	ands.w	r3, r6, #15
 80050fa:	d00a      	beq.n	8005112 <_strtod_l+0x462>
 80050fc:	4950      	ldr	r1, [pc, #320]	; (8005240 <_strtod_l+0x590>)
 80050fe:	4642      	mov	r2, r8
 8005100:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005104:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005108:	464b      	mov	r3, r9
 800510a:	f7fb f9e5 	bl	80004d8 <__aeabi_dmul>
 800510e:	4680      	mov	r8, r0
 8005110:	4689      	mov	r9, r1
 8005112:	f036 060f 	bics.w	r6, r6, #15
 8005116:	d052      	beq.n	80051be <_strtod_l+0x50e>
 8005118:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800511c:	dd27      	ble.n	800516e <_strtod_l+0x4be>
 800511e:	f04f 0b00 	mov.w	fp, #0
 8005122:	f8cd b010 	str.w	fp, [sp, #16]
 8005126:	f8cd b020 	str.w	fp, [sp, #32]
 800512a:	f8cd b018 	str.w	fp, [sp, #24]
 800512e:	2322      	movs	r3, #34	; 0x22
 8005130:	f04f 0800 	mov.w	r8, #0
 8005134:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8005238 <_strtod_l+0x588>
 8005138:	f8ca 3000 	str.w	r3, [sl]
 800513c:	9b08      	ldr	r3, [sp, #32]
 800513e:	2b00      	cmp	r3, #0
 8005140:	f43f adf7 	beq.w	8004d32 <_strtod_l+0x82>
 8005144:	4650      	mov	r0, sl
 8005146:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005148:	f002 f976 	bl	8007438 <_Bfree>
 800514c:	4650      	mov	r0, sl
 800514e:	9906      	ldr	r1, [sp, #24]
 8005150:	f002 f972 	bl	8007438 <_Bfree>
 8005154:	4650      	mov	r0, sl
 8005156:	9904      	ldr	r1, [sp, #16]
 8005158:	f002 f96e 	bl	8007438 <_Bfree>
 800515c:	4650      	mov	r0, sl
 800515e:	9908      	ldr	r1, [sp, #32]
 8005160:	f002 f96a 	bl	8007438 <_Bfree>
 8005164:	4659      	mov	r1, fp
 8005166:	4650      	mov	r0, sl
 8005168:	f002 f966 	bl	8007438 <_Bfree>
 800516c:	e5e1      	b.n	8004d32 <_strtod_l+0x82>
 800516e:	4b35      	ldr	r3, [pc, #212]	; (8005244 <_strtod_l+0x594>)
 8005170:	4640      	mov	r0, r8
 8005172:	9305      	str	r3, [sp, #20]
 8005174:	2300      	movs	r3, #0
 8005176:	4649      	mov	r1, r9
 8005178:	461f      	mov	r7, r3
 800517a:	1136      	asrs	r6, r6, #4
 800517c:	2e01      	cmp	r6, #1
 800517e:	dc21      	bgt.n	80051c4 <_strtod_l+0x514>
 8005180:	b10b      	cbz	r3, 8005186 <_strtod_l+0x4d6>
 8005182:	4680      	mov	r8, r0
 8005184:	4689      	mov	r9, r1
 8005186:	4b2f      	ldr	r3, [pc, #188]	; (8005244 <_strtod_l+0x594>)
 8005188:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800518c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005190:	4642      	mov	r2, r8
 8005192:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005196:	464b      	mov	r3, r9
 8005198:	f7fb f99e 	bl	80004d8 <__aeabi_dmul>
 800519c:	4b26      	ldr	r3, [pc, #152]	; (8005238 <_strtod_l+0x588>)
 800519e:	460a      	mov	r2, r1
 80051a0:	400b      	ands	r3, r1
 80051a2:	4929      	ldr	r1, [pc, #164]	; (8005248 <_strtod_l+0x598>)
 80051a4:	4680      	mov	r8, r0
 80051a6:	428b      	cmp	r3, r1
 80051a8:	d8b9      	bhi.n	800511e <_strtod_l+0x46e>
 80051aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80051ae:	428b      	cmp	r3, r1
 80051b0:	bf86      	itte	hi
 80051b2:	f04f 38ff 	movhi.w	r8, #4294967295
 80051b6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800524c <_strtod_l+0x59c>
 80051ba:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80051be:	2300      	movs	r3, #0
 80051c0:	9305      	str	r3, [sp, #20]
 80051c2:	e07f      	b.n	80052c4 <_strtod_l+0x614>
 80051c4:	07f2      	lsls	r2, r6, #31
 80051c6:	d505      	bpl.n	80051d4 <_strtod_l+0x524>
 80051c8:	9b05      	ldr	r3, [sp, #20]
 80051ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ce:	f7fb f983 	bl	80004d8 <__aeabi_dmul>
 80051d2:	2301      	movs	r3, #1
 80051d4:	9a05      	ldr	r2, [sp, #20]
 80051d6:	3701      	adds	r7, #1
 80051d8:	3208      	adds	r2, #8
 80051da:	1076      	asrs	r6, r6, #1
 80051dc:	9205      	str	r2, [sp, #20]
 80051de:	e7cd      	b.n	800517c <_strtod_l+0x4cc>
 80051e0:	d0ed      	beq.n	80051be <_strtod_l+0x50e>
 80051e2:	4276      	negs	r6, r6
 80051e4:	f016 020f 	ands.w	r2, r6, #15
 80051e8:	d00a      	beq.n	8005200 <_strtod_l+0x550>
 80051ea:	4b15      	ldr	r3, [pc, #84]	; (8005240 <_strtod_l+0x590>)
 80051ec:	4640      	mov	r0, r8
 80051ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051f2:	4649      	mov	r1, r9
 80051f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f8:	f7fb fa98 	bl	800072c <__aeabi_ddiv>
 80051fc:	4680      	mov	r8, r0
 80051fe:	4689      	mov	r9, r1
 8005200:	1136      	asrs	r6, r6, #4
 8005202:	d0dc      	beq.n	80051be <_strtod_l+0x50e>
 8005204:	2e1f      	cmp	r6, #31
 8005206:	dd23      	ble.n	8005250 <_strtod_l+0x5a0>
 8005208:	f04f 0b00 	mov.w	fp, #0
 800520c:	f8cd b010 	str.w	fp, [sp, #16]
 8005210:	f8cd b020 	str.w	fp, [sp, #32]
 8005214:	f8cd b018 	str.w	fp, [sp, #24]
 8005218:	2322      	movs	r3, #34	; 0x22
 800521a:	f04f 0800 	mov.w	r8, #0
 800521e:	f04f 0900 	mov.w	r9, #0
 8005222:	f8ca 3000 	str.w	r3, [sl]
 8005226:	e789      	b.n	800513c <_strtod_l+0x48c>
 8005228:	080088be 	.word	0x080088be
 800522c:	08008900 	.word	0x08008900
 8005230:	080088b6 	.word	0x080088b6
 8005234:	08008a44 	.word	0x08008a44
 8005238:	7ff00000 	.word	0x7ff00000
 800523c:	0800889a 	.word	0x0800889a
 8005240:	08008c38 	.word	0x08008c38
 8005244:	08008c10 	.word	0x08008c10
 8005248:	7ca00000 	.word	0x7ca00000
 800524c:	7fefffff 	.word	0x7fefffff
 8005250:	f016 0310 	ands.w	r3, r6, #16
 8005254:	bf18      	it	ne
 8005256:	236a      	movne	r3, #106	; 0x6a
 8005258:	4640      	mov	r0, r8
 800525a:	9305      	str	r3, [sp, #20]
 800525c:	4649      	mov	r1, r9
 800525e:	2300      	movs	r3, #0
 8005260:	4fb0      	ldr	r7, [pc, #704]	; (8005524 <_strtod_l+0x874>)
 8005262:	07f2      	lsls	r2, r6, #31
 8005264:	d504      	bpl.n	8005270 <_strtod_l+0x5c0>
 8005266:	e9d7 2300 	ldrd	r2, r3, [r7]
 800526a:	f7fb f935 	bl	80004d8 <__aeabi_dmul>
 800526e:	2301      	movs	r3, #1
 8005270:	1076      	asrs	r6, r6, #1
 8005272:	f107 0708 	add.w	r7, r7, #8
 8005276:	d1f4      	bne.n	8005262 <_strtod_l+0x5b2>
 8005278:	b10b      	cbz	r3, 800527e <_strtod_l+0x5ce>
 800527a:	4680      	mov	r8, r0
 800527c:	4689      	mov	r9, r1
 800527e:	9b05      	ldr	r3, [sp, #20]
 8005280:	b1c3      	cbz	r3, 80052b4 <_strtod_l+0x604>
 8005282:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005286:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800528a:	2b00      	cmp	r3, #0
 800528c:	4649      	mov	r1, r9
 800528e:	dd11      	ble.n	80052b4 <_strtod_l+0x604>
 8005290:	2b1f      	cmp	r3, #31
 8005292:	f340 8127 	ble.w	80054e4 <_strtod_l+0x834>
 8005296:	2b34      	cmp	r3, #52	; 0x34
 8005298:	bfd8      	it	le
 800529a:	f04f 33ff 	movle.w	r3, #4294967295
 800529e:	f04f 0800 	mov.w	r8, #0
 80052a2:	bfcf      	iteee	gt
 80052a4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80052a8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80052ac:	fa03 f202 	lslle.w	r2, r3, r2
 80052b0:	ea02 0901 	andle.w	r9, r2, r1
 80052b4:	2200      	movs	r2, #0
 80052b6:	2300      	movs	r3, #0
 80052b8:	4640      	mov	r0, r8
 80052ba:	4649      	mov	r1, r9
 80052bc:	f7fb fb74 	bl	80009a8 <__aeabi_dcmpeq>
 80052c0:	2800      	cmp	r0, #0
 80052c2:	d1a1      	bne.n	8005208 <_strtod_l+0x558>
 80052c4:	9b06      	ldr	r3, [sp, #24]
 80052c6:	465a      	mov	r2, fp
 80052c8:	9300      	str	r3, [sp, #0]
 80052ca:	4650      	mov	r0, sl
 80052cc:	4623      	mov	r3, r4
 80052ce:	9908      	ldr	r1, [sp, #32]
 80052d0:	f002 f91a 	bl	8007508 <__s2b>
 80052d4:	9008      	str	r0, [sp, #32]
 80052d6:	2800      	cmp	r0, #0
 80052d8:	f43f af21 	beq.w	800511e <_strtod_l+0x46e>
 80052dc:	9b04      	ldr	r3, [sp, #16]
 80052de:	f04f 0b00 	mov.w	fp, #0
 80052e2:	1b5d      	subs	r5, r3, r5
 80052e4:	9b07      	ldr	r3, [sp, #28]
 80052e6:	f8cd b010 	str.w	fp, [sp, #16]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	bfb4      	ite	lt
 80052ee:	462b      	movlt	r3, r5
 80052f0:	2300      	movge	r3, #0
 80052f2:	930e      	str	r3, [sp, #56]	; 0x38
 80052f4:	9b07      	ldr	r3, [sp, #28]
 80052f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80052fa:	9314      	str	r3, [sp, #80]	; 0x50
 80052fc:	9b08      	ldr	r3, [sp, #32]
 80052fe:	4650      	mov	r0, sl
 8005300:	6859      	ldr	r1, [r3, #4]
 8005302:	f002 f859 	bl	80073b8 <_Balloc>
 8005306:	9006      	str	r0, [sp, #24]
 8005308:	2800      	cmp	r0, #0
 800530a:	f43f af10 	beq.w	800512e <_strtod_l+0x47e>
 800530e:	9b08      	ldr	r3, [sp, #32]
 8005310:	300c      	adds	r0, #12
 8005312:	691a      	ldr	r2, [r3, #16]
 8005314:	f103 010c 	add.w	r1, r3, #12
 8005318:	3202      	adds	r2, #2
 800531a:	0092      	lsls	r2, r2, #2
 800531c:	f002 f824 	bl	8007368 <memcpy>
 8005320:	ab1c      	add	r3, sp, #112	; 0x70
 8005322:	9301      	str	r3, [sp, #4]
 8005324:	ab1b      	add	r3, sp, #108	; 0x6c
 8005326:	9300      	str	r3, [sp, #0]
 8005328:	4642      	mov	r2, r8
 800532a:	464b      	mov	r3, r9
 800532c:	4650      	mov	r0, sl
 800532e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8005332:	f002 fc2b 	bl	8007b8c <__d2b>
 8005336:	901a      	str	r0, [sp, #104]	; 0x68
 8005338:	2800      	cmp	r0, #0
 800533a:	f43f aef8 	beq.w	800512e <_strtod_l+0x47e>
 800533e:	2101      	movs	r1, #1
 8005340:	4650      	mov	r0, sl
 8005342:	f002 f979 	bl	8007638 <__i2b>
 8005346:	4603      	mov	r3, r0
 8005348:	9004      	str	r0, [sp, #16]
 800534a:	2800      	cmp	r0, #0
 800534c:	f43f aeef 	beq.w	800512e <_strtod_l+0x47e>
 8005350:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005352:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005354:	2d00      	cmp	r5, #0
 8005356:	bfab      	itete	ge
 8005358:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800535a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800535c:	18ee      	addge	r6, r5, r3
 800535e:	1b5c      	sublt	r4, r3, r5
 8005360:	9b05      	ldr	r3, [sp, #20]
 8005362:	bfa8      	it	ge
 8005364:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8005366:	eba5 0503 	sub.w	r5, r5, r3
 800536a:	4415      	add	r5, r2
 800536c:	4b6e      	ldr	r3, [pc, #440]	; (8005528 <_strtod_l+0x878>)
 800536e:	f105 35ff 	add.w	r5, r5, #4294967295
 8005372:	bfb8      	it	lt
 8005374:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005376:	429d      	cmp	r5, r3
 8005378:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800537c:	f280 80c4 	bge.w	8005508 <_strtod_l+0x858>
 8005380:	1b5b      	subs	r3, r3, r5
 8005382:	2b1f      	cmp	r3, #31
 8005384:	f04f 0701 	mov.w	r7, #1
 8005388:	eba2 0203 	sub.w	r2, r2, r3
 800538c:	f300 80b1 	bgt.w	80054f2 <_strtod_l+0x842>
 8005390:	2500      	movs	r5, #0
 8005392:	fa07 f303 	lsl.w	r3, r7, r3
 8005396:	930f      	str	r3, [sp, #60]	; 0x3c
 8005398:	18b7      	adds	r7, r6, r2
 800539a:	9b05      	ldr	r3, [sp, #20]
 800539c:	42be      	cmp	r6, r7
 800539e:	4414      	add	r4, r2
 80053a0:	441c      	add	r4, r3
 80053a2:	4633      	mov	r3, r6
 80053a4:	bfa8      	it	ge
 80053a6:	463b      	movge	r3, r7
 80053a8:	42a3      	cmp	r3, r4
 80053aa:	bfa8      	it	ge
 80053ac:	4623      	movge	r3, r4
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	bfc2      	ittt	gt
 80053b2:	1aff      	subgt	r7, r7, r3
 80053b4:	1ae4      	subgt	r4, r4, r3
 80053b6:	1af6      	subgt	r6, r6, r3
 80053b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	dd17      	ble.n	80053ee <_strtod_l+0x73e>
 80053be:	461a      	mov	r2, r3
 80053c0:	4650      	mov	r0, sl
 80053c2:	9904      	ldr	r1, [sp, #16]
 80053c4:	f002 f9f6 	bl	80077b4 <__pow5mult>
 80053c8:	9004      	str	r0, [sp, #16]
 80053ca:	2800      	cmp	r0, #0
 80053cc:	f43f aeaf 	beq.w	800512e <_strtod_l+0x47e>
 80053d0:	4601      	mov	r1, r0
 80053d2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80053d4:	4650      	mov	r0, sl
 80053d6:	f002 f945 	bl	8007664 <__multiply>
 80053da:	9009      	str	r0, [sp, #36]	; 0x24
 80053dc:	2800      	cmp	r0, #0
 80053de:	f43f aea6 	beq.w	800512e <_strtod_l+0x47e>
 80053e2:	4650      	mov	r0, sl
 80053e4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80053e6:	f002 f827 	bl	8007438 <_Bfree>
 80053ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053ec:	931a      	str	r3, [sp, #104]	; 0x68
 80053ee:	2f00      	cmp	r7, #0
 80053f0:	f300 808e 	bgt.w	8005510 <_strtod_l+0x860>
 80053f4:	9b07      	ldr	r3, [sp, #28]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	dd08      	ble.n	800540c <_strtod_l+0x75c>
 80053fa:	4650      	mov	r0, sl
 80053fc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80053fe:	9906      	ldr	r1, [sp, #24]
 8005400:	f002 f9d8 	bl	80077b4 <__pow5mult>
 8005404:	9006      	str	r0, [sp, #24]
 8005406:	2800      	cmp	r0, #0
 8005408:	f43f ae91 	beq.w	800512e <_strtod_l+0x47e>
 800540c:	2c00      	cmp	r4, #0
 800540e:	dd08      	ble.n	8005422 <_strtod_l+0x772>
 8005410:	4622      	mov	r2, r4
 8005412:	4650      	mov	r0, sl
 8005414:	9906      	ldr	r1, [sp, #24]
 8005416:	f002 fa27 	bl	8007868 <__lshift>
 800541a:	9006      	str	r0, [sp, #24]
 800541c:	2800      	cmp	r0, #0
 800541e:	f43f ae86 	beq.w	800512e <_strtod_l+0x47e>
 8005422:	2e00      	cmp	r6, #0
 8005424:	dd08      	ble.n	8005438 <_strtod_l+0x788>
 8005426:	4632      	mov	r2, r6
 8005428:	4650      	mov	r0, sl
 800542a:	9904      	ldr	r1, [sp, #16]
 800542c:	f002 fa1c 	bl	8007868 <__lshift>
 8005430:	9004      	str	r0, [sp, #16]
 8005432:	2800      	cmp	r0, #0
 8005434:	f43f ae7b 	beq.w	800512e <_strtod_l+0x47e>
 8005438:	4650      	mov	r0, sl
 800543a:	9a06      	ldr	r2, [sp, #24]
 800543c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800543e:	f002 fa9f 	bl	8007980 <__mdiff>
 8005442:	4683      	mov	fp, r0
 8005444:	2800      	cmp	r0, #0
 8005446:	f43f ae72 	beq.w	800512e <_strtod_l+0x47e>
 800544a:	2400      	movs	r4, #0
 800544c:	68c3      	ldr	r3, [r0, #12]
 800544e:	9904      	ldr	r1, [sp, #16]
 8005450:	60c4      	str	r4, [r0, #12]
 8005452:	930b      	str	r3, [sp, #44]	; 0x2c
 8005454:	f002 fa78 	bl	8007948 <__mcmp>
 8005458:	42a0      	cmp	r0, r4
 800545a:	da6b      	bge.n	8005534 <_strtod_l+0x884>
 800545c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800545e:	ea53 0308 	orrs.w	r3, r3, r8
 8005462:	f040 8091 	bne.w	8005588 <_strtod_l+0x8d8>
 8005466:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800546a:	2b00      	cmp	r3, #0
 800546c:	f040 808c 	bne.w	8005588 <_strtod_l+0x8d8>
 8005470:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005474:	0d1b      	lsrs	r3, r3, #20
 8005476:	051b      	lsls	r3, r3, #20
 8005478:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800547c:	f240 8084 	bls.w	8005588 <_strtod_l+0x8d8>
 8005480:	f8db 3014 	ldr.w	r3, [fp, #20]
 8005484:	b91b      	cbnz	r3, 800548e <_strtod_l+0x7de>
 8005486:	f8db 3010 	ldr.w	r3, [fp, #16]
 800548a:	2b01      	cmp	r3, #1
 800548c:	dd7c      	ble.n	8005588 <_strtod_l+0x8d8>
 800548e:	4659      	mov	r1, fp
 8005490:	2201      	movs	r2, #1
 8005492:	4650      	mov	r0, sl
 8005494:	f002 f9e8 	bl	8007868 <__lshift>
 8005498:	9904      	ldr	r1, [sp, #16]
 800549a:	4683      	mov	fp, r0
 800549c:	f002 fa54 	bl	8007948 <__mcmp>
 80054a0:	2800      	cmp	r0, #0
 80054a2:	dd71      	ble.n	8005588 <_strtod_l+0x8d8>
 80054a4:	9905      	ldr	r1, [sp, #20]
 80054a6:	464b      	mov	r3, r9
 80054a8:	4a20      	ldr	r2, [pc, #128]	; (800552c <_strtod_l+0x87c>)
 80054aa:	2900      	cmp	r1, #0
 80054ac:	f000 808c 	beq.w	80055c8 <_strtod_l+0x918>
 80054b0:	ea02 0109 	and.w	r1, r2, r9
 80054b4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80054b8:	f300 8086 	bgt.w	80055c8 <_strtod_l+0x918>
 80054bc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80054c0:	f77f aeaa 	ble.w	8005218 <_strtod_l+0x568>
 80054c4:	4640      	mov	r0, r8
 80054c6:	4649      	mov	r1, r9
 80054c8:	4b19      	ldr	r3, [pc, #100]	; (8005530 <_strtod_l+0x880>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	f7fb f804 	bl	80004d8 <__aeabi_dmul>
 80054d0:	460b      	mov	r3, r1
 80054d2:	4303      	orrs	r3, r0
 80054d4:	bf08      	it	eq
 80054d6:	2322      	moveq	r3, #34	; 0x22
 80054d8:	4680      	mov	r8, r0
 80054da:	4689      	mov	r9, r1
 80054dc:	bf08      	it	eq
 80054de:	f8ca 3000 	streq.w	r3, [sl]
 80054e2:	e62f      	b.n	8005144 <_strtod_l+0x494>
 80054e4:	f04f 32ff 	mov.w	r2, #4294967295
 80054e8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ec:	ea03 0808 	and.w	r8, r3, r8
 80054f0:	e6e0      	b.n	80052b4 <_strtod_l+0x604>
 80054f2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80054f6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80054fa:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80054fe:	35e2      	adds	r5, #226	; 0xe2
 8005500:	fa07 f505 	lsl.w	r5, r7, r5
 8005504:	970f      	str	r7, [sp, #60]	; 0x3c
 8005506:	e747      	b.n	8005398 <_strtod_l+0x6e8>
 8005508:	2301      	movs	r3, #1
 800550a:	2500      	movs	r5, #0
 800550c:	930f      	str	r3, [sp, #60]	; 0x3c
 800550e:	e743      	b.n	8005398 <_strtod_l+0x6e8>
 8005510:	463a      	mov	r2, r7
 8005512:	4650      	mov	r0, sl
 8005514:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005516:	f002 f9a7 	bl	8007868 <__lshift>
 800551a:	901a      	str	r0, [sp, #104]	; 0x68
 800551c:	2800      	cmp	r0, #0
 800551e:	f47f af69 	bne.w	80053f4 <_strtod_l+0x744>
 8005522:	e604      	b.n	800512e <_strtod_l+0x47e>
 8005524:	08008918 	.word	0x08008918
 8005528:	fffffc02 	.word	0xfffffc02
 800552c:	7ff00000 	.word	0x7ff00000
 8005530:	39500000 	.word	0x39500000
 8005534:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005538:	d165      	bne.n	8005606 <_strtod_l+0x956>
 800553a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800553c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005540:	b35a      	cbz	r2, 800559a <_strtod_l+0x8ea>
 8005542:	4a99      	ldr	r2, [pc, #612]	; (80057a8 <_strtod_l+0xaf8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d12b      	bne.n	80055a0 <_strtod_l+0x8f0>
 8005548:	9b05      	ldr	r3, [sp, #20]
 800554a:	4641      	mov	r1, r8
 800554c:	b303      	cbz	r3, 8005590 <_strtod_l+0x8e0>
 800554e:	464a      	mov	r2, r9
 8005550:	4b96      	ldr	r3, [pc, #600]	; (80057ac <_strtod_l+0xafc>)
 8005552:	4013      	ands	r3, r2
 8005554:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005558:	f04f 32ff 	mov.w	r2, #4294967295
 800555c:	d81b      	bhi.n	8005596 <_strtod_l+0x8e6>
 800555e:	0d1b      	lsrs	r3, r3, #20
 8005560:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005564:	fa02 f303 	lsl.w	r3, r2, r3
 8005568:	4299      	cmp	r1, r3
 800556a:	d119      	bne.n	80055a0 <_strtod_l+0x8f0>
 800556c:	4b90      	ldr	r3, [pc, #576]	; (80057b0 <_strtod_l+0xb00>)
 800556e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005570:	429a      	cmp	r2, r3
 8005572:	d102      	bne.n	800557a <_strtod_l+0x8ca>
 8005574:	3101      	adds	r1, #1
 8005576:	f43f adda 	beq.w	800512e <_strtod_l+0x47e>
 800557a:	f04f 0800 	mov.w	r8, #0
 800557e:	4b8b      	ldr	r3, [pc, #556]	; (80057ac <_strtod_l+0xafc>)
 8005580:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005582:	401a      	ands	r2, r3
 8005584:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8005588:	9b05      	ldr	r3, [sp, #20]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d19a      	bne.n	80054c4 <_strtod_l+0x814>
 800558e:	e5d9      	b.n	8005144 <_strtod_l+0x494>
 8005590:	f04f 33ff 	mov.w	r3, #4294967295
 8005594:	e7e8      	b.n	8005568 <_strtod_l+0x8b8>
 8005596:	4613      	mov	r3, r2
 8005598:	e7e6      	b.n	8005568 <_strtod_l+0x8b8>
 800559a:	ea53 0308 	orrs.w	r3, r3, r8
 800559e:	d081      	beq.n	80054a4 <_strtod_l+0x7f4>
 80055a0:	b1e5      	cbz	r5, 80055dc <_strtod_l+0x92c>
 80055a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055a4:	421d      	tst	r5, r3
 80055a6:	d0ef      	beq.n	8005588 <_strtod_l+0x8d8>
 80055a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055aa:	4640      	mov	r0, r8
 80055ac:	4649      	mov	r1, r9
 80055ae:	9a05      	ldr	r2, [sp, #20]
 80055b0:	b1c3      	cbz	r3, 80055e4 <_strtod_l+0x934>
 80055b2:	f7ff fb5b 	bl	8004c6c <sulp>
 80055b6:	4602      	mov	r2, r0
 80055b8:	460b      	mov	r3, r1
 80055ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80055be:	f7fa fdd5 	bl	800016c <__adddf3>
 80055c2:	4680      	mov	r8, r0
 80055c4:	4689      	mov	r9, r1
 80055c6:	e7df      	b.n	8005588 <_strtod_l+0x8d8>
 80055c8:	4013      	ands	r3, r2
 80055ca:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80055ce:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80055d2:	f04f 38ff 	mov.w	r8, #4294967295
 80055d6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80055da:	e7d5      	b.n	8005588 <_strtod_l+0x8d8>
 80055dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055de:	ea13 0f08 	tst.w	r3, r8
 80055e2:	e7e0      	b.n	80055a6 <_strtod_l+0x8f6>
 80055e4:	f7ff fb42 	bl	8004c6c <sulp>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80055f0:	f7fa fdba 	bl	8000168 <__aeabi_dsub>
 80055f4:	2200      	movs	r2, #0
 80055f6:	2300      	movs	r3, #0
 80055f8:	4680      	mov	r8, r0
 80055fa:	4689      	mov	r9, r1
 80055fc:	f7fb f9d4 	bl	80009a8 <__aeabi_dcmpeq>
 8005600:	2800      	cmp	r0, #0
 8005602:	d0c1      	beq.n	8005588 <_strtod_l+0x8d8>
 8005604:	e608      	b.n	8005218 <_strtod_l+0x568>
 8005606:	4658      	mov	r0, fp
 8005608:	9904      	ldr	r1, [sp, #16]
 800560a:	f002 fb1b 	bl	8007c44 <__ratio>
 800560e:	2200      	movs	r2, #0
 8005610:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005614:	4606      	mov	r6, r0
 8005616:	460f      	mov	r7, r1
 8005618:	f7fb f9da 	bl	80009d0 <__aeabi_dcmple>
 800561c:	2800      	cmp	r0, #0
 800561e:	d070      	beq.n	8005702 <_strtod_l+0xa52>
 8005620:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005622:	2b00      	cmp	r3, #0
 8005624:	d042      	beq.n	80056ac <_strtod_l+0x9fc>
 8005626:	2600      	movs	r6, #0
 8005628:	4f62      	ldr	r7, [pc, #392]	; (80057b4 <_strtod_l+0xb04>)
 800562a:	4d62      	ldr	r5, [pc, #392]	; (80057b4 <_strtod_l+0xb04>)
 800562c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800562e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005632:	0d1b      	lsrs	r3, r3, #20
 8005634:	051b      	lsls	r3, r3, #20
 8005636:	930f      	str	r3, [sp, #60]	; 0x3c
 8005638:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800563a:	4b5f      	ldr	r3, [pc, #380]	; (80057b8 <_strtod_l+0xb08>)
 800563c:	429a      	cmp	r2, r3
 800563e:	f040 80c3 	bne.w	80057c8 <_strtod_l+0xb18>
 8005642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005644:	4640      	mov	r0, r8
 8005646:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800564a:	4649      	mov	r1, r9
 800564c:	f002 fa24 	bl	8007a98 <__ulp>
 8005650:	4602      	mov	r2, r0
 8005652:	460b      	mov	r3, r1
 8005654:	4630      	mov	r0, r6
 8005656:	4639      	mov	r1, r7
 8005658:	f7fa ff3e 	bl	80004d8 <__aeabi_dmul>
 800565c:	4642      	mov	r2, r8
 800565e:	464b      	mov	r3, r9
 8005660:	f7fa fd84 	bl	800016c <__adddf3>
 8005664:	460b      	mov	r3, r1
 8005666:	4951      	ldr	r1, [pc, #324]	; (80057ac <_strtod_l+0xafc>)
 8005668:	4a54      	ldr	r2, [pc, #336]	; (80057bc <_strtod_l+0xb0c>)
 800566a:	4019      	ands	r1, r3
 800566c:	4291      	cmp	r1, r2
 800566e:	4680      	mov	r8, r0
 8005670:	d95d      	bls.n	800572e <_strtod_l+0xa7e>
 8005672:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005674:	4b4e      	ldr	r3, [pc, #312]	; (80057b0 <_strtod_l+0xb00>)
 8005676:	429a      	cmp	r2, r3
 8005678:	d103      	bne.n	8005682 <_strtod_l+0x9d2>
 800567a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800567c:	3301      	adds	r3, #1
 800567e:	f43f ad56 	beq.w	800512e <_strtod_l+0x47e>
 8005682:	f04f 38ff 	mov.w	r8, #4294967295
 8005686:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80057b0 <_strtod_l+0xb00>
 800568a:	4650      	mov	r0, sl
 800568c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800568e:	f001 fed3 	bl	8007438 <_Bfree>
 8005692:	4650      	mov	r0, sl
 8005694:	9906      	ldr	r1, [sp, #24]
 8005696:	f001 fecf 	bl	8007438 <_Bfree>
 800569a:	4650      	mov	r0, sl
 800569c:	9904      	ldr	r1, [sp, #16]
 800569e:	f001 fecb 	bl	8007438 <_Bfree>
 80056a2:	4659      	mov	r1, fp
 80056a4:	4650      	mov	r0, sl
 80056a6:	f001 fec7 	bl	8007438 <_Bfree>
 80056aa:	e627      	b.n	80052fc <_strtod_l+0x64c>
 80056ac:	f1b8 0f00 	cmp.w	r8, #0
 80056b0:	d119      	bne.n	80056e6 <_strtod_l+0xa36>
 80056b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056b8:	b9e3      	cbnz	r3, 80056f4 <_strtod_l+0xa44>
 80056ba:	2200      	movs	r2, #0
 80056bc:	4630      	mov	r0, r6
 80056be:	4639      	mov	r1, r7
 80056c0:	4b3c      	ldr	r3, [pc, #240]	; (80057b4 <_strtod_l+0xb04>)
 80056c2:	f7fb f97b 	bl	80009bc <__aeabi_dcmplt>
 80056c6:	b9c8      	cbnz	r0, 80056fc <_strtod_l+0xa4c>
 80056c8:	2200      	movs	r2, #0
 80056ca:	4630      	mov	r0, r6
 80056cc:	4639      	mov	r1, r7
 80056ce:	4b3c      	ldr	r3, [pc, #240]	; (80057c0 <_strtod_l+0xb10>)
 80056d0:	f7fa ff02 	bl	80004d8 <__aeabi_dmul>
 80056d4:	4604      	mov	r4, r0
 80056d6:	460d      	mov	r5, r1
 80056d8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80056dc:	9416      	str	r4, [sp, #88]	; 0x58
 80056de:	9317      	str	r3, [sp, #92]	; 0x5c
 80056e0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80056e4:	e7a2      	b.n	800562c <_strtod_l+0x97c>
 80056e6:	f1b8 0f01 	cmp.w	r8, #1
 80056ea:	d103      	bne.n	80056f4 <_strtod_l+0xa44>
 80056ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f43f ad92 	beq.w	8005218 <_strtod_l+0x568>
 80056f4:	2600      	movs	r6, #0
 80056f6:	2400      	movs	r4, #0
 80056f8:	4f32      	ldr	r7, [pc, #200]	; (80057c4 <_strtod_l+0xb14>)
 80056fa:	e796      	b.n	800562a <_strtod_l+0x97a>
 80056fc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80056fe:	4d30      	ldr	r5, [pc, #192]	; (80057c0 <_strtod_l+0xb10>)
 8005700:	e7ea      	b.n	80056d8 <_strtod_l+0xa28>
 8005702:	4b2f      	ldr	r3, [pc, #188]	; (80057c0 <_strtod_l+0xb10>)
 8005704:	2200      	movs	r2, #0
 8005706:	4630      	mov	r0, r6
 8005708:	4639      	mov	r1, r7
 800570a:	f7fa fee5 	bl	80004d8 <__aeabi_dmul>
 800570e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005710:	4604      	mov	r4, r0
 8005712:	460d      	mov	r5, r1
 8005714:	b933      	cbnz	r3, 8005724 <_strtod_l+0xa74>
 8005716:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800571a:	9010      	str	r0, [sp, #64]	; 0x40
 800571c:	9311      	str	r3, [sp, #68]	; 0x44
 800571e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005722:	e783      	b.n	800562c <_strtod_l+0x97c>
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800572c:	e7f7      	b.n	800571e <_strtod_l+0xa6e>
 800572e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005732:	9b05      	ldr	r3, [sp, #20]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d1a8      	bne.n	800568a <_strtod_l+0x9da>
 8005738:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800573c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800573e:	0d1b      	lsrs	r3, r3, #20
 8005740:	051b      	lsls	r3, r3, #20
 8005742:	429a      	cmp	r2, r3
 8005744:	d1a1      	bne.n	800568a <_strtod_l+0x9da>
 8005746:	4620      	mov	r0, r4
 8005748:	4629      	mov	r1, r5
 800574a:	f7fb fa25 	bl	8000b98 <__aeabi_d2lz>
 800574e:	f7fa fe95 	bl	800047c <__aeabi_l2d>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	4620      	mov	r0, r4
 8005758:	4629      	mov	r1, r5
 800575a:	f7fa fd05 	bl	8000168 <__aeabi_dsub>
 800575e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005760:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005764:	ea43 0308 	orr.w	r3, r3, r8
 8005768:	4313      	orrs	r3, r2
 800576a:	4604      	mov	r4, r0
 800576c:	460d      	mov	r5, r1
 800576e:	d066      	beq.n	800583e <_strtod_l+0xb8e>
 8005770:	a309      	add	r3, pc, #36	; (adr r3, 8005798 <_strtod_l+0xae8>)
 8005772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005776:	f7fb f921 	bl	80009bc <__aeabi_dcmplt>
 800577a:	2800      	cmp	r0, #0
 800577c:	f47f ace2 	bne.w	8005144 <_strtod_l+0x494>
 8005780:	a307      	add	r3, pc, #28	; (adr r3, 80057a0 <_strtod_l+0xaf0>)
 8005782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005786:	4620      	mov	r0, r4
 8005788:	4629      	mov	r1, r5
 800578a:	f7fb f935 	bl	80009f8 <__aeabi_dcmpgt>
 800578e:	2800      	cmp	r0, #0
 8005790:	f43f af7b 	beq.w	800568a <_strtod_l+0x9da>
 8005794:	e4d6      	b.n	8005144 <_strtod_l+0x494>
 8005796:	bf00      	nop
 8005798:	94a03595 	.word	0x94a03595
 800579c:	3fdfffff 	.word	0x3fdfffff
 80057a0:	35afe535 	.word	0x35afe535
 80057a4:	3fe00000 	.word	0x3fe00000
 80057a8:	000fffff 	.word	0x000fffff
 80057ac:	7ff00000 	.word	0x7ff00000
 80057b0:	7fefffff 	.word	0x7fefffff
 80057b4:	3ff00000 	.word	0x3ff00000
 80057b8:	7fe00000 	.word	0x7fe00000
 80057bc:	7c9fffff 	.word	0x7c9fffff
 80057c0:	3fe00000 	.word	0x3fe00000
 80057c4:	bff00000 	.word	0xbff00000
 80057c8:	9b05      	ldr	r3, [sp, #20]
 80057ca:	b313      	cbz	r3, 8005812 <_strtod_l+0xb62>
 80057cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057ce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80057d2:	d81e      	bhi.n	8005812 <_strtod_l+0xb62>
 80057d4:	a326      	add	r3, pc, #152	; (adr r3, 8005870 <_strtod_l+0xbc0>)
 80057d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057da:	4620      	mov	r0, r4
 80057dc:	4629      	mov	r1, r5
 80057de:	f7fb f8f7 	bl	80009d0 <__aeabi_dcmple>
 80057e2:	b190      	cbz	r0, 800580a <_strtod_l+0xb5a>
 80057e4:	4629      	mov	r1, r5
 80057e6:	4620      	mov	r0, r4
 80057e8:	f7fb f94e 	bl	8000a88 <__aeabi_d2uiz>
 80057ec:	2801      	cmp	r0, #1
 80057ee:	bf38      	it	cc
 80057f0:	2001      	movcc	r0, #1
 80057f2:	f7fa fdf7 	bl	80003e4 <__aeabi_ui2d>
 80057f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057f8:	4604      	mov	r4, r0
 80057fa:	460d      	mov	r5, r1
 80057fc:	b9d3      	cbnz	r3, 8005834 <_strtod_l+0xb84>
 80057fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005802:	9012      	str	r0, [sp, #72]	; 0x48
 8005804:	9313      	str	r3, [sp, #76]	; 0x4c
 8005806:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800580a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800580c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005810:	1a9f      	subs	r7, r3, r2
 8005812:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005816:	f002 f93f 	bl	8007a98 <__ulp>
 800581a:	4602      	mov	r2, r0
 800581c:	460b      	mov	r3, r1
 800581e:	4630      	mov	r0, r6
 8005820:	4639      	mov	r1, r7
 8005822:	f7fa fe59 	bl	80004d8 <__aeabi_dmul>
 8005826:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800582a:	f7fa fc9f 	bl	800016c <__adddf3>
 800582e:	4680      	mov	r8, r0
 8005830:	4689      	mov	r9, r1
 8005832:	e77e      	b.n	8005732 <_strtod_l+0xa82>
 8005834:	4602      	mov	r2, r0
 8005836:	460b      	mov	r3, r1
 8005838:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800583c:	e7e3      	b.n	8005806 <_strtod_l+0xb56>
 800583e:	a30e      	add	r3, pc, #56	; (adr r3, 8005878 <_strtod_l+0xbc8>)
 8005840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005844:	f7fb f8ba 	bl	80009bc <__aeabi_dcmplt>
 8005848:	e7a1      	b.n	800578e <_strtod_l+0xade>
 800584a:	2300      	movs	r3, #0
 800584c:	930a      	str	r3, [sp, #40]	; 0x28
 800584e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005850:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005852:	6013      	str	r3, [r2, #0]
 8005854:	f7ff ba71 	b.w	8004d3a <_strtod_l+0x8a>
 8005858:	2a65      	cmp	r2, #101	; 0x65
 800585a:	f43f ab63 	beq.w	8004f24 <_strtod_l+0x274>
 800585e:	2a45      	cmp	r2, #69	; 0x45
 8005860:	f43f ab60 	beq.w	8004f24 <_strtod_l+0x274>
 8005864:	2301      	movs	r3, #1
 8005866:	f7ff bb95 	b.w	8004f94 <_strtod_l+0x2e4>
 800586a:	bf00      	nop
 800586c:	f3af 8000 	nop.w
 8005870:	ffc00000 	.word	0xffc00000
 8005874:	41dfffff 	.word	0x41dfffff
 8005878:	94a03595 	.word	0x94a03595
 800587c:	3fcfffff 	.word	0x3fcfffff

08005880 <_strtod_r>:
 8005880:	4b01      	ldr	r3, [pc, #4]	; (8005888 <_strtod_r+0x8>)
 8005882:	f7ff ba15 	b.w	8004cb0 <_strtod_l>
 8005886:	bf00      	nop
 8005888:	20000088 	.word	0x20000088

0800588c <_strtol_l.constprop.0>:
 800588c:	2b01      	cmp	r3, #1
 800588e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005892:	4680      	mov	r8, r0
 8005894:	d001      	beq.n	800589a <_strtol_l.constprop.0+0xe>
 8005896:	2b24      	cmp	r3, #36	; 0x24
 8005898:	d906      	bls.n	80058a8 <_strtol_l.constprop.0+0x1c>
 800589a:	f7fe f9b9 	bl	8003c10 <__errno>
 800589e:	2316      	movs	r3, #22
 80058a0:	6003      	str	r3, [r0, #0]
 80058a2:	2000      	movs	r0, #0
 80058a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058a8:	460d      	mov	r5, r1
 80058aa:	4f35      	ldr	r7, [pc, #212]	; (8005980 <_strtol_l.constprop.0+0xf4>)
 80058ac:	4628      	mov	r0, r5
 80058ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80058b2:	5de6      	ldrb	r6, [r4, r7]
 80058b4:	f016 0608 	ands.w	r6, r6, #8
 80058b8:	d1f8      	bne.n	80058ac <_strtol_l.constprop.0+0x20>
 80058ba:	2c2d      	cmp	r4, #45	; 0x2d
 80058bc:	d12f      	bne.n	800591e <_strtol_l.constprop.0+0x92>
 80058be:	2601      	movs	r6, #1
 80058c0:	782c      	ldrb	r4, [r5, #0]
 80058c2:	1c85      	adds	r5, r0, #2
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d057      	beq.n	8005978 <_strtol_l.constprop.0+0xec>
 80058c8:	2b10      	cmp	r3, #16
 80058ca:	d109      	bne.n	80058e0 <_strtol_l.constprop.0+0x54>
 80058cc:	2c30      	cmp	r4, #48	; 0x30
 80058ce:	d107      	bne.n	80058e0 <_strtol_l.constprop.0+0x54>
 80058d0:	7828      	ldrb	r0, [r5, #0]
 80058d2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80058d6:	2858      	cmp	r0, #88	; 0x58
 80058d8:	d149      	bne.n	800596e <_strtol_l.constprop.0+0xe2>
 80058da:	2310      	movs	r3, #16
 80058dc:	786c      	ldrb	r4, [r5, #1]
 80058de:	3502      	adds	r5, #2
 80058e0:	2700      	movs	r7, #0
 80058e2:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80058e6:	f10e 3eff 	add.w	lr, lr, #4294967295
 80058ea:	fbbe f9f3 	udiv	r9, lr, r3
 80058ee:	4638      	mov	r0, r7
 80058f0:	fb03 ea19 	mls	sl, r3, r9, lr
 80058f4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80058f8:	f1bc 0f09 	cmp.w	ip, #9
 80058fc:	d814      	bhi.n	8005928 <_strtol_l.constprop.0+0x9c>
 80058fe:	4664      	mov	r4, ip
 8005900:	42a3      	cmp	r3, r4
 8005902:	dd22      	ble.n	800594a <_strtol_l.constprop.0+0xbe>
 8005904:	2f00      	cmp	r7, #0
 8005906:	db1d      	blt.n	8005944 <_strtol_l.constprop.0+0xb8>
 8005908:	4581      	cmp	r9, r0
 800590a:	d31b      	bcc.n	8005944 <_strtol_l.constprop.0+0xb8>
 800590c:	d101      	bne.n	8005912 <_strtol_l.constprop.0+0x86>
 800590e:	45a2      	cmp	sl, r4
 8005910:	db18      	blt.n	8005944 <_strtol_l.constprop.0+0xb8>
 8005912:	2701      	movs	r7, #1
 8005914:	fb00 4003 	mla	r0, r0, r3, r4
 8005918:	f815 4b01 	ldrb.w	r4, [r5], #1
 800591c:	e7ea      	b.n	80058f4 <_strtol_l.constprop.0+0x68>
 800591e:	2c2b      	cmp	r4, #43	; 0x2b
 8005920:	bf04      	itt	eq
 8005922:	782c      	ldrbeq	r4, [r5, #0]
 8005924:	1c85      	addeq	r5, r0, #2
 8005926:	e7cd      	b.n	80058c4 <_strtol_l.constprop.0+0x38>
 8005928:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800592c:	f1bc 0f19 	cmp.w	ip, #25
 8005930:	d801      	bhi.n	8005936 <_strtol_l.constprop.0+0xaa>
 8005932:	3c37      	subs	r4, #55	; 0x37
 8005934:	e7e4      	b.n	8005900 <_strtol_l.constprop.0+0x74>
 8005936:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800593a:	f1bc 0f19 	cmp.w	ip, #25
 800593e:	d804      	bhi.n	800594a <_strtol_l.constprop.0+0xbe>
 8005940:	3c57      	subs	r4, #87	; 0x57
 8005942:	e7dd      	b.n	8005900 <_strtol_l.constprop.0+0x74>
 8005944:	f04f 37ff 	mov.w	r7, #4294967295
 8005948:	e7e6      	b.n	8005918 <_strtol_l.constprop.0+0x8c>
 800594a:	2f00      	cmp	r7, #0
 800594c:	da07      	bge.n	800595e <_strtol_l.constprop.0+0xd2>
 800594e:	2322      	movs	r3, #34	; 0x22
 8005950:	4670      	mov	r0, lr
 8005952:	f8c8 3000 	str.w	r3, [r8]
 8005956:	2a00      	cmp	r2, #0
 8005958:	d0a4      	beq.n	80058a4 <_strtol_l.constprop.0+0x18>
 800595a:	1e69      	subs	r1, r5, #1
 800595c:	e005      	b.n	800596a <_strtol_l.constprop.0+0xde>
 800595e:	b106      	cbz	r6, 8005962 <_strtol_l.constprop.0+0xd6>
 8005960:	4240      	negs	r0, r0
 8005962:	2a00      	cmp	r2, #0
 8005964:	d09e      	beq.n	80058a4 <_strtol_l.constprop.0+0x18>
 8005966:	2f00      	cmp	r7, #0
 8005968:	d1f7      	bne.n	800595a <_strtol_l.constprop.0+0xce>
 800596a:	6011      	str	r1, [r2, #0]
 800596c:	e79a      	b.n	80058a4 <_strtol_l.constprop.0+0x18>
 800596e:	2430      	movs	r4, #48	; 0x30
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1b5      	bne.n	80058e0 <_strtol_l.constprop.0+0x54>
 8005974:	2308      	movs	r3, #8
 8005976:	e7b3      	b.n	80058e0 <_strtol_l.constprop.0+0x54>
 8005978:	2c30      	cmp	r4, #48	; 0x30
 800597a:	d0a9      	beq.n	80058d0 <_strtol_l.constprop.0+0x44>
 800597c:	230a      	movs	r3, #10
 800597e:	e7af      	b.n	80058e0 <_strtol_l.constprop.0+0x54>
 8005980:	08008941 	.word	0x08008941

08005984 <_strtol_r>:
 8005984:	f7ff bf82 	b.w	800588c <_strtol_l.constprop.0>

08005988 <__swbuf_r>:
 8005988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800598a:	460e      	mov	r6, r1
 800598c:	4614      	mov	r4, r2
 800598e:	4605      	mov	r5, r0
 8005990:	b118      	cbz	r0, 800599a <__swbuf_r+0x12>
 8005992:	6983      	ldr	r3, [r0, #24]
 8005994:	b90b      	cbnz	r3, 800599a <__swbuf_r+0x12>
 8005996:	f001 f84f 	bl	8006a38 <__sinit>
 800599a:	4b21      	ldr	r3, [pc, #132]	; (8005a20 <__swbuf_r+0x98>)
 800599c:	429c      	cmp	r4, r3
 800599e:	d12b      	bne.n	80059f8 <__swbuf_r+0x70>
 80059a0:	686c      	ldr	r4, [r5, #4]
 80059a2:	69a3      	ldr	r3, [r4, #24]
 80059a4:	60a3      	str	r3, [r4, #8]
 80059a6:	89a3      	ldrh	r3, [r4, #12]
 80059a8:	071a      	lsls	r2, r3, #28
 80059aa:	d52f      	bpl.n	8005a0c <__swbuf_r+0x84>
 80059ac:	6923      	ldr	r3, [r4, #16]
 80059ae:	b36b      	cbz	r3, 8005a0c <__swbuf_r+0x84>
 80059b0:	6923      	ldr	r3, [r4, #16]
 80059b2:	6820      	ldr	r0, [r4, #0]
 80059b4:	b2f6      	uxtb	r6, r6
 80059b6:	1ac0      	subs	r0, r0, r3
 80059b8:	6963      	ldr	r3, [r4, #20]
 80059ba:	4637      	mov	r7, r6
 80059bc:	4283      	cmp	r3, r0
 80059be:	dc04      	bgt.n	80059ca <__swbuf_r+0x42>
 80059c0:	4621      	mov	r1, r4
 80059c2:	4628      	mov	r0, r5
 80059c4:	f000 ffa4 	bl	8006910 <_fflush_r>
 80059c8:	bb30      	cbnz	r0, 8005a18 <__swbuf_r+0x90>
 80059ca:	68a3      	ldr	r3, [r4, #8]
 80059cc:	3001      	adds	r0, #1
 80059ce:	3b01      	subs	r3, #1
 80059d0:	60a3      	str	r3, [r4, #8]
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	1c5a      	adds	r2, r3, #1
 80059d6:	6022      	str	r2, [r4, #0]
 80059d8:	701e      	strb	r6, [r3, #0]
 80059da:	6963      	ldr	r3, [r4, #20]
 80059dc:	4283      	cmp	r3, r0
 80059de:	d004      	beq.n	80059ea <__swbuf_r+0x62>
 80059e0:	89a3      	ldrh	r3, [r4, #12]
 80059e2:	07db      	lsls	r3, r3, #31
 80059e4:	d506      	bpl.n	80059f4 <__swbuf_r+0x6c>
 80059e6:	2e0a      	cmp	r6, #10
 80059e8:	d104      	bne.n	80059f4 <__swbuf_r+0x6c>
 80059ea:	4621      	mov	r1, r4
 80059ec:	4628      	mov	r0, r5
 80059ee:	f000 ff8f 	bl	8006910 <_fflush_r>
 80059f2:	b988      	cbnz	r0, 8005a18 <__swbuf_r+0x90>
 80059f4:	4638      	mov	r0, r7
 80059f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059f8:	4b0a      	ldr	r3, [pc, #40]	; (8005a24 <__swbuf_r+0x9c>)
 80059fa:	429c      	cmp	r4, r3
 80059fc:	d101      	bne.n	8005a02 <__swbuf_r+0x7a>
 80059fe:	68ac      	ldr	r4, [r5, #8]
 8005a00:	e7cf      	b.n	80059a2 <__swbuf_r+0x1a>
 8005a02:	4b09      	ldr	r3, [pc, #36]	; (8005a28 <__swbuf_r+0xa0>)
 8005a04:	429c      	cmp	r4, r3
 8005a06:	bf08      	it	eq
 8005a08:	68ec      	ldreq	r4, [r5, #12]
 8005a0a:	e7ca      	b.n	80059a2 <__swbuf_r+0x1a>
 8005a0c:	4621      	mov	r1, r4
 8005a0e:	4628      	mov	r0, r5
 8005a10:	f000 f80c 	bl	8005a2c <__swsetup_r>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	d0cb      	beq.n	80059b0 <__swbuf_r+0x28>
 8005a18:	f04f 37ff 	mov.w	r7, #4294967295
 8005a1c:	e7ea      	b.n	80059f4 <__swbuf_r+0x6c>
 8005a1e:	bf00      	nop
 8005a20:	08008af4 	.word	0x08008af4
 8005a24:	08008b14 	.word	0x08008b14
 8005a28:	08008ad4 	.word	0x08008ad4

08005a2c <__swsetup_r>:
 8005a2c:	4b32      	ldr	r3, [pc, #200]	; (8005af8 <__swsetup_r+0xcc>)
 8005a2e:	b570      	push	{r4, r5, r6, lr}
 8005a30:	681d      	ldr	r5, [r3, #0]
 8005a32:	4606      	mov	r6, r0
 8005a34:	460c      	mov	r4, r1
 8005a36:	b125      	cbz	r5, 8005a42 <__swsetup_r+0x16>
 8005a38:	69ab      	ldr	r3, [r5, #24]
 8005a3a:	b913      	cbnz	r3, 8005a42 <__swsetup_r+0x16>
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	f000 fffb 	bl	8006a38 <__sinit>
 8005a42:	4b2e      	ldr	r3, [pc, #184]	; (8005afc <__swsetup_r+0xd0>)
 8005a44:	429c      	cmp	r4, r3
 8005a46:	d10f      	bne.n	8005a68 <__swsetup_r+0x3c>
 8005a48:	686c      	ldr	r4, [r5, #4]
 8005a4a:	89a3      	ldrh	r3, [r4, #12]
 8005a4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a50:	0719      	lsls	r1, r3, #28
 8005a52:	d42c      	bmi.n	8005aae <__swsetup_r+0x82>
 8005a54:	06dd      	lsls	r5, r3, #27
 8005a56:	d411      	bmi.n	8005a7c <__swsetup_r+0x50>
 8005a58:	2309      	movs	r3, #9
 8005a5a:	6033      	str	r3, [r6, #0]
 8005a5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005a60:	f04f 30ff 	mov.w	r0, #4294967295
 8005a64:	81a3      	strh	r3, [r4, #12]
 8005a66:	e03e      	b.n	8005ae6 <__swsetup_r+0xba>
 8005a68:	4b25      	ldr	r3, [pc, #148]	; (8005b00 <__swsetup_r+0xd4>)
 8005a6a:	429c      	cmp	r4, r3
 8005a6c:	d101      	bne.n	8005a72 <__swsetup_r+0x46>
 8005a6e:	68ac      	ldr	r4, [r5, #8]
 8005a70:	e7eb      	b.n	8005a4a <__swsetup_r+0x1e>
 8005a72:	4b24      	ldr	r3, [pc, #144]	; (8005b04 <__swsetup_r+0xd8>)
 8005a74:	429c      	cmp	r4, r3
 8005a76:	bf08      	it	eq
 8005a78:	68ec      	ldreq	r4, [r5, #12]
 8005a7a:	e7e6      	b.n	8005a4a <__swsetup_r+0x1e>
 8005a7c:	0758      	lsls	r0, r3, #29
 8005a7e:	d512      	bpl.n	8005aa6 <__swsetup_r+0x7a>
 8005a80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a82:	b141      	cbz	r1, 8005a96 <__swsetup_r+0x6a>
 8005a84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a88:	4299      	cmp	r1, r3
 8005a8a:	d002      	beq.n	8005a92 <__swsetup_r+0x66>
 8005a8c:	4630      	mov	r0, r6
 8005a8e:	f002 f95f 	bl	8007d50 <_free_r>
 8005a92:	2300      	movs	r3, #0
 8005a94:	6363      	str	r3, [r4, #52]	; 0x34
 8005a96:	89a3      	ldrh	r3, [r4, #12]
 8005a98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005a9c:	81a3      	strh	r3, [r4, #12]
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	6063      	str	r3, [r4, #4]
 8005aa2:	6923      	ldr	r3, [r4, #16]
 8005aa4:	6023      	str	r3, [r4, #0]
 8005aa6:	89a3      	ldrh	r3, [r4, #12]
 8005aa8:	f043 0308 	orr.w	r3, r3, #8
 8005aac:	81a3      	strh	r3, [r4, #12]
 8005aae:	6923      	ldr	r3, [r4, #16]
 8005ab0:	b94b      	cbnz	r3, 8005ac6 <__swsetup_r+0x9a>
 8005ab2:	89a3      	ldrh	r3, [r4, #12]
 8005ab4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005ab8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005abc:	d003      	beq.n	8005ac6 <__swsetup_r+0x9a>
 8005abe:	4621      	mov	r1, r4
 8005ac0:	4630      	mov	r0, r6
 8005ac2:	f001 fbe9 	bl	8007298 <__smakebuf_r>
 8005ac6:	89a0      	ldrh	r0, [r4, #12]
 8005ac8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005acc:	f010 0301 	ands.w	r3, r0, #1
 8005ad0:	d00a      	beq.n	8005ae8 <__swsetup_r+0xbc>
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	60a3      	str	r3, [r4, #8]
 8005ad6:	6963      	ldr	r3, [r4, #20]
 8005ad8:	425b      	negs	r3, r3
 8005ada:	61a3      	str	r3, [r4, #24]
 8005adc:	6923      	ldr	r3, [r4, #16]
 8005ade:	b943      	cbnz	r3, 8005af2 <__swsetup_r+0xc6>
 8005ae0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ae4:	d1ba      	bne.n	8005a5c <__swsetup_r+0x30>
 8005ae6:	bd70      	pop	{r4, r5, r6, pc}
 8005ae8:	0781      	lsls	r1, r0, #30
 8005aea:	bf58      	it	pl
 8005aec:	6963      	ldrpl	r3, [r4, #20]
 8005aee:	60a3      	str	r3, [r4, #8]
 8005af0:	e7f4      	b.n	8005adc <__swsetup_r+0xb0>
 8005af2:	2000      	movs	r0, #0
 8005af4:	e7f7      	b.n	8005ae6 <__swsetup_r+0xba>
 8005af6:	bf00      	nop
 8005af8:	20000020 	.word	0x20000020
 8005afc:	08008af4 	.word	0x08008af4
 8005b00:	08008b14 	.word	0x08008b14
 8005b04:	08008ad4 	.word	0x08008ad4

08005b08 <abort>:
 8005b08:	2006      	movs	r0, #6
 8005b0a:	b508      	push	{r3, lr}
 8005b0c:	f002 fbc4 	bl	8008298 <raise>
 8005b10:	2001      	movs	r0, #1
 8005b12:	f7fb fe71 	bl	80017f8 <_exit>

08005b16 <quorem>:
 8005b16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b1a:	6903      	ldr	r3, [r0, #16]
 8005b1c:	690c      	ldr	r4, [r1, #16]
 8005b1e:	4607      	mov	r7, r0
 8005b20:	42a3      	cmp	r3, r4
 8005b22:	f2c0 8082 	blt.w	8005c2a <quorem+0x114>
 8005b26:	3c01      	subs	r4, #1
 8005b28:	f100 0514 	add.w	r5, r0, #20
 8005b2c:	f101 0814 	add.w	r8, r1, #20
 8005b30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b34:	9301      	str	r3, [sp, #4]
 8005b36:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	429a      	cmp	r2, r3
 8005b42:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b46:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005b4a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005b4e:	d331      	bcc.n	8005bb4 <quorem+0x9e>
 8005b50:	f04f 0e00 	mov.w	lr, #0
 8005b54:	4640      	mov	r0, r8
 8005b56:	46ac      	mov	ip, r5
 8005b58:	46f2      	mov	sl, lr
 8005b5a:	f850 2b04 	ldr.w	r2, [r0], #4
 8005b5e:	b293      	uxth	r3, r2
 8005b60:	fb06 e303 	mla	r3, r6, r3, lr
 8005b64:	0c12      	lsrs	r2, r2, #16
 8005b66:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	fb06 e202 	mla	r2, r6, r2, lr
 8005b70:	ebaa 0303 	sub.w	r3, sl, r3
 8005b74:	f8dc a000 	ldr.w	sl, [ip]
 8005b78:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005b7c:	fa1f fa8a 	uxth.w	sl, sl
 8005b80:	4453      	add	r3, sl
 8005b82:	f8dc a000 	ldr.w	sl, [ip]
 8005b86:	b292      	uxth	r2, r2
 8005b88:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005b8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b96:	4581      	cmp	r9, r0
 8005b98:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005b9c:	f84c 3b04 	str.w	r3, [ip], #4
 8005ba0:	d2db      	bcs.n	8005b5a <quorem+0x44>
 8005ba2:	f855 300b 	ldr.w	r3, [r5, fp]
 8005ba6:	b92b      	cbnz	r3, 8005bb4 <quorem+0x9e>
 8005ba8:	9b01      	ldr	r3, [sp, #4]
 8005baa:	3b04      	subs	r3, #4
 8005bac:	429d      	cmp	r5, r3
 8005bae:	461a      	mov	r2, r3
 8005bb0:	d32f      	bcc.n	8005c12 <quorem+0xfc>
 8005bb2:	613c      	str	r4, [r7, #16]
 8005bb4:	4638      	mov	r0, r7
 8005bb6:	f001 fec7 	bl	8007948 <__mcmp>
 8005bba:	2800      	cmp	r0, #0
 8005bbc:	db25      	blt.n	8005c0a <quorem+0xf4>
 8005bbe:	4628      	mov	r0, r5
 8005bc0:	f04f 0c00 	mov.w	ip, #0
 8005bc4:	3601      	adds	r6, #1
 8005bc6:	f858 1b04 	ldr.w	r1, [r8], #4
 8005bca:	f8d0 e000 	ldr.w	lr, [r0]
 8005bce:	b28b      	uxth	r3, r1
 8005bd0:	ebac 0303 	sub.w	r3, ip, r3
 8005bd4:	fa1f f28e 	uxth.w	r2, lr
 8005bd8:	4413      	add	r3, r2
 8005bda:	0c0a      	lsrs	r2, r1, #16
 8005bdc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005be0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bea:	45c1      	cmp	r9, r8
 8005bec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005bf0:	f840 3b04 	str.w	r3, [r0], #4
 8005bf4:	d2e7      	bcs.n	8005bc6 <quorem+0xb0>
 8005bf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005bfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005bfe:	b922      	cbnz	r2, 8005c0a <quorem+0xf4>
 8005c00:	3b04      	subs	r3, #4
 8005c02:	429d      	cmp	r5, r3
 8005c04:	461a      	mov	r2, r3
 8005c06:	d30a      	bcc.n	8005c1e <quorem+0x108>
 8005c08:	613c      	str	r4, [r7, #16]
 8005c0a:	4630      	mov	r0, r6
 8005c0c:	b003      	add	sp, #12
 8005c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c12:	6812      	ldr	r2, [r2, #0]
 8005c14:	3b04      	subs	r3, #4
 8005c16:	2a00      	cmp	r2, #0
 8005c18:	d1cb      	bne.n	8005bb2 <quorem+0x9c>
 8005c1a:	3c01      	subs	r4, #1
 8005c1c:	e7c6      	b.n	8005bac <quorem+0x96>
 8005c1e:	6812      	ldr	r2, [r2, #0]
 8005c20:	3b04      	subs	r3, #4
 8005c22:	2a00      	cmp	r2, #0
 8005c24:	d1f0      	bne.n	8005c08 <quorem+0xf2>
 8005c26:	3c01      	subs	r4, #1
 8005c28:	e7eb      	b.n	8005c02 <quorem+0xec>
 8005c2a:	2000      	movs	r0, #0
 8005c2c:	e7ee      	b.n	8005c0c <quorem+0xf6>
	...

08005c30 <_dtoa_r>:
 8005c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c34:	4616      	mov	r6, r2
 8005c36:	461f      	mov	r7, r3
 8005c38:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005c3a:	b099      	sub	sp, #100	; 0x64
 8005c3c:	4605      	mov	r5, r0
 8005c3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005c42:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005c46:	b974      	cbnz	r4, 8005c66 <_dtoa_r+0x36>
 8005c48:	2010      	movs	r0, #16
 8005c4a:	f001 fb65 	bl	8007318 <malloc>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	6268      	str	r0, [r5, #36]	; 0x24
 8005c52:	b920      	cbnz	r0, 8005c5e <_dtoa_r+0x2e>
 8005c54:	21ea      	movs	r1, #234	; 0xea
 8005c56:	4ba8      	ldr	r3, [pc, #672]	; (8005ef8 <_dtoa_r+0x2c8>)
 8005c58:	48a8      	ldr	r0, [pc, #672]	; (8005efc <_dtoa_r+0x2cc>)
 8005c5a:	f7fd ffbb 	bl	8003bd4 <__assert_func>
 8005c5e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c62:	6004      	str	r4, [r0, #0]
 8005c64:	60c4      	str	r4, [r0, #12]
 8005c66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c68:	6819      	ldr	r1, [r3, #0]
 8005c6a:	b151      	cbz	r1, 8005c82 <_dtoa_r+0x52>
 8005c6c:	685a      	ldr	r2, [r3, #4]
 8005c6e:	2301      	movs	r3, #1
 8005c70:	4093      	lsls	r3, r2
 8005c72:	604a      	str	r2, [r1, #4]
 8005c74:	608b      	str	r3, [r1, #8]
 8005c76:	4628      	mov	r0, r5
 8005c78:	f001 fbde 	bl	8007438 <_Bfree>
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c80:	601a      	str	r2, [r3, #0]
 8005c82:	1e3b      	subs	r3, r7, #0
 8005c84:	bfaf      	iteee	ge
 8005c86:	2300      	movge	r3, #0
 8005c88:	2201      	movlt	r2, #1
 8005c8a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005c8e:	9305      	strlt	r3, [sp, #20]
 8005c90:	bfa8      	it	ge
 8005c92:	f8c8 3000 	strge.w	r3, [r8]
 8005c96:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005c9a:	4b99      	ldr	r3, [pc, #612]	; (8005f00 <_dtoa_r+0x2d0>)
 8005c9c:	bfb8      	it	lt
 8005c9e:	f8c8 2000 	strlt.w	r2, [r8]
 8005ca2:	ea33 0309 	bics.w	r3, r3, r9
 8005ca6:	d119      	bne.n	8005cdc <_dtoa_r+0xac>
 8005ca8:	f242 730f 	movw	r3, #9999	; 0x270f
 8005cac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005cae:	6013      	str	r3, [r2, #0]
 8005cb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005cb4:	4333      	orrs	r3, r6
 8005cb6:	f000 857f 	beq.w	80067b8 <_dtoa_r+0xb88>
 8005cba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005cbc:	b953      	cbnz	r3, 8005cd4 <_dtoa_r+0xa4>
 8005cbe:	4b91      	ldr	r3, [pc, #580]	; (8005f04 <_dtoa_r+0x2d4>)
 8005cc0:	e022      	b.n	8005d08 <_dtoa_r+0xd8>
 8005cc2:	4b91      	ldr	r3, [pc, #580]	; (8005f08 <_dtoa_r+0x2d8>)
 8005cc4:	9303      	str	r3, [sp, #12]
 8005cc6:	3308      	adds	r3, #8
 8005cc8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005cca:	6013      	str	r3, [r2, #0]
 8005ccc:	9803      	ldr	r0, [sp, #12]
 8005cce:	b019      	add	sp, #100	; 0x64
 8005cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cd4:	4b8b      	ldr	r3, [pc, #556]	; (8005f04 <_dtoa_r+0x2d4>)
 8005cd6:	9303      	str	r3, [sp, #12]
 8005cd8:	3303      	adds	r3, #3
 8005cda:	e7f5      	b.n	8005cc8 <_dtoa_r+0x98>
 8005cdc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005ce0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005ce4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ce8:	2200      	movs	r2, #0
 8005cea:	2300      	movs	r3, #0
 8005cec:	f7fa fe5c 	bl	80009a8 <__aeabi_dcmpeq>
 8005cf0:	4680      	mov	r8, r0
 8005cf2:	b158      	cbz	r0, 8005d0c <_dtoa_r+0xdc>
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005cf8:	6013      	str	r3, [r2, #0]
 8005cfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	f000 8558 	beq.w	80067b2 <_dtoa_r+0xb82>
 8005d02:	4882      	ldr	r0, [pc, #520]	; (8005f0c <_dtoa_r+0x2dc>)
 8005d04:	6018      	str	r0, [r3, #0]
 8005d06:	1e43      	subs	r3, r0, #1
 8005d08:	9303      	str	r3, [sp, #12]
 8005d0a:	e7df      	b.n	8005ccc <_dtoa_r+0x9c>
 8005d0c:	ab16      	add	r3, sp, #88	; 0x58
 8005d0e:	9301      	str	r3, [sp, #4]
 8005d10:	ab17      	add	r3, sp, #92	; 0x5c
 8005d12:	9300      	str	r3, [sp, #0]
 8005d14:	4628      	mov	r0, r5
 8005d16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d1a:	f001 ff37 	bl	8007b8c <__d2b>
 8005d1e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005d22:	4683      	mov	fp, r0
 8005d24:	2c00      	cmp	r4, #0
 8005d26:	d07f      	beq.n	8005e28 <_dtoa_r+0x1f8>
 8005d28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d2e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005d32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d36:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005d3a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005d3e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005d42:	2200      	movs	r2, #0
 8005d44:	4b72      	ldr	r3, [pc, #456]	; (8005f10 <_dtoa_r+0x2e0>)
 8005d46:	f7fa fa0f 	bl	8000168 <__aeabi_dsub>
 8005d4a:	a365      	add	r3, pc, #404	; (adr r3, 8005ee0 <_dtoa_r+0x2b0>)
 8005d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d50:	f7fa fbc2 	bl	80004d8 <__aeabi_dmul>
 8005d54:	a364      	add	r3, pc, #400	; (adr r3, 8005ee8 <_dtoa_r+0x2b8>)
 8005d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5a:	f7fa fa07 	bl	800016c <__adddf3>
 8005d5e:	4606      	mov	r6, r0
 8005d60:	4620      	mov	r0, r4
 8005d62:	460f      	mov	r7, r1
 8005d64:	f7fa fb4e 	bl	8000404 <__aeabi_i2d>
 8005d68:	a361      	add	r3, pc, #388	; (adr r3, 8005ef0 <_dtoa_r+0x2c0>)
 8005d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d6e:	f7fa fbb3 	bl	80004d8 <__aeabi_dmul>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	4630      	mov	r0, r6
 8005d78:	4639      	mov	r1, r7
 8005d7a:	f7fa f9f7 	bl	800016c <__adddf3>
 8005d7e:	4606      	mov	r6, r0
 8005d80:	460f      	mov	r7, r1
 8005d82:	f7fa fe59 	bl	8000a38 <__aeabi_d2iz>
 8005d86:	2200      	movs	r2, #0
 8005d88:	4682      	mov	sl, r0
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	4630      	mov	r0, r6
 8005d8e:	4639      	mov	r1, r7
 8005d90:	f7fa fe14 	bl	80009bc <__aeabi_dcmplt>
 8005d94:	b148      	cbz	r0, 8005daa <_dtoa_r+0x17a>
 8005d96:	4650      	mov	r0, sl
 8005d98:	f7fa fb34 	bl	8000404 <__aeabi_i2d>
 8005d9c:	4632      	mov	r2, r6
 8005d9e:	463b      	mov	r3, r7
 8005da0:	f7fa fe02 	bl	80009a8 <__aeabi_dcmpeq>
 8005da4:	b908      	cbnz	r0, 8005daa <_dtoa_r+0x17a>
 8005da6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005daa:	f1ba 0f16 	cmp.w	sl, #22
 8005dae:	d858      	bhi.n	8005e62 <_dtoa_r+0x232>
 8005db0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005db4:	4b57      	ldr	r3, [pc, #348]	; (8005f14 <_dtoa_r+0x2e4>)
 8005db6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dbe:	f7fa fdfd 	bl	80009bc <__aeabi_dcmplt>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	d04f      	beq.n	8005e66 <_dtoa_r+0x236>
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005dcc:	930f      	str	r3, [sp, #60]	; 0x3c
 8005dce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005dd0:	1b1c      	subs	r4, r3, r4
 8005dd2:	1e63      	subs	r3, r4, #1
 8005dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8005dd6:	bf49      	itett	mi
 8005dd8:	f1c4 0301 	rsbmi	r3, r4, #1
 8005ddc:	2300      	movpl	r3, #0
 8005dde:	9306      	strmi	r3, [sp, #24]
 8005de0:	2300      	movmi	r3, #0
 8005de2:	bf54      	ite	pl
 8005de4:	9306      	strpl	r3, [sp, #24]
 8005de6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005de8:	f1ba 0f00 	cmp.w	sl, #0
 8005dec:	db3d      	blt.n	8005e6a <_dtoa_r+0x23a>
 8005dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005df4:	4453      	add	r3, sl
 8005df6:	9309      	str	r3, [sp, #36]	; 0x24
 8005df8:	2300      	movs	r3, #0
 8005dfa:	930a      	str	r3, [sp, #40]	; 0x28
 8005dfc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005dfe:	2b09      	cmp	r3, #9
 8005e00:	f200 808c 	bhi.w	8005f1c <_dtoa_r+0x2ec>
 8005e04:	2b05      	cmp	r3, #5
 8005e06:	bfc4      	itt	gt
 8005e08:	3b04      	subgt	r3, #4
 8005e0a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005e0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e0e:	bfc8      	it	gt
 8005e10:	2400      	movgt	r4, #0
 8005e12:	f1a3 0302 	sub.w	r3, r3, #2
 8005e16:	bfd8      	it	le
 8005e18:	2401      	movle	r4, #1
 8005e1a:	2b03      	cmp	r3, #3
 8005e1c:	f200 808a 	bhi.w	8005f34 <_dtoa_r+0x304>
 8005e20:	e8df f003 	tbb	[pc, r3]
 8005e24:	5b4d4f2d 	.word	0x5b4d4f2d
 8005e28:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005e2c:	441c      	add	r4, r3
 8005e2e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005e32:	2b20      	cmp	r3, #32
 8005e34:	bfc3      	ittte	gt
 8005e36:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005e3a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005e3e:	fa09 f303 	lslgt.w	r3, r9, r3
 8005e42:	f1c3 0320 	rsble	r3, r3, #32
 8005e46:	bfc6      	itte	gt
 8005e48:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005e4c:	4318      	orrgt	r0, r3
 8005e4e:	fa06 f003 	lslle.w	r0, r6, r3
 8005e52:	f7fa fac7 	bl	80003e4 <__aeabi_ui2d>
 8005e56:	2301      	movs	r3, #1
 8005e58:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005e5c:	3c01      	subs	r4, #1
 8005e5e:	9313      	str	r3, [sp, #76]	; 0x4c
 8005e60:	e76f      	b.n	8005d42 <_dtoa_r+0x112>
 8005e62:	2301      	movs	r3, #1
 8005e64:	e7b2      	b.n	8005dcc <_dtoa_r+0x19c>
 8005e66:	900f      	str	r0, [sp, #60]	; 0x3c
 8005e68:	e7b1      	b.n	8005dce <_dtoa_r+0x19e>
 8005e6a:	9b06      	ldr	r3, [sp, #24]
 8005e6c:	eba3 030a 	sub.w	r3, r3, sl
 8005e70:	9306      	str	r3, [sp, #24]
 8005e72:	f1ca 0300 	rsb	r3, sl, #0
 8005e76:	930a      	str	r3, [sp, #40]	; 0x28
 8005e78:	2300      	movs	r3, #0
 8005e7a:	930e      	str	r3, [sp, #56]	; 0x38
 8005e7c:	e7be      	b.n	8005dfc <_dtoa_r+0x1cc>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	dc58      	bgt.n	8005f3a <_dtoa_r+0x30a>
 8005e88:	f04f 0901 	mov.w	r9, #1
 8005e8c:	464b      	mov	r3, r9
 8005e8e:	f8cd 9020 	str.w	r9, [sp, #32]
 8005e92:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005e96:	2200      	movs	r2, #0
 8005e98:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005e9a:	6042      	str	r2, [r0, #4]
 8005e9c:	2204      	movs	r2, #4
 8005e9e:	f102 0614 	add.w	r6, r2, #20
 8005ea2:	429e      	cmp	r6, r3
 8005ea4:	6841      	ldr	r1, [r0, #4]
 8005ea6:	d94e      	bls.n	8005f46 <_dtoa_r+0x316>
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	f001 fa85 	bl	80073b8 <_Balloc>
 8005eae:	9003      	str	r0, [sp, #12]
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	d14c      	bne.n	8005f4e <_dtoa_r+0x31e>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005eba:	4b17      	ldr	r3, [pc, #92]	; (8005f18 <_dtoa_r+0x2e8>)
 8005ebc:	e6cc      	b.n	8005c58 <_dtoa_r+0x28>
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e7de      	b.n	8005e80 <_dtoa_r+0x250>
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ec6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005ec8:	eb0a 0903 	add.w	r9, sl, r3
 8005ecc:	f109 0301 	add.w	r3, r9, #1
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	9308      	str	r3, [sp, #32]
 8005ed4:	bfb8      	it	lt
 8005ed6:	2301      	movlt	r3, #1
 8005ed8:	e7dd      	b.n	8005e96 <_dtoa_r+0x266>
 8005eda:	2301      	movs	r3, #1
 8005edc:	e7f2      	b.n	8005ec4 <_dtoa_r+0x294>
 8005ede:	bf00      	nop
 8005ee0:	636f4361 	.word	0x636f4361
 8005ee4:	3fd287a7 	.word	0x3fd287a7
 8005ee8:	8b60c8b3 	.word	0x8b60c8b3
 8005eec:	3fc68a28 	.word	0x3fc68a28
 8005ef0:	509f79fb 	.word	0x509f79fb
 8005ef4:	3fd34413 	.word	0x3fd34413
 8005ef8:	08008a4e 	.word	0x08008a4e
 8005efc:	08008a65 	.word	0x08008a65
 8005f00:	7ff00000 	.word	0x7ff00000
 8005f04:	08008a4a 	.word	0x08008a4a
 8005f08:	08008a41 	.word	0x08008a41
 8005f0c:	080088c2 	.word	0x080088c2
 8005f10:	3ff80000 	.word	0x3ff80000
 8005f14:	08008c38 	.word	0x08008c38
 8005f18:	08008ac0 	.word	0x08008ac0
 8005f1c:	2401      	movs	r4, #1
 8005f1e:	2300      	movs	r3, #0
 8005f20:	940b      	str	r4, [sp, #44]	; 0x2c
 8005f22:	9322      	str	r3, [sp, #136]	; 0x88
 8005f24:	f04f 39ff 	mov.w	r9, #4294967295
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2312      	movs	r3, #18
 8005f2c:	f8cd 9020 	str.w	r9, [sp, #32]
 8005f30:	9223      	str	r2, [sp, #140]	; 0x8c
 8005f32:	e7b0      	b.n	8005e96 <_dtoa_r+0x266>
 8005f34:	2301      	movs	r3, #1
 8005f36:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f38:	e7f4      	b.n	8005f24 <_dtoa_r+0x2f4>
 8005f3a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005f3e:	464b      	mov	r3, r9
 8005f40:	f8cd 9020 	str.w	r9, [sp, #32]
 8005f44:	e7a7      	b.n	8005e96 <_dtoa_r+0x266>
 8005f46:	3101      	adds	r1, #1
 8005f48:	6041      	str	r1, [r0, #4]
 8005f4a:	0052      	lsls	r2, r2, #1
 8005f4c:	e7a7      	b.n	8005e9e <_dtoa_r+0x26e>
 8005f4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005f50:	9a03      	ldr	r2, [sp, #12]
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	9b08      	ldr	r3, [sp, #32]
 8005f56:	2b0e      	cmp	r3, #14
 8005f58:	f200 80a8 	bhi.w	80060ac <_dtoa_r+0x47c>
 8005f5c:	2c00      	cmp	r4, #0
 8005f5e:	f000 80a5 	beq.w	80060ac <_dtoa_r+0x47c>
 8005f62:	f1ba 0f00 	cmp.w	sl, #0
 8005f66:	dd34      	ble.n	8005fd2 <_dtoa_r+0x3a2>
 8005f68:	4a9a      	ldr	r2, [pc, #616]	; (80061d4 <_dtoa_r+0x5a4>)
 8005f6a:	f00a 030f 	and.w	r3, sl, #15
 8005f6e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005f72:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005f76:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f7a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005f7e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005f82:	d016      	beq.n	8005fb2 <_dtoa_r+0x382>
 8005f84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f88:	4b93      	ldr	r3, [pc, #588]	; (80061d8 <_dtoa_r+0x5a8>)
 8005f8a:	2703      	movs	r7, #3
 8005f8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f90:	f7fa fbcc 	bl	800072c <__aeabi_ddiv>
 8005f94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f98:	f004 040f 	and.w	r4, r4, #15
 8005f9c:	4e8e      	ldr	r6, [pc, #568]	; (80061d8 <_dtoa_r+0x5a8>)
 8005f9e:	b954      	cbnz	r4, 8005fb6 <_dtoa_r+0x386>
 8005fa0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005fa4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fa8:	f7fa fbc0 	bl	800072c <__aeabi_ddiv>
 8005fac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fb0:	e029      	b.n	8006006 <_dtoa_r+0x3d6>
 8005fb2:	2702      	movs	r7, #2
 8005fb4:	e7f2      	b.n	8005f9c <_dtoa_r+0x36c>
 8005fb6:	07e1      	lsls	r1, r4, #31
 8005fb8:	d508      	bpl.n	8005fcc <_dtoa_r+0x39c>
 8005fba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005fbe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005fc2:	f7fa fa89 	bl	80004d8 <__aeabi_dmul>
 8005fc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005fca:	3701      	adds	r7, #1
 8005fcc:	1064      	asrs	r4, r4, #1
 8005fce:	3608      	adds	r6, #8
 8005fd0:	e7e5      	b.n	8005f9e <_dtoa_r+0x36e>
 8005fd2:	f000 80a5 	beq.w	8006120 <_dtoa_r+0x4f0>
 8005fd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005fda:	f1ca 0400 	rsb	r4, sl, #0
 8005fde:	4b7d      	ldr	r3, [pc, #500]	; (80061d4 <_dtoa_r+0x5a4>)
 8005fe0:	f004 020f 	and.w	r2, r4, #15
 8005fe4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fec:	f7fa fa74 	bl	80004d8 <__aeabi_dmul>
 8005ff0:	2702      	movs	r7, #2
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ff8:	4e77      	ldr	r6, [pc, #476]	; (80061d8 <_dtoa_r+0x5a8>)
 8005ffa:	1124      	asrs	r4, r4, #4
 8005ffc:	2c00      	cmp	r4, #0
 8005ffe:	f040 8084 	bne.w	800610a <_dtoa_r+0x4da>
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1d2      	bne.n	8005fac <_dtoa_r+0x37c>
 8006006:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006008:	2b00      	cmp	r3, #0
 800600a:	f000 808b 	beq.w	8006124 <_dtoa_r+0x4f4>
 800600e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006012:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006016:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800601a:	2200      	movs	r2, #0
 800601c:	4b6f      	ldr	r3, [pc, #444]	; (80061dc <_dtoa_r+0x5ac>)
 800601e:	f7fa fccd 	bl	80009bc <__aeabi_dcmplt>
 8006022:	2800      	cmp	r0, #0
 8006024:	d07e      	beq.n	8006124 <_dtoa_r+0x4f4>
 8006026:	9b08      	ldr	r3, [sp, #32]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d07b      	beq.n	8006124 <_dtoa_r+0x4f4>
 800602c:	f1b9 0f00 	cmp.w	r9, #0
 8006030:	dd38      	ble.n	80060a4 <_dtoa_r+0x474>
 8006032:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006036:	2200      	movs	r2, #0
 8006038:	4b69      	ldr	r3, [pc, #420]	; (80061e0 <_dtoa_r+0x5b0>)
 800603a:	f7fa fa4d 	bl	80004d8 <__aeabi_dmul>
 800603e:	464c      	mov	r4, r9
 8006040:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006044:	f10a 38ff 	add.w	r8, sl, #4294967295
 8006048:	3701      	adds	r7, #1
 800604a:	4638      	mov	r0, r7
 800604c:	f7fa f9da 	bl	8000404 <__aeabi_i2d>
 8006050:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006054:	f7fa fa40 	bl	80004d8 <__aeabi_dmul>
 8006058:	2200      	movs	r2, #0
 800605a:	4b62      	ldr	r3, [pc, #392]	; (80061e4 <_dtoa_r+0x5b4>)
 800605c:	f7fa f886 	bl	800016c <__adddf3>
 8006060:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006064:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006068:	9611      	str	r6, [sp, #68]	; 0x44
 800606a:	2c00      	cmp	r4, #0
 800606c:	d15d      	bne.n	800612a <_dtoa_r+0x4fa>
 800606e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006072:	2200      	movs	r2, #0
 8006074:	4b5c      	ldr	r3, [pc, #368]	; (80061e8 <_dtoa_r+0x5b8>)
 8006076:	f7fa f877 	bl	8000168 <__aeabi_dsub>
 800607a:	4602      	mov	r2, r0
 800607c:	460b      	mov	r3, r1
 800607e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006082:	4633      	mov	r3, r6
 8006084:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006086:	f7fa fcb7 	bl	80009f8 <__aeabi_dcmpgt>
 800608a:	2800      	cmp	r0, #0
 800608c:	f040 829c 	bne.w	80065c8 <_dtoa_r+0x998>
 8006090:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006094:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006096:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800609a:	f7fa fc8f 	bl	80009bc <__aeabi_dcmplt>
 800609e:	2800      	cmp	r0, #0
 80060a0:	f040 8290 	bne.w	80065c4 <_dtoa_r+0x994>
 80060a4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80060a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80060ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	f2c0 8152 	blt.w	8006358 <_dtoa_r+0x728>
 80060b4:	f1ba 0f0e 	cmp.w	sl, #14
 80060b8:	f300 814e 	bgt.w	8006358 <_dtoa_r+0x728>
 80060bc:	4b45      	ldr	r3, [pc, #276]	; (80061d4 <_dtoa_r+0x5a4>)
 80060be:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80060c2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80060c6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80060ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	f280 80db 	bge.w	8006288 <_dtoa_r+0x658>
 80060d2:	9b08      	ldr	r3, [sp, #32]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f300 80d7 	bgt.w	8006288 <_dtoa_r+0x658>
 80060da:	f040 8272 	bne.w	80065c2 <_dtoa_r+0x992>
 80060de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060e2:	2200      	movs	r2, #0
 80060e4:	4b40      	ldr	r3, [pc, #256]	; (80061e8 <_dtoa_r+0x5b8>)
 80060e6:	f7fa f9f7 	bl	80004d8 <__aeabi_dmul>
 80060ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ee:	f7fa fc79 	bl	80009e4 <__aeabi_dcmpge>
 80060f2:	9c08      	ldr	r4, [sp, #32]
 80060f4:	4626      	mov	r6, r4
 80060f6:	2800      	cmp	r0, #0
 80060f8:	f040 8248 	bne.w	800658c <_dtoa_r+0x95c>
 80060fc:	2331      	movs	r3, #49	; 0x31
 80060fe:	9f03      	ldr	r7, [sp, #12]
 8006100:	f10a 0a01 	add.w	sl, sl, #1
 8006104:	f807 3b01 	strb.w	r3, [r7], #1
 8006108:	e244      	b.n	8006594 <_dtoa_r+0x964>
 800610a:	07e2      	lsls	r2, r4, #31
 800610c:	d505      	bpl.n	800611a <_dtoa_r+0x4ea>
 800610e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006112:	f7fa f9e1 	bl	80004d8 <__aeabi_dmul>
 8006116:	2301      	movs	r3, #1
 8006118:	3701      	adds	r7, #1
 800611a:	1064      	asrs	r4, r4, #1
 800611c:	3608      	adds	r6, #8
 800611e:	e76d      	b.n	8005ffc <_dtoa_r+0x3cc>
 8006120:	2702      	movs	r7, #2
 8006122:	e770      	b.n	8006006 <_dtoa_r+0x3d6>
 8006124:	46d0      	mov	r8, sl
 8006126:	9c08      	ldr	r4, [sp, #32]
 8006128:	e78f      	b.n	800604a <_dtoa_r+0x41a>
 800612a:	9903      	ldr	r1, [sp, #12]
 800612c:	4b29      	ldr	r3, [pc, #164]	; (80061d4 <_dtoa_r+0x5a4>)
 800612e:	4421      	add	r1, r4
 8006130:	9112      	str	r1, [sp, #72]	; 0x48
 8006132:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006134:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006138:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800613c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006140:	2900      	cmp	r1, #0
 8006142:	d055      	beq.n	80061f0 <_dtoa_r+0x5c0>
 8006144:	2000      	movs	r0, #0
 8006146:	4929      	ldr	r1, [pc, #164]	; (80061ec <_dtoa_r+0x5bc>)
 8006148:	f7fa faf0 	bl	800072c <__aeabi_ddiv>
 800614c:	463b      	mov	r3, r7
 800614e:	4632      	mov	r2, r6
 8006150:	f7fa f80a 	bl	8000168 <__aeabi_dsub>
 8006154:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006158:	9f03      	ldr	r7, [sp, #12]
 800615a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800615e:	f7fa fc6b 	bl	8000a38 <__aeabi_d2iz>
 8006162:	4604      	mov	r4, r0
 8006164:	f7fa f94e 	bl	8000404 <__aeabi_i2d>
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006170:	f7f9 fffa 	bl	8000168 <__aeabi_dsub>
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	3430      	adds	r4, #48	; 0x30
 800617a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800617e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006182:	f807 4b01 	strb.w	r4, [r7], #1
 8006186:	f7fa fc19 	bl	80009bc <__aeabi_dcmplt>
 800618a:	2800      	cmp	r0, #0
 800618c:	d174      	bne.n	8006278 <_dtoa_r+0x648>
 800618e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006192:	2000      	movs	r0, #0
 8006194:	4911      	ldr	r1, [pc, #68]	; (80061dc <_dtoa_r+0x5ac>)
 8006196:	f7f9 ffe7 	bl	8000168 <__aeabi_dsub>
 800619a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800619e:	f7fa fc0d 	bl	80009bc <__aeabi_dcmplt>
 80061a2:	2800      	cmp	r0, #0
 80061a4:	f040 80b7 	bne.w	8006316 <_dtoa_r+0x6e6>
 80061a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061aa:	429f      	cmp	r7, r3
 80061ac:	f43f af7a 	beq.w	80060a4 <_dtoa_r+0x474>
 80061b0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80061b4:	2200      	movs	r2, #0
 80061b6:	4b0a      	ldr	r3, [pc, #40]	; (80061e0 <_dtoa_r+0x5b0>)
 80061b8:	f7fa f98e 	bl	80004d8 <__aeabi_dmul>
 80061bc:	2200      	movs	r2, #0
 80061be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80061c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061c6:	4b06      	ldr	r3, [pc, #24]	; (80061e0 <_dtoa_r+0x5b0>)
 80061c8:	f7fa f986 	bl	80004d8 <__aeabi_dmul>
 80061cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061d0:	e7c3      	b.n	800615a <_dtoa_r+0x52a>
 80061d2:	bf00      	nop
 80061d4:	08008c38 	.word	0x08008c38
 80061d8:	08008c10 	.word	0x08008c10
 80061dc:	3ff00000 	.word	0x3ff00000
 80061e0:	40240000 	.word	0x40240000
 80061e4:	401c0000 	.word	0x401c0000
 80061e8:	40140000 	.word	0x40140000
 80061ec:	3fe00000 	.word	0x3fe00000
 80061f0:	4630      	mov	r0, r6
 80061f2:	4639      	mov	r1, r7
 80061f4:	f7fa f970 	bl	80004d8 <__aeabi_dmul>
 80061f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80061fe:	9c03      	ldr	r4, [sp, #12]
 8006200:	9314      	str	r3, [sp, #80]	; 0x50
 8006202:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006206:	f7fa fc17 	bl	8000a38 <__aeabi_d2iz>
 800620a:	9015      	str	r0, [sp, #84]	; 0x54
 800620c:	f7fa f8fa 	bl	8000404 <__aeabi_i2d>
 8006210:	4602      	mov	r2, r0
 8006212:	460b      	mov	r3, r1
 8006214:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006218:	f7f9 ffa6 	bl	8000168 <__aeabi_dsub>
 800621c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800621e:	4606      	mov	r6, r0
 8006220:	3330      	adds	r3, #48	; 0x30
 8006222:	f804 3b01 	strb.w	r3, [r4], #1
 8006226:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006228:	460f      	mov	r7, r1
 800622a:	429c      	cmp	r4, r3
 800622c:	f04f 0200 	mov.w	r2, #0
 8006230:	d124      	bne.n	800627c <_dtoa_r+0x64c>
 8006232:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006236:	4bb0      	ldr	r3, [pc, #704]	; (80064f8 <_dtoa_r+0x8c8>)
 8006238:	f7f9 ff98 	bl	800016c <__adddf3>
 800623c:	4602      	mov	r2, r0
 800623e:	460b      	mov	r3, r1
 8006240:	4630      	mov	r0, r6
 8006242:	4639      	mov	r1, r7
 8006244:	f7fa fbd8 	bl	80009f8 <__aeabi_dcmpgt>
 8006248:	2800      	cmp	r0, #0
 800624a:	d163      	bne.n	8006314 <_dtoa_r+0x6e4>
 800624c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006250:	2000      	movs	r0, #0
 8006252:	49a9      	ldr	r1, [pc, #676]	; (80064f8 <_dtoa_r+0x8c8>)
 8006254:	f7f9 ff88 	bl	8000168 <__aeabi_dsub>
 8006258:	4602      	mov	r2, r0
 800625a:	460b      	mov	r3, r1
 800625c:	4630      	mov	r0, r6
 800625e:	4639      	mov	r1, r7
 8006260:	f7fa fbac 	bl	80009bc <__aeabi_dcmplt>
 8006264:	2800      	cmp	r0, #0
 8006266:	f43f af1d 	beq.w	80060a4 <_dtoa_r+0x474>
 800626a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800626c:	1e7b      	subs	r3, r7, #1
 800626e:	9314      	str	r3, [sp, #80]	; 0x50
 8006270:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006274:	2b30      	cmp	r3, #48	; 0x30
 8006276:	d0f8      	beq.n	800626a <_dtoa_r+0x63a>
 8006278:	46c2      	mov	sl, r8
 800627a:	e03b      	b.n	80062f4 <_dtoa_r+0x6c4>
 800627c:	4b9f      	ldr	r3, [pc, #636]	; (80064fc <_dtoa_r+0x8cc>)
 800627e:	f7fa f92b 	bl	80004d8 <__aeabi_dmul>
 8006282:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006286:	e7bc      	b.n	8006202 <_dtoa_r+0x5d2>
 8006288:	9f03      	ldr	r7, [sp, #12]
 800628a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800628e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006292:	4640      	mov	r0, r8
 8006294:	4649      	mov	r1, r9
 8006296:	f7fa fa49 	bl	800072c <__aeabi_ddiv>
 800629a:	f7fa fbcd 	bl	8000a38 <__aeabi_d2iz>
 800629e:	4604      	mov	r4, r0
 80062a0:	f7fa f8b0 	bl	8000404 <__aeabi_i2d>
 80062a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062a8:	f7fa f916 	bl	80004d8 <__aeabi_dmul>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	4640      	mov	r0, r8
 80062b2:	4649      	mov	r1, r9
 80062b4:	f7f9 ff58 	bl	8000168 <__aeabi_dsub>
 80062b8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80062bc:	f807 6b01 	strb.w	r6, [r7], #1
 80062c0:	9e03      	ldr	r6, [sp, #12]
 80062c2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80062c6:	1bbe      	subs	r6, r7, r6
 80062c8:	45b4      	cmp	ip, r6
 80062ca:	4602      	mov	r2, r0
 80062cc:	460b      	mov	r3, r1
 80062ce:	d136      	bne.n	800633e <_dtoa_r+0x70e>
 80062d0:	f7f9 ff4c 	bl	800016c <__adddf3>
 80062d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062d8:	4680      	mov	r8, r0
 80062da:	4689      	mov	r9, r1
 80062dc:	f7fa fb8c 	bl	80009f8 <__aeabi_dcmpgt>
 80062e0:	bb58      	cbnz	r0, 800633a <_dtoa_r+0x70a>
 80062e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062e6:	4640      	mov	r0, r8
 80062e8:	4649      	mov	r1, r9
 80062ea:	f7fa fb5d 	bl	80009a8 <__aeabi_dcmpeq>
 80062ee:	b108      	cbz	r0, 80062f4 <_dtoa_r+0x6c4>
 80062f0:	07e1      	lsls	r1, r4, #31
 80062f2:	d422      	bmi.n	800633a <_dtoa_r+0x70a>
 80062f4:	4628      	mov	r0, r5
 80062f6:	4659      	mov	r1, fp
 80062f8:	f001 f89e 	bl	8007438 <_Bfree>
 80062fc:	2300      	movs	r3, #0
 80062fe:	703b      	strb	r3, [r7, #0]
 8006300:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006302:	f10a 0001 	add.w	r0, sl, #1
 8006306:	6018      	str	r0, [r3, #0]
 8006308:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800630a:	2b00      	cmp	r3, #0
 800630c:	f43f acde 	beq.w	8005ccc <_dtoa_r+0x9c>
 8006310:	601f      	str	r7, [r3, #0]
 8006312:	e4db      	b.n	8005ccc <_dtoa_r+0x9c>
 8006314:	4627      	mov	r7, r4
 8006316:	463b      	mov	r3, r7
 8006318:	461f      	mov	r7, r3
 800631a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800631e:	2a39      	cmp	r2, #57	; 0x39
 8006320:	d107      	bne.n	8006332 <_dtoa_r+0x702>
 8006322:	9a03      	ldr	r2, [sp, #12]
 8006324:	429a      	cmp	r2, r3
 8006326:	d1f7      	bne.n	8006318 <_dtoa_r+0x6e8>
 8006328:	2230      	movs	r2, #48	; 0x30
 800632a:	9903      	ldr	r1, [sp, #12]
 800632c:	f108 0801 	add.w	r8, r8, #1
 8006330:	700a      	strb	r2, [r1, #0]
 8006332:	781a      	ldrb	r2, [r3, #0]
 8006334:	3201      	adds	r2, #1
 8006336:	701a      	strb	r2, [r3, #0]
 8006338:	e79e      	b.n	8006278 <_dtoa_r+0x648>
 800633a:	46d0      	mov	r8, sl
 800633c:	e7eb      	b.n	8006316 <_dtoa_r+0x6e6>
 800633e:	2200      	movs	r2, #0
 8006340:	4b6e      	ldr	r3, [pc, #440]	; (80064fc <_dtoa_r+0x8cc>)
 8006342:	f7fa f8c9 	bl	80004d8 <__aeabi_dmul>
 8006346:	2200      	movs	r2, #0
 8006348:	2300      	movs	r3, #0
 800634a:	4680      	mov	r8, r0
 800634c:	4689      	mov	r9, r1
 800634e:	f7fa fb2b 	bl	80009a8 <__aeabi_dcmpeq>
 8006352:	2800      	cmp	r0, #0
 8006354:	d09b      	beq.n	800628e <_dtoa_r+0x65e>
 8006356:	e7cd      	b.n	80062f4 <_dtoa_r+0x6c4>
 8006358:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800635a:	2a00      	cmp	r2, #0
 800635c:	f000 80d0 	beq.w	8006500 <_dtoa_r+0x8d0>
 8006360:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006362:	2a01      	cmp	r2, #1
 8006364:	f300 80ae 	bgt.w	80064c4 <_dtoa_r+0x894>
 8006368:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800636a:	2a00      	cmp	r2, #0
 800636c:	f000 80a6 	beq.w	80064bc <_dtoa_r+0x88c>
 8006370:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006374:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006376:	9f06      	ldr	r7, [sp, #24]
 8006378:	9a06      	ldr	r2, [sp, #24]
 800637a:	2101      	movs	r1, #1
 800637c:	441a      	add	r2, r3
 800637e:	9206      	str	r2, [sp, #24]
 8006380:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006382:	4628      	mov	r0, r5
 8006384:	441a      	add	r2, r3
 8006386:	9209      	str	r2, [sp, #36]	; 0x24
 8006388:	f001 f956 	bl	8007638 <__i2b>
 800638c:	4606      	mov	r6, r0
 800638e:	2f00      	cmp	r7, #0
 8006390:	dd0c      	ble.n	80063ac <_dtoa_r+0x77c>
 8006392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006394:	2b00      	cmp	r3, #0
 8006396:	dd09      	ble.n	80063ac <_dtoa_r+0x77c>
 8006398:	42bb      	cmp	r3, r7
 800639a:	bfa8      	it	ge
 800639c:	463b      	movge	r3, r7
 800639e:	9a06      	ldr	r2, [sp, #24]
 80063a0:	1aff      	subs	r7, r7, r3
 80063a2:	1ad2      	subs	r2, r2, r3
 80063a4:	9206      	str	r2, [sp, #24]
 80063a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	9309      	str	r3, [sp, #36]	; 0x24
 80063ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063ae:	b1f3      	cbz	r3, 80063ee <_dtoa_r+0x7be>
 80063b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f000 80a8 	beq.w	8006508 <_dtoa_r+0x8d8>
 80063b8:	2c00      	cmp	r4, #0
 80063ba:	dd10      	ble.n	80063de <_dtoa_r+0x7ae>
 80063bc:	4631      	mov	r1, r6
 80063be:	4622      	mov	r2, r4
 80063c0:	4628      	mov	r0, r5
 80063c2:	f001 f9f7 	bl	80077b4 <__pow5mult>
 80063c6:	465a      	mov	r2, fp
 80063c8:	4601      	mov	r1, r0
 80063ca:	4606      	mov	r6, r0
 80063cc:	4628      	mov	r0, r5
 80063ce:	f001 f949 	bl	8007664 <__multiply>
 80063d2:	4680      	mov	r8, r0
 80063d4:	4659      	mov	r1, fp
 80063d6:	4628      	mov	r0, r5
 80063d8:	f001 f82e 	bl	8007438 <_Bfree>
 80063dc:	46c3      	mov	fp, r8
 80063de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063e0:	1b1a      	subs	r2, r3, r4
 80063e2:	d004      	beq.n	80063ee <_dtoa_r+0x7be>
 80063e4:	4659      	mov	r1, fp
 80063e6:	4628      	mov	r0, r5
 80063e8:	f001 f9e4 	bl	80077b4 <__pow5mult>
 80063ec:	4683      	mov	fp, r0
 80063ee:	2101      	movs	r1, #1
 80063f0:	4628      	mov	r0, r5
 80063f2:	f001 f921 	bl	8007638 <__i2b>
 80063f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063f8:	4604      	mov	r4, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	f340 8086 	ble.w	800650c <_dtoa_r+0x8dc>
 8006400:	461a      	mov	r2, r3
 8006402:	4601      	mov	r1, r0
 8006404:	4628      	mov	r0, r5
 8006406:	f001 f9d5 	bl	80077b4 <__pow5mult>
 800640a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800640c:	4604      	mov	r4, r0
 800640e:	2b01      	cmp	r3, #1
 8006410:	dd7f      	ble.n	8006512 <_dtoa_r+0x8e2>
 8006412:	f04f 0800 	mov.w	r8, #0
 8006416:	6923      	ldr	r3, [r4, #16]
 8006418:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800641c:	6918      	ldr	r0, [r3, #16]
 800641e:	f001 f8bd 	bl	800759c <__hi0bits>
 8006422:	f1c0 0020 	rsb	r0, r0, #32
 8006426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006428:	4418      	add	r0, r3
 800642a:	f010 001f 	ands.w	r0, r0, #31
 800642e:	f000 8092 	beq.w	8006556 <_dtoa_r+0x926>
 8006432:	f1c0 0320 	rsb	r3, r0, #32
 8006436:	2b04      	cmp	r3, #4
 8006438:	f340 808a 	ble.w	8006550 <_dtoa_r+0x920>
 800643c:	f1c0 001c 	rsb	r0, r0, #28
 8006440:	9b06      	ldr	r3, [sp, #24]
 8006442:	4407      	add	r7, r0
 8006444:	4403      	add	r3, r0
 8006446:	9306      	str	r3, [sp, #24]
 8006448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800644a:	4403      	add	r3, r0
 800644c:	9309      	str	r3, [sp, #36]	; 0x24
 800644e:	9b06      	ldr	r3, [sp, #24]
 8006450:	2b00      	cmp	r3, #0
 8006452:	dd05      	ble.n	8006460 <_dtoa_r+0x830>
 8006454:	4659      	mov	r1, fp
 8006456:	461a      	mov	r2, r3
 8006458:	4628      	mov	r0, r5
 800645a:	f001 fa05 	bl	8007868 <__lshift>
 800645e:	4683      	mov	fp, r0
 8006460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006462:	2b00      	cmp	r3, #0
 8006464:	dd05      	ble.n	8006472 <_dtoa_r+0x842>
 8006466:	4621      	mov	r1, r4
 8006468:	461a      	mov	r2, r3
 800646a:	4628      	mov	r0, r5
 800646c:	f001 f9fc 	bl	8007868 <__lshift>
 8006470:	4604      	mov	r4, r0
 8006472:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006474:	2b00      	cmp	r3, #0
 8006476:	d070      	beq.n	800655a <_dtoa_r+0x92a>
 8006478:	4621      	mov	r1, r4
 800647a:	4658      	mov	r0, fp
 800647c:	f001 fa64 	bl	8007948 <__mcmp>
 8006480:	2800      	cmp	r0, #0
 8006482:	da6a      	bge.n	800655a <_dtoa_r+0x92a>
 8006484:	2300      	movs	r3, #0
 8006486:	4659      	mov	r1, fp
 8006488:	220a      	movs	r2, #10
 800648a:	4628      	mov	r0, r5
 800648c:	f000 fff6 	bl	800747c <__multadd>
 8006490:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006492:	4683      	mov	fp, r0
 8006494:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006498:	2b00      	cmp	r3, #0
 800649a:	f000 8194 	beq.w	80067c6 <_dtoa_r+0xb96>
 800649e:	4631      	mov	r1, r6
 80064a0:	2300      	movs	r3, #0
 80064a2:	220a      	movs	r2, #10
 80064a4:	4628      	mov	r0, r5
 80064a6:	f000 ffe9 	bl	800747c <__multadd>
 80064aa:	f1b9 0f00 	cmp.w	r9, #0
 80064ae:	4606      	mov	r6, r0
 80064b0:	f300 8093 	bgt.w	80065da <_dtoa_r+0x9aa>
 80064b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064b6:	2b02      	cmp	r3, #2
 80064b8:	dc57      	bgt.n	800656a <_dtoa_r+0x93a>
 80064ba:	e08e      	b.n	80065da <_dtoa_r+0x9aa>
 80064bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80064be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80064c2:	e757      	b.n	8006374 <_dtoa_r+0x744>
 80064c4:	9b08      	ldr	r3, [sp, #32]
 80064c6:	1e5c      	subs	r4, r3, #1
 80064c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064ca:	42a3      	cmp	r3, r4
 80064cc:	bfb7      	itett	lt
 80064ce:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80064d0:	1b1c      	subge	r4, r3, r4
 80064d2:	1ae2      	sublt	r2, r4, r3
 80064d4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80064d6:	bfbe      	ittt	lt
 80064d8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80064da:	189b      	addlt	r3, r3, r2
 80064dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80064de:	9b08      	ldr	r3, [sp, #32]
 80064e0:	bfb8      	it	lt
 80064e2:	2400      	movlt	r4, #0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	bfbb      	ittet	lt
 80064e8:	9b06      	ldrlt	r3, [sp, #24]
 80064ea:	9a08      	ldrlt	r2, [sp, #32]
 80064ec:	9f06      	ldrge	r7, [sp, #24]
 80064ee:	1a9f      	sublt	r7, r3, r2
 80064f0:	bfac      	ite	ge
 80064f2:	9b08      	ldrge	r3, [sp, #32]
 80064f4:	2300      	movlt	r3, #0
 80064f6:	e73f      	b.n	8006378 <_dtoa_r+0x748>
 80064f8:	3fe00000 	.word	0x3fe00000
 80064fc:	40240000 	.word	0x40240000
 8006500:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006502:	9f06      	ldr	r7, [sp, #24]
 8006504:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006506:	e742      	b.n	800638e <_dtoa_r+0x75e>
 8006508:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800650a:	e76b      	b.n	80063e4 <_dtoa_r+0x7b4>
 800650c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800650e:	2b01      	cmp	r3, #1
 8006510:	dc19      	bgt.n	8006546 <_dtoa_r+0x916>
 8006512:	9b04      	ldr	r3, [sp, #16]
 8006514:	b9bb      	cbnz	r3, 8006546 <_dtoa_r+0x916>
 8006516:	9b05      	ldr	r3, [sp, #20]
 8006518:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800651c:	b99b      	cbnz	r3, 8006546 <_dtoa_r+0x916>
 800651e:	9b05      	ldr	r3, [sp, #20]
 8006520:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006524:	0d1b      	lsrs	r3, r3, #20
 8006526:	051b      	lsls	r3, r3, #20
 8006528:	b183      	cbz	r3, 800654c <_dtoa_r+0x91c>
 800652a:	f04f 0801 	mov.w	r8, #1
 800652e:	9b06      	ldr	r3, [sp, #24]
 8006530:	3301      	adds	r3, #1
 8006532:	9306      	str	r3, [sp, #24]
 8006534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006536:	3301      	adds	r3, #1
 8006538:	9309      	str	r3, [sp, #36]	; 0x24
 800653a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800653c:	2b00      	cmp	r3, #0
 800653e:	f47f af6a 	bne.w	8006416 <_dtoa_r+0x7e6>
 8006542:	2001      	movs	r0, #1
 8006544:	e76f      	b.n	8006426 <_dtoa_r+0x7f6>
 8006546:	f04f 0800 	mov.w	r8, #0
 800654a:	e7f6      	b.n	800653a <_dtoa_r+0x90a>
 800654c:	4698      	mov	r8, r3
 800654e:	e7f4      	b.n	800653a <_dtoa_r+0x90a>
 8006550:	f43f af7d 	beq.w	800644e <_dtoa_r+0x81e>
 8006554:	4618      	mov	r0, r3
 8006556:	301c      	adds	r0, #28
 8006558:	e772      	b.n	8006440 <_dtoa_r+0x810>
 800655a:	9b08      	ldr	r3, [sp, #32]
 800655c:	2b00      	cmp	r3, #0
 800655e:	dc36      	bgt.n	80065ce <_dtoa_r+0x99e>
 8006560:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006562:	2b02      	cmp	r3, #2
 8006564:	dd33      	ble.n	80065ce <_dtoa_r+0x99e>
 8006566:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800656a:	f1b9 0f00 	cmp.w	r9, #0
 800656e:	d10d      	bne.n	800658c <_dtoa_r+0x95c>
 8006570:	4621      	mov	r1, r4
 8006572:	464b      	mov	r3, r9
 8006574:	2205      	movs	r2, #5
 8006576:	4628      	mov	r0, r5
 8006578:	f000 ff80 	bl	800747c <__multadd>
 800657c:	4601      	mov	r1, r0
 800657e:	4604      	mov	r4, r0
 8006580:	4658      	mov	r0, fp
 8006582:	f001 f9e1 	bl	8007948 <__mcmp>
 8006586:	2800      	cmp	r0, #0
 8006588:	f73f adb8 	bgt.w	80060fc <_dtoa_r+0x4cc>
 800658c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800658e:	9f03      	ldr	r7, [sp, #12]
 8006590:	ea6f 0a03 	mvn.w	sl, r3
 8006594:	f04f 0800 	mov.w	r8, #0
 8006598:	4621      	mov	r1, r4
 800659a:	4628      	mov	r0, r5
 800659c:	f000 ff4c 	bl	8007438 <_Bfree>
 80065a0:	2e00      	cmp	r6, #0
 80065a2:	f43f aea7 	beq.w	80062f4 <_dtoa_r+0x6c4>
 80065a6:	f1b8 0f00 	cmp.w	r8, #0
 80065aa:	d005      	beq.n	80065b8 <_dtoa_r+0x988>
 80065ac:	45b0      	cmp	r8, r6
 80065ae:	d003      	beq.n	80065b8 <_dtoa_r+0x988>
 80065b0:	4641      	mov	r1, r8
 80065b2:	4628      	mov	r0, r5
 80065b4:	f000 ff40 	bl	8007438 <_Bfree>
 80065b8:	4631      	mov	r1, r6
 80065ba:	4628      	mov	r0, r5
 80065bc:	f000 ff3c 	bl	8007438 <_Bfree>
 80065c0:	e698      	b.n	80062f4 <_dtoa_r+0x6c4>
 80065c2:	2400      	movs	r4, #0
 80065c4:	4626      	mov	r6, r4
 80065c6:	e7e1      	b.n	800658c <_dtoa_r+0x95c>
 80065c8:	46c2      	mov	sl, r8
 80065ca:	4626      	mov	r6, r4
 80065cc:	e596      	b.n	80060fc <_dtoa_r+0x4cc>
 80065ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 80fd 	beq.w	80067d4 <_dtoa_r+0xba4>
 80065da:	2f00      	cmp	r7, #0
 80065dc:	dd05      	ble.n	80065ea <_dtoa_r+0x9ba>
 80065de:	4631      	mov	r1, r6
 80065e0:	463a      	mov	r2, r7
 80065e2:	4628      	mov	r0, r5
 80065e4:	f001 f940 	bl	8007868 <__lshift>
 80065e8:	4606      	mov	r6, r0
 80065ea:	f1b8 0f00 	cmp.w	r8, #0
 80065ee:	d05c      	beq.n	80066aa <_dtoa_r+0xa7a>
 80065f0:	4628      	mov	r0, r5
 80065f2:	6871      	ldr	r1, [r6, #4]
 80065f4:	f000 fee0 	bl	80073b8 <_Balloc>
 80065f8:	4607      	mov	r7, r0
 80065fa:	b928      	cbnz	r0, 8006608 <_dtoa_r+0x9d8>
 80065fc:	4602      	mov	r2, r0
 80065fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006602:	4b7f      	ldr	r3, [pc, #508]	; (8006800 <_dtoa_r+0xbd0>)
 8006604:	f7ff bb28 	b.w	8005c58 <_dtoa_r+0x28>
 8006608:	6932      	ldr	r2, [r6, #16]
 800660a:	f106 010c 	add.w	r1, r6, #12
 800660e:	3202      	adds	r2, #2
 8006610:	0092      	lsls	r2, r2, #2
 8006612:	300c      	adds	r0, #12
 8006614:	f000 fea8 	bl	8007368 <memcpy>
 8006618:	2201      	movs	r2, #1
 800661a:	4639      	mov	r1, r7
 800661c:	4628      	mov	r0, r5
 800661e:	f001 f923 	bl	8007868 <__lshift>
 8006622:	46b0      	mov	r8, r6
 8006624:	4606      	mov	r6, r0
 8006626:	9b03      	ldr	r3, [sp, #12]
 8006628:	3301      	adds	r3, #1
 800662a:	9308      	str	r3, [sp, #32]
 800662c:	9b03      	ldr	r3, [sp, #12]
 800662e:	444b      	add	r3, r9
 8006630:	930a      	str	r3, [sp, #40]	; 0x28
 8006632:	9b04      	ldr	r3, [sp, #16]
 8006634:	f003 0301 	and.w	r3, r3, #1
 8006638:	9309      	str	r3, [sp, #36]	; 0x24
 800663a:	9b08      	ldr	r3, [sp, #32]
 800663c:	4621      	mov	r1, r4
 800663e:	3b01      	subs	r3, #1
 8006640:	4658      	mov	r0, fp
 8006642:	9304      	str	r3, [sp, #16]
 8006644:	f7ff fa67 	bl	8005b16 <quorem>
 8006648:	4603      	mov	r3, r0
 800664a:	4641      	mov	r1, r8
 800664c:	3330      	adds	r3, #48	; 0x30
 800664e:	9006      	str	r0, [sp, #24]
 8006650:	4658      	mov	r0, fp
 8006652:	930b      	str	r3, [sp, #44]	; 0x2c
 8006654:	f001 f978 	bl	8007948 <__mcmp>
 8006658:	4632      	mov	r2, r6
 800665a:	4681      	mov	r9, r0
 800665c:	4621      	mov	r1, r4
 800665e:	4628      	mov	r0, r5
 8006660:	f001 f98e 	bl	8007980 <__mdiff>
 8006664:	68c2      	ldr	r2, [r0, #12]
 8006666:	4607      	mov	r7, r0
 8006668:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800666a:	bb02      	cbnz	r2, 80066ae <_dtoa_r+0xa7e>
 800666c:	4601      	mov	r1, r0
 800666e:	4658      	mov	r0, fp
 8006670:	f001 f96a 	bl	8007948 <__mcmp>
 8006674:	4602      	mov	r2, r0
 8006676:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006678:	4639      	mov	r1, r7
 800667a:	4628      	mov	r0, r5
 800667c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006680:	f000 feda 	bl	8007438 <_Bfree>
 8006684:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006686:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006688:	9f08      	ldr	r7, [sp, #32]
 800668a:	ea43 0102 	orr.w	r1, r3, r2
 800668e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006690:	430b      	orrs	r3, r1
 8006692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006694:	d10d      	bne.n	80066b2 <_dtoa_r+0xa82>
 8006696:	2b39      	cmp	r3, #57	; 0x39
 8006698:	d029      	beq.n	80066ee <_dtoa_r+0xabe>
 800669a:	f1b9 0f00 	cmp.w	r9, #0
 800669e:	dd01      	ble.n	80066a4 <_dtoa_r+0xa74>
 80066a0:	9b06      	ldr	r3, [sp, #24]
 80066a2:	3331      	adds	r3, #49	; 0x31
 80066a4:	9a04      	ldr	r2, [sp, #16]
 80066a6:	7013      	strb	r3, [r2, #0]
 80066a8:	e776      	b.n	8006598 <_dtoa_r+0x968>
 80066aa:	4630      	mov	r0, r6
 80066ac:	e7b9      	b.n	8006622 <_dtoa_r+0x9f2>
 80066ae:	2201      	movs	r2, #1
 80066b0:	e7e2      	b.n	8006678 <_dtoa_r+0xa48>
 80066b2:	f1b9 0f00 	cmp.w	r9, #0
 80066b6:	db06      	blt.n	80066c6 <_dtoa_r+0xa96>
 80066b8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80066ba:	ea41 0909 	orr.w	r9, r1, r9
 80066be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066c0:	ea59 0101 	orrs.w	r1, r9, r1
 80066c4:	d120      	bne.n	8006708 <_dtoa_r+0xad8>
 80066c6:	2a00      	cmp	r2, #0
 80066c8:	ddec      	ble.n	80066a4 <_dtoa_r+0xa74>
 80066ca:	4659      	mov	r1, fp
 80066cc:	2201      	movs	r2, #1
 80066ce:	4628      	mov	r0, r5
 80066d0:	9308      	str	r3, [sp, #32]
 80066d2:	f001 f8c9 	bl	8007868 <__lshift>
 80066d6:	4621      	mov	r1, r4
 80066d8:	4683      	mov	fp, r0
 80066da:	f001 f935 	bl	8007948 <__mcmp>
 80066de:	2800      	cmp	r0, #0
 80066e0:	9b08      	ldr	r3, [sp, #32]
 80066e2:	dc02      	bgt.n	80066ea <_dtoa_r+0xaba>
 80066e4:	d1de      	bne.n	80066a4 <_dtoa_r+0xa74>
 80066e6:	07da      	lsls	r2, r3, #31
 80066e8:	d5dc      	bpl.n	80066a4 <_dtoa_r+0xa74>
 80066ea:	2b39      	cmp	r3, #57	; 0x39
 80066ec:	d1d8      	bne.n	80066a0 <_dtoa_r+0xa70>
 80066ee:	2339      	movs	r3, #57	; 0x39
 80066f0:	9a04      	ldr	r2, [sp, #16]
 80066f2:	7013      	strb	r3, [r2, #0]
 80066f4:	463b      	mov	r3, r7
 80066f6:	461f      	mov	r7, r3
 80066f8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	2a39      	cmp	r2, #57	; 0x39
 8006700:	d050      	beq.n	80067a4 <_dtoa_r+0xb74>
 8006702:	3201      	adds	r2, #1
 8006704:	701a      	strb	r2, [r3, #0]
 8006706:	e747      	b.n	8006598 <_dtoa_r+0x968>
 8006708:	2a00      	cmp	r2, #0
 800670a:	dd03      	ble.n	8006714 <_dtoa_r+0xae4>
 800670c:	2b39      	cmp	r3, #57	; 0x39
 800670e:	d0ee      	beq.n	80066ee <_dtoa_r+0xabe>
 8006710:	3301      	adds	r3, #1
 8006712:	e7c7      	b.n	80066a4 <_dtoa_r+0xa74>
 8006714:	9a08      	ldr	r2, [sp, #32]
 8006716:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006718:	f802 3c01 	strb.w	r3, [r2, #-1]
 800671c:	428a      	cmp	r2, r1
 800671e:	d02a      	beq.n	8006776 <_dtoa_r+0xb46>
 8006720:	4659      	mov	r1, fp
 8006722:	2300      	movs	r3, #0
 8006724:	220a      	movs	r2, #10
 8006726:	4628      	mov	r0, r5
 8006728:	f000 fea8 	bl	800747c <__multadd>
 800672c:	45b0      	cmp	r8, r6
 800672e:	4683      	mov	fp, r0
 8006730:	f04f 0300 	mov.w	r3, #0
 8006734:	f04f 020a 	mov.w	r2, #10
 8006738:	4641      	mov	r1, r8
 800673a:	4628      	mov	r0, r5
 800673c:	d107      	bne.n	800674e <_dtoa_r+0xb1e>
 800673e:	f000 fe9d 	bl	800747c <__multadd>
 8006742:	4680      	mov	r8, r0
 8006744:	4606      	mov	r6, r0
 8006746:	9b08      	ldr	r3, [sp, #32]
 8006748:	3301      	adds	r3, #1
 800674a:	9308      	str	r3, [sp, #32]
 800674c:	e775      	b.n	800663a <_dtoa_r+0xa0a>
 800674e:	f000 fe95 	bl	800747c <__multadd>
 8006752:	4631      	mov	r1, r6
 8006754:	4680      	mov	r8, r0
 8006756:	2300      	movs	r3, #0
 8006758:	220a      	movs	r2, #10
 800675a:	4628      	mov	r0, r5
 800675c:	f000 fe8e 	bl	800747c <__multadd>
 8006760:	4606      	mov	r6, r0
 8006762:	e7f0      	b.n	8006746 <_dtoa_r+0xb16>
 8006764:	f1b9 0f00 	cmp.w	r9, #0
 8006768:	bfcc      	ite	gt
 800676a:	464f      	movgt	r7, r9
 800676c:	2701      	movle	r7, #1
 800676e:	f04f 0800 	mov.w	r8, #0
 8006772:	9a03      	ldr	r2, [sp, #12]
 8006774:	4417      	add	r7, r2
 8006776:	4659      	mov	r1, fp
 8006778:	2201      	movs	r2, #1
 800677a:	4628      	mov	r0, r5
 800677c:	9308      	str	r3, [sp, #32]
 800677e:	f001 f873 	bl	8007868 <__lshift>
 8006782:	4621      	mov	r1, r4
 8006784:	4683      	mov	fp, r0
 8006786:	f001 f8df 	bl	8007948 <__mcmp>
 800678a:	2800      	cmp	r0, #0
 800678c:	dcb2      	bgt.n	80066f4 <_dtoa_r+0xac4>
 800678e:	d102      	bne.n	8006796 <_dtoa_r+0xb66>
 8006790:	9b08      	ldr	r3, [sp, #32]
 8006792:	07db      	lsls	r3, r3, #31
 8006794:	d4ae      	bmi.n	80066f4 <_dtoa_r+0xac4>
 8006796:	463b      	mov	r3, r7
 8006798:	461f      	mov	r7, r3
 800679a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800679e:	2a30      	cmp	r2, #48	; 0x30
 80067a0:	d0fa      	beq.n	8006798 <_dtoa_r+0xb68>
 80067a2:	e6f9      	b.n	8006598 <_dtoa_r+0x968>
 80067a4:	9a03      	ldr	r2, [sp, #12]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d1a5      	bne.n	80066f6 <_dtoa_r+0xac6>
 80067aa:	2331      	movs	r3, #49	; 0x31
 80067ac:	f10a 0a01 	add.w	sl, sl, #1
 80067b0:	e779      	b.n	80066a6 <_dtoa_r+0xa76>
 80067b2:	4b14      	ldr	r3, [pc, #80]	; (8006804 <_dtoa_r+0xbd4>)
 80067b4:	f7ff baa8 	b.w	8005d08 <_dtoa_r+0xd8>
 80067b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f47f aa81 	bne.w	8005cc2 <_dtoa_r+0x92>
 80067c0:	4b11      	ldr	r3, [pc, #68]	; (8006808 <_dtoa_r+0xbd8>)
 80067c2:	f7ff baa1 	b.w	8005d08 <_dtoa_r+0xd8>
 80067c6:	f1b9 0f00 	cmp.w	r9, #0
 80067ca:	dc03      	bgt.n	80067d4 <_dtoa_r+0xba4>
 80067cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	f73f aecb 	bgt.w	800656a <_dtoa_r+0x93a>
 80067d4:	9f03      	ldr	r7, [sp, #12]
 80067d6:	4621      	mov	r1, r4
 80067d8:	4658      	mov	r0, fp
 80067da:	f7ff f99c 	bl	8005b16 <quorem>
 80067de:	9a03      	ldr	r2, [sp, #12]
 80067e0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80067e4:	f807 3b01 	strb.w	r3, [r7], #1
 80067e8:	1aba      	subs	r2, r7, r2
 80067ea:	4591      	cmp	r9, r2
 80067ec:	ddba      	ble.n	8006764 <_dtoa_r+0xb34>
 80067ee:	4659      	mov	r1, fp
 80067f0:	2300      	movs	r3, #0
 80067f2:	220a      	movs	r2, #10
 80067f4:	4628      	mov	r0, r5
 80067f6:	f000 fe41 	bl	800747c <__multadd>
 80067fa:	4683      	mov	fp, r0
 80067fc:	e7eb      	b.n	80067d6 <_dtoa_r+0xba6>
 80067fe:	bf00      	nop
 8006800:	08008ac0 	.word	0x08008ac0
 8006804:	080088c1 	.word	0x080088c1
 8006808:	08008a41 	.word	0x08008a41

0800680c <__sflush_r>:
 800680c:	898a      	ldrh	r2, [r1, #12]
 800680e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006810:	4605      	mov	r5, r0
 8006812:	0710      	lsls	r0, r2, #28
 8006814:	460c      	mov	r4, r1
 8006816:	d457      	bmi.n	80068c8 <__sflush_r+0xbc>
 8006818:	684b      	ldr	r3, [r1, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	dc04      	bgt.n	8006828 <__sflush_r+0x1c>
 800681e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006820:	2b00      	cmp	r3, #0
 8006822:	dc01      	bgt.n	8006828 <__sflush_r+0x1c>
 8006824:	2000      	movs	r0, #0
 8006826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006828:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800682a:	2e00      	cmp	r6, #0
 800682c:	d0fa      	beq.n	8006824 <__sflush_r+0x18>
 800682e:	2300      	movs	r3, #0
 8006830:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006834:	682f      	ldr	r7, [r5, #0]
 8006836:	602b      	str	r3, [r5, #0]
 8006838:	d032      	beq.n	80068a0 <__sflush_r+0x94>
 800683a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800683c:	89a3      	ldrh	r3, [r4, #12]
 800683e:	075a      	lsls	r2, r3, #29
 8006840:	d505      	bpl.n	800684e <__sflush_r+0x42>
 8006842:	6863      	ldr	r3, [r4, #4]
 8006844:	1ac0      	subs	r0, r0, r3
 8006846:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006848:	b10b      	cbz	r3, 800684e <__sflush_r+0x42>
 800684a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800684c:	1ac0      	subs	r0, r0, r3
 800684e:	2300      	movs	r3, #0
 8006850:	4602      	mov	r2, r0
 8006852:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006854:	4628      	mov	r0, r5
 8006856:	6a21      	ldr	r1, [r4, #32]
 8006858:	47b0      	blx	r6
 800685a:	1c43      	adds	r3, r0, #1
 800685c:	89a3      	ldrh	r3, [r4, #12]
 800685e:	d106      	bne.n	800686e <__sflush_r+0x62>
 8006860:	6829      	ldr	r1, [r5, #0]
 8006862:	291d      	cmp	r1, #29
 8006864:	d82c      	bhi.n	80068c0 <__sflush_r+0xb4>
 8006866:	4a29      	ldr	r2, [pc, #164]	; (800690c <__sflush_r+0x100>)
 8006868:	40ca      	lsrs	r2, r1
 800686a:	07d6      	lsls	r6, r2, #31
 800686c:	d528      	bpl.n	80068c0 <__sflush_r+0xb4>
 800686e:	2200      	movs	r2, #0
 8006870:	6062      	str	r2, [r4, #4]
 8006872:	6922      	ldr	r2, [r4, #16]
 8006874:	04d9      	lsls	r1, r3, #19
 8006876:	6022      	str	r2, [r4, #0]
 8006878:	d504      	bpl.n	8006884 <__sflush_r+0x78>
 800687a:	1c42      	adds	r2, r0, #1
 800687c:	d101      	bne.n	8006882 <__sflush_r+0x76>
 800687e:	682b      	ldr	r3, [r5, #0]
 8006880:	b903      	cbnz	r3, 8006884 <__sflush_r+0x78>
 8006882:	6560      	str	r0, [r4, #84]	; 0x54
 8006884:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006886:	602f      	str	r7, [r5, #0]
 8006888:	2900      	cmp	r1, #0
 800688a:	d0cb      	beq.n	8006824 <__sflush_r+0x18>
 800688c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006890:	4299      	cmp	r1, r3
 8006892:	d002      	beq.n	800689a <__sflush_r+0x8e>
 8006894:	4628      	mov	r0, r5
 8006896:	f001 fa5b 	bl	8007d50 <_free_r>
 800689a:	2000      	movs	r0, #0
 800689c:	6360      	str	r0, [r4, #52]	; 0x34
 800689e:	e7c2      	b.n	8006826 <__sflush_r+0x1a>
 80068a0:	6a21      	ldr	r1, [r4, #32]
 80068a2:	2301      	movs	r3, #1
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b0      	blx	r6
 80068a8:	1c41      	adds	r1, r0, #1
 80068aa:	d1c7      	bne.n	800683c <__sflush_r+0x30>
 80068ac:	682b      	ldr	r3, [r5, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d0c4      	beq.n	800683c <__sflush_r+0x30>
 80068b2:	2b1d      	cmp	r3, #29
 80068b4:	d001      	beq.n	80068ba <__sflush_r+0xae>
 80068b6:	2b16      	cmp	r3, #22
 80068b8:	d101      	bne.n	80068be <__sflush_r+0xb2>
 80068ba:	602f      	str	r7, [r5, #0]
 80068bc:	e7b2      	b.n	8006824 <__sflush_r+0x18>
 80068be:	89a3      	ldrh	r3, [r4, #12]
 80068c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068c4:	81a3      	strh	r3, [r4, #12]
 80068c6:	e7ae      	b.n	8006826 <__sflush_r+0x1a>
 80068c8:	690f      	ldr	r7, [r1, #16]
 80068ca:	2f00      	cmp	r7, #0
 80068cc:	d0aa      	beq.n	8006824 <__sflush_r+0x18>
 80068ce:	0793      	lsls	r3, r2, #30
 80068d0:	bf18      	it	ne
 80068d2:	2300      	movne	r3, #0
 80068d4:	680e      	ldr	r6, [r1, #0]
 80068d6:	bf08      	it	eq
 80068d8:	694b      	ldreq	r3, [r1, #20]
 80068da:	1bf6      	subs	r6, r6, r7
 80068dc:	600f      	str	r7, [r1, #0]
 80068de:	608b      	str	r3, [r1, #8]
 80068e0:	2e00      	cmp	r6, #0
 80068e2:	dd9f      	ble.n	8006824 <__sflush_r+0x18>
 80068e4:	4633      	mov	r3, r6
 80068e6:	463a      	mov	r2, r7
 80068e8:	4628      	mov	r0, r5
 80068ea:	6a21      	ldr	r1, [r4, #32]
 80068ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80068f0:	47e0      	blx	ip
 80068f2:	2800      	cmp	r0, #0
 80068f4:	dc06      	bgt.n	8006904 <__sflush_r+0xf8>
 80068f6:	89a3      	ldrh	r3, [r4, #12]
 80068f8:	f04f 30ff 	mov.w	r0, #4294967295
 80068fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006900:	81a3      	strh	r3, [r4, #12]
 8006902:	e790      	b.n	8006826 <__sflush_r+0x1a>
 8006904:	4407      	add	r7, r0
 8006906:	1a36      	subs	r6, r6, r0
 8006908:	e7ea      	b.n	80068e0 <__sflush_r+0xd4>
 800690a:	bf00      	nop
 800690c:	20400001 	.word	0x20400001

08006910 <_fflush_r>:
 8006910:	b538      	push	{r3, r4, r5, lr}
 8006912:	690b      	ldr	r3, [r1, #16]
 8006914:	4605      	mov	r5, r0
 8006916:	460c      	mov	r4, r1
 8006918:	b913      	cbnz	r3, 8006920 <_fflush_r+0x10>
 800691a:	2500      	movs	r5, #0
 800691c:	4628      	mov	r0, r5
 800691e:	bd38      	pop	{r3, r4, r5, pc}
 8006920:	b118      	cbz	r0, 800692a <_fflush_r+0x1a>
 8006922:	6983      	ldr	r3, [r0, #24]
 8006924:	b90b      	cbnz	r3, 800692a <_fflush_r+0x1a>
 8006926:	f000 f887 	bl	8006a38 <__sinit>
 800692a:	4b14      	ldr	r3, [pc, #80]	; (800697c <_fflush_r+0x6c>)
 800692c:	429c      	cmp	r4, r3
 800692e:	d11b      	bne.n	8006968 <_fflush_r+0x58>
 8006930:	686c      	ldr	r4, [r5, #4]
 8006932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d0ef      	beq.n	800691a <_fflush_r+0xa>
 800693a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800693c:	07d0      	lsls	r0, r2, #31
 800693e:	d404      	bmi.n	800694a <_fflush_r+0x3a>
 8006940:	0599      	lsls	r1, r3, #22
 8006942:	d402      	bmi.n	800694a <_fflush_r+0x3a>
 8006944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006946:	f000 fc80 	bl	800724a <__retarget_lock_acquire_recursive>
 800694a:	4628      	mov	r0, r5
 800694c:	4621      	mov	r1, r4
 800694e:	f7ff ff5d 	bl	800680c <__sflush_r>
 8006952:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006954:	4605      	mov	r5, r0
 8006956:	07da      	lsls	r2, r3, #31
 8006958:	d4e0      	bmi.n	800691c <_fflush_r+0xc>
 800695a:	89a3      	ldrh	r3, [r4, #12]
 800695c:	059b      	lsls	r3, r3, #22
 800695e:	d4dd      	bmi.n	800691c <_fflush_r+0xc>
 8006960:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006962:	f000 fc73 	bl	800724c <__retarget_lock_release_recursive>
 8006966:	e7d9      	b.n	800691c <_fflush_r+0xc>
 8006968:	4b05      	ldr	r3, [pc, #20]	; (8006980 <_fflush_r+0x70>)
 800696a:	429c      	cmp	r4, r3
 800696c:	d101      	bne.n	8006972 <_fflush_r+0x62>
 800696e:	68ac      	ldr	r4, [r5, #8]
 8006970:	e7df      	b.n	8006932 <_fflush_r+0x22>
 8006972:	4b04      	ldr	r3, [pc, #16]	; (8006984 <_fflush_r+0x74>)
 8006974:	429c      	cmp	r4, r3
 8006976:	bf08      	it	eq
 8006978:	68ec      	ldreq	r4, [r5, #12]
 800697a:	e7da      	b.n	8006932 <_fflush_r+0x22>
 800697c:	08008af4 	.word	0x08008af4
 8006980:	08008b14 	.word	0x08008b14
 8006984:	08008ad4 	.word	0x08008ad4

08006988 <std>:
 8006988:	2300      	movs	r3, #0
 800698a:	b510      	push	{r4, lr}
 800698c:	4604      	mov	r4, r0
 800698e:	e9c0 3300 	strd	r3, r3, [r0]
 8006992:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006996:	6083      	str	r3, [r0, #8]
 8006998:	8181      	strh	r1, [r0, #12]
 800699a:	6643      	str	r3, [r0, #100]	; 0x64
 800699c:	81c2      	strh	r2, [r0, #14]
 800699e:	6183      	str	r3, [r0, #24]
 80069a0:	4619      	mov	r1, r3
 80069a2:	2208      	movs	r2, #8
 80069a4:	305c      	adds	r0, #92	; 0x5c
 80069a6:	f7fd f96f 	bl	8003c88 <memset>
 80069aa:	4b05      	ldr	r3, [pc, #20]	; (80069c0 <std+0x38>)
 80069ac:	6224      	str	r4, [r4, #32]
 80069ae:	6263      	str	r3, [r4, #36]	; 0x24
 80069b0:	4b04      	ldr	r3, [pc, #16]	; (80069c4 <std+0x3c>)
 80069b2:	62a3      	str	r3, [r4, #40]	; 0x28
 80069b4:	4b04      	ldr	r3, [pc, #16]	; (80069c8 <std+0x40>)
 80069b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80069b8:	4b04      	ldr	r3, [pc, #16]	; (80069cc <std+0x44>)
 80069ba:	6323      	str	r3, [r4, #48]	; 0x30
 80069bc:	bd10      	pop	{r4, pc}
 80069be:	bf00      	nop
 80069c0:	080082d1 	.word	0x080082d1
 80069c4:	080082f3 	.word	0x080082f3
 80069c8:	0800832b 	.word	0x0800832b
 80069cc:	0800834f 	.word	0x0800834f

080069d0 <_cleanup_r>:
 80069d0:	4901      	ldr	r1, [pc, #4]	; (80069d8 <_cleanup_r+0x8>)
 80069d2:	f000 b8af 	b.w	8006b34 <_fwalk_reent>
 80069d6:	bf00      	nop
 80069d8:	08006911 	.word	0x08006911

080069dc <__sfmoreglue>:
 80069dc:	2268      	movs	r2, #104	; 0x68
 80069de:	b570      	push	{r4, r5, r6, lr}
 80069e0:	1e4d      	subs	r5, r1, #1
 80069e2:	4355      	muls	r5, r2
 80069e4:	460e      	mov	r6, r1
 80069e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80069ea:	f001 fa19 	bl	8007e20 <_malloc_r>
 80069ee:	4604      	mov	r4, r0
 80069f0:	b140      	cbz	r0, 8006a04 <__sfmoreglue+0x28>
 80069f2:	2100      	movs	r1, #0
 80069f4:	e9c0 1600 	strd	r1, r6, [r0]
 80069f8:	300c      	adds	r0, #12
 80069fa:	60a0      	str	r0, [r4, #8]
 80069fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006a00:	f7fd f942 	bl	8003c88 <memset>
 8006a04:	4620      	mov	r0, r4
 8006a06:	bd70      	pop	{r4, r5, r6, pc}

08006a08 <__sfp_lock_acquire>:
 8006a08:	4801      	ldr	r0, [pc, #4]	; (8006a10 <__sfp_lock_acquire+0x8>)
 8006a0a:	f000 bc1e 	b.w	800724a <__retarget_lock_acquire_recursive>
 8006a0e:	bf00      	nop
 8006a10:	200002fe 	.word	0x200002fe

08006a14 <__sfp_lock_release>:
 8006a14:	4801      	ldr	r0, [pc, #4]	; (8006a1c <__sfp_lock_release+0x8>)
 8006a16:	f000 bc19 	b.w	800724c <__retarget_lock_release_recursive>
 8006a1a:	bf00      	nop
 8006a1c:	200002fe 	.word	0x200002fe

08006a20 <__sinit_lock_acquire>:
 8006a20:	4801      	ldr	r0, [pc, #4]	; (8006a28 <__sinit_lock_acquire+0x8>)
 8006a22:	f000 bc12 	b.w	800724a <__retarget_lock_acquire_recursive>
 8006a26:	bf00      	nop
 8006a28:	200002ff 	.word	0x200002ff

08006a2c <__sinit_lock_release>:
 8006a2c:	4801      	ldr	r0, [pc, #4]	; (8006a34 <__sinit_lock_release+0x8>)
 8006a2e:	f000 bc0d 	b.w	800724c <__retarget_lock_release_recursive>
 8006a32:	bf00      	nop
 8006a34:	200002ff 	.word	0x200002ff

08006a38 <__sinit>:
 8006a38:	b510      	push	{r4, lr}
 8006a3a:	4604      	mov	r4, r0
 8006a3c:	f7ff fff0 	bl	8006a20 <__sinit_lock_acquire>
 8006a40:	69a3      	ldr	r3, [r4, #24]
 8006a42:	b11b      	cbz	r3, 8006a4c <__sinit+0x14>
 8006a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a48:	f7ff bff0 	b.w	8006a2c <__sinit_lock_release>
 8006a4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006a50:	6523      	str	r3, [r4, #80]	; 0x50
 8006a52:	4b13      	ldr	r3, [pc, #76]	; (8006aa0 <__sinit+0x68>)
 8006a54:	4a13      	ldr	r2, [pc, #76]	; (8006aa4 <__sinit+0x6c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	62a2      	str	r2, [r4, #40]	; 0x28
 8006a5a:	42a3      	cmp	r3, r4
 8006a5c:	bf08      	it	eq
 8006a5e:	2301      	moveq	r3, #1
 8006a60:	4620      	mov	r0, r4
 8006a62:	bf08      	it	eq
 8006a64:	61a3      	streq	r3, [r4, #24]
 8006a66:	f000 f81f 	bl	8006aa8 <__sfp>
 8006a6a:	6060      	str	r0, [r4, #4]
 8006a6c:	4620      	mov	r0, r4
 8006a6e:	f000 f81b 	bl	8006aa8 <__sfp>
 8006a72:	60a0      	str	r0, [r4, #8]
 8006a74:	4620      	mov	r0, r4
 8006a76:	f000 f817 	bl	8006aa8 <__sfp>
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	2104      	movs	r1, #4
 8006a7e:	60e0      	str	r0, [r4, #12]
 8006a80:	6860      	ldr	r0, [r4, #4]
 8006a82:	f7ff ff81 	bl	8006988 <std>
 8006a86:	2201      	movs	r2, #1
 8006a88:	2109      	movs	r1, #9
 8006a8a:	68a0      	ldr	r0, [r4, #8]
 8006a8c:	f7ff ff7c 	bl	8006988 <std>
 8006a90:	2202      	movs	r2, #2
 8006a92:	2112      	movs	r1, #18
 8006a94:	68e0      	ldr	r0, [r4, #12]
 8006a96:	f7ff ff77 	bl	8006988 <std>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	61a3      	str	r3, [r4, #24]
 8006a9e:	e7d1      	b.n	8006a44 <__sinit+0xc>
 8006aa0:	0800889c 	.word	0x0800889c
 8006aa4:	080069d1 	.word	0x080069d1

08006aa8 <__sfp>:
 8006aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aaa:	4607      	mov	r7, r0
 8006aac:	f7ff ffac 	bl	8006a08 <__sfp_lock_acquire>
 8006ab0:	4b1e      	ldr	r3, [pc, #120]	; (8006b2c <__sfp+0x84>)
 8006ab2:	681e      	ldr	r6, [r3, #0]
 8006ab4:	69b3      	ldr	r3, [r6, #24]
 8006ab6:	b913      	cbnz	r3, 8006abe <__sfp+0x16>
 8006ab8:	4630      	mov	r0, r6
 8006aba:	f7ff ffbd 	bl	8006a38 <__sinit>
 8006abe:	3648      	adds	r6, #72	; 0x48
 8006ac0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	d503      	bpl.n	8006ad0 <__sfp+0x28>
 8006ac8:	6833      	ldr	r3, [r6, #0]
 8006aca:	b30b      	cbz	r3, 8006b10 <__sfp+0x68>
 8006acc:	6836      	ldr	r6, [r6, #0]
 8006ace:	e7f7      	b.n	8006ac0 <__sfp+0x18>
 8006ad0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ad4:	b9d5      	cbnz	r5, 8006b0c <__sfp+0x64>
 8006ad6:	4b16      	ldr	r3, [pc, #88]	; (8006b30 <__sfp+0x88>)
 8006ad8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006adc:	60e3      	str	r3, [r4, #12]
 8006ade:	6665      	str	r5, [r4, #100]	; 0x64
 8006ae0:	f000 fbb2 	bl	8007248 <__retarget_lock_init_recursive>
 8006ae4:	f7ff ff96 	bl	8006a14 <__sfp_lock_release>
 8006ae8:	2208      	movs	r2, #8
 8006aea:	4629      	mov	r1, r5
 8006aec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006af0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006af4:	6025      	str	r5, [r4, #0]
 8006af6:	61a5      	str	r5, [r4, #24]
 8006af8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006afc:	f7fd f8c4 	bl	8003c88 <memset>
 8006b00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006b04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006b08:	4620      	mov	r0, r4
 8006b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b0c:	3468      	adds	r4, #104	; 0x68
 8006b0e:	e7d9      	b.n	8006ac4 <__sfp+0x1c>
 8006b10:	2104      	movs	r1, #4
 8006b12:	4638      	mov	r0, r7
 8006b14:	f7ff ff62 	bl	80069dc <__sfmoreglue>
 8006b18:	4604      	mov	r4, r0
 8006b1a:	6030      	str	r0, [r6, #0]
 8006b1c:	2800      	cmp	r0, #0
 8006b1e:	d1d5      	bne.n	8006acc <__sfp+0x24>
 8006b20:	f7ff ff78 	bl	8006a14 <__sfp_lock_release>
 8006b24:	230c      	movs	r3, #12
 8006b26:	603b      	str	r3, [r7, #0]
 8006b28:	e7ee      	b.n	8006b08 <__sfp+0x60>
 8006b2a:	bf00      	nop
 8006b2c:	0800889c 	.word	0x0800889c
 8006b30:	ffff0001 	.word	0xffff0001

08006b34 <_fwalk_reent>:
 8006b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b38:	4606      	mov	r6, r0
 8006b3a:	4688      	mov	r8, r1
 8006b3c:	2700      	movs	r7, #0
 8006b3e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b46:	f1b9 0901 	subs.w	r9, r9, #1
 8006b4a:	d505      	bpl.n	8006b58 <_fwalk_reent+0x24>
 8006b4c:	6824      	ldr	r4, [r4, #0]
 8006b4e:	2c00      	cmp	r4, #0
 8006b50:	d1f7      	bne.n	8006b42 <_fwalk_reent+0xe>
 8006b52:	4638      	mov	r0, r7
 8006b54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b58:	89ab      	ldrh	r3, [r5, #12]
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d907      	bls.n	8006b6e <_fwalk_reent+0x3a>
 8006b5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b62:	3301      	adds	r3, #1
 8006b64:	d003      	beq.n	8006b6e <_fwalk_reent+0x3a>
 8006b66:	4629      	mov	r1, r5
 8006b68:	4630      	mov	r0, r6
 8006b6a:	47c0      	blx	r8
 8006b6c:	4307      	orrs	r7, r0
 8006b6e:	3568      	adds	r5, #104	; 0x68
 8006b70:	e7e9      	b.n	8006b46 <_fwalk_reent+0x12>

08006b72 <rshift>:
 8006b72:	6903      	ldr	r3, [r0, #16]
 8006b74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b78:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006b7c:	f100 0414 	add.w	r4, r0, #20
 8006b80:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006b84:	dd46      	ble.n	8006c14 <rshift+0xa2>
 8006b86:	f011 011f 	ands.w	r1, r1, #31
 8006b8a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006b8e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006b92:	d10c      	bne.n	8006bae <rshift+0x3c>
 8006b94:	4629      	mov	r1, r5
 8006b96:	f100 0710 	add.w	r7, r0, #16
 8006b9a:	42b1      	cmp	r1, r6
 8006b9c:	d335      	bcc.n	8006c0a <rshift+0x98>
 8006b9e:	1a9b      	subs	r3, r3, r2
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	1eea      	subs	r2, r5, #3
 8006ba4:	4296      	cmp	r6, r2
 8006ba6:	bf38      	it	cc
 8006ba8:	2300      	movcc	r3, #0
 8006baa:	4423      	add	r3, r4
 8006bac:	e015      	b.n	8006bda <rshift+0x68>
 8006bae:	46a1      	mov	r9, r4
 8006bb0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006bb4:	f1c1 0820 	rsb	r8, r1, #32
 8006bb8:	40cf      	lsrs	r7, r1
 8006bba:	f105 0e04 	add.w	lr, r5, #4
 8006bbe:	4576      	cmp	r6, lr
 8006bc0:	46f4      	mov	ip, lr
 8006bc2:	d816      	bhi.n	8006bf2 <rshift+0x80>
 8006bc4:	1a9a      	subs	r2, r3, r2
 8006bc6:	0092      	lsls	r2, r2, #2
 8006bc8:	3a04      	subs	r2, #4
 8006bca:	3501      	adds	r5, #1
 8006bcc:	42ae      	cmp	r6, r5
 8006bce:	bf38      	it	cc
 8006bd0:	2200      	movcc	r2, #0
 8006bd2:	18a3      	adds	r3, r4, r2
 8006bd4:	50a7      	str	r7, [r4, r2]
 8006bd6:	b107      	cbz	r7, 8006bda <rshift+0x68>
 8006bd8:	3304      	adds	r3, #4
 8006bda:	42a3      	cmp	r3, r4
 8006bdc:	eba3 0204 	sub.w	r2, r3, r4
 8006be0:	bf08      	it	eq
 8006be2:	2300      	moveq	r3, #0
 8006be4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006be8:	6102      	str	r2, [r0, #16]
 8006bea:	bf08      	it	eq
 8006bec:	6143      	streq	r3, [r0, #20]
 8006bee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bf2:	f8dc c000 	ldr.w	ip, [ip]
 8006bf6:	fa0c fc08 	lsl.w	ip, ip, r8
 8006bfa:	ea4c 0707 	orr.w	r7, ip, r7
 8006bfe:	f849 7b04 	str.w	r7, [r9], #4
 8006c02:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006c06:	40cf      	lsrs	r7, r1
 8006c08:	e7d9      	b.n	8006bbe <rshift+0x4c>
 8006c0a:	f851 cb04 	ldr.w	ip, [r1], #4
 8006c0e:	f847 cf04 	str.w	ip, [r7, #4]!
 8006c12:	e7c2      	b.n	8006b9a <rshift+0x28>
 8006c14:	4623      	mov	r3, r4
 8006c16:	e7e0      	b.n	8006bda <rshift+0x68>

08006c18 <__hexdig_fun>:
 8006c18:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006c1c:	2b09      	cmp	r3, #9
 8006c1e:	d802      	bhi.n	8006c26 <__hexdig_fun+0xe>
 8006c20:	3820      	subs	r0, #32
 8006c22:	b2c0      	uxtb	r0, r0
 8006c24:	4770      	bx	lr
 8006c26:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006c2a:	2b05      	cmp	r3, #5
 8006c2c:	d801      	bhi.n	8006c32 <__hexdig_fun+0x1a>
 8006c2e:	3847      	subs	r0, #71	; 0x47
 8006c30:	e7f7      	b.n	8006c22 <__hexdig_fun+0xa>
 8006c32:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006c36:	2b05      	cmp	r3, #5
 8006c38:	d801      	bhi.n	8006c3e <__hexdig_fun+0x26>
 8006c3a:	3827      	subs	r0, #39	; 0x27
 8006c3c:	e7f1      	b.n	8006c22 <__hexdig_fun+0xa>
 8006c3e:	2000      	movs	r0, #0
 8006c40:	4770      	bx	lr
	...

08006c44 <__gethex>:
 8006c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c48:	b08b      	sub	sp, #44	; 0x2c
 8006c4a:	9305      	str	r3, [sp, #20]
 8006c4c:	4bb2      	ldr	r3, [pc, #712]	; (8006f18 <__gethex+0x2d4>)
 8006c4e:	9002      	str	r0, [sp, #8]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	468b      	mov	fp, r1
 8006c54:	4618      	mov	r0, r3
 8006c56:	4690      	mov	r8, r2
 8006c58:	9303      	str	r3, [sp, #12]
 8006c5a:	f7f9 fa79 	bl	8000150 <strlen>
 8006c5e:	4682      	mov	sl, r0
 8006c60:	9b03      	ldr	r3, [sp, #12]
 8006c62:	f8db 2000 	ldr.w	r2, [fp]
 8006c66:	4403      	add	r3, r0
 8006c68:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006c6c:	9306      	str	r3, [sp, #24]
 8006c6e:	1c93      	adds	r3, r2, #2
 8006c70:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006c74:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006c78:	32fe      	adds	r2, #254	; 0xfe
 8006c7a:	18d1      	adds	r1, r2, r3
 8006c7c:	461f      	mov	r7, r3
 8006c7e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006c82:	9101      	str	r1, [sp, #4]
 8006c84:	2830      	cmp	r0, #48	; 0x30
 8006c86:	d0f8      	beq.n	8006c7a <__gethex+0x36>
 8006c88:	f7ff ffc6 	bl	8006c18 <__hexdig_fun>
 8006c8c:	4604      	mov	r4, r0
 8006c8e:	2800      	cmp	r0, #0
 8006c90:	d13a      	bne.n	8006d08 <__gethex+0xc4>
 8006c92:	4652      	mov	r2, sl
 8006c94:	4638      	mov	r0, r7
 8006c96:	9903      	ldr	r1, [sp, #12]
 8006c98:	f001 fb5d 	bl	8008356 <strncmp>
 8006c9c:	4605      	mov	r5, r0
 8006c9e:	2800      	cmp	r0, #0
 8006ca0:	d166      	bne.n	8006d70 <__gethex+0x12c>
 8006ca2:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006ca6:	eb07 060a 	add.w	r6, r7, sl
 8006caa:	f7ff ffb5 	bl	8006c18 <__hexdig_fun>
 8006cae:	2800      	cmp	r0, #0
 8006cb0:	d060      	beq.n	8006d74 <__gethex+0x130>
 8006cb2:	4633      	mov	r3, r6
 8006cb4:	7818      	ldrb	r0, [r3, #0]
 8006cb6:	461f      	mov	r7, r3
 8006cb8:	2830      	cmp	r0, #48	; 0x30
 8006cba:	f103 0301 	add.w	r3, r3, #1
 8006cbe:	d0f9      	beq.n	8006cb4 <__gethex+0x70>
 8006cc0:	f7ff ffaa 	bl	8006c18 <__hexdig_fun>
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	fab0 f480 	clz	r4, r0
 8006cca:	4635      	mov	r5, r6
 8006ccc:	0964      	lsrs	r4, r4, #5
 8006cce:	9301      	str	r3, [sp, #4]
 8006cd0:	463a      	mov	r2, r7
 8006cd2:	4616      	mov	r6, r2
 8006cd4:	7830      	ldrb	r0, [r6, #0]
 8006cd6:	3201      	adds	r2, #1
 8006cd8:	f7ff ff9e 	bl	8006c18 <__hexdig_fun>
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	d1f8      	bne.n	8006cd2 <__gethex+0x8e>
 8006ce0:	4652      	mov	r2, sl
 8006ce2:	4630      	mov	r0, r6
 8006ce4:	9903      	ldr	r1, [sp, #12]
 8006ce6:	f001 fb36 	bl	8008356 <strncmp>
 8006cea:	b980      	cbnz	r0, 8006d0e <__gethex+0xca>
 8006cec:	b94d      	cbnz	r5, 8006d02 <__gethex+0xbe>
 8006cee:	eb06 050a 	add.w	r5, r6, sl
 8006cf2:	462a      	mov	r2, r5
 8006cf4:	4616      	mov	r6, r2
 8006cf6:	7830      	ldrb	r0, [r6, #0]
 8006cf8:	3201      	adds	r2, #1
 8006cfa:	f7ff ff8d 	bl	8006c18 <__hexdig_fun>
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	d1f8      	bne.n	8006cf4 <__gethex+0xb0>
 8006d02:	1bad      	subs	r5, r5, r6
 8006d04:	00ad      	lsls	r5, r5, #2
 8006d06:	e004      	b.n	8006d12 <__gethex+0xce>
 8006d08:	2400      	movs	r4, #0
 8006d0a:	4625      	mov	r5, r4
 8006d0c:	e7e0      	b.n	8006cd0 <__gethex+0x8c>
 8006d0e:	2d00      	cmp	r5, #0
 8006d10:	d1f7      	bne.n	8006d02 <__gethex+0xbe>
 8006d12:	7833      	ldrb	r3, [r6, #0]
 8006d14:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006d18:	2b50      	cmp	r3, #80	; 0x50
 8006d1a:	d139      	bne.n	8006d90 <__gethex+0x14c>
 8006d1c:	7873      	ldrb	r3, [r6, #1]
 8006d1e:	2b2b      	cmp	r3, #43	; 0x2b
 8006d20:	d02a      	beq.n	8006d78 <__gethex+0x134>
 8006d22:	2b2d      	cmp	r3, #45	; 0x2d
 8006d24:	d02c      	beq.n	8006d80 <__gethex+0x13c>
 8006d26:	f04f 0900 	mov.w	r9, #0
 8006d2a:	1c71      	adds	r1, r6, #1
 8006d2c:	7808      	ldrb	r0, [r1, #0]
 8006d2e:	f7ff ff73 	bl	8006c18 <__hexdig_fun>
 8006d32:	1e43      	subs	r3, r0, #1
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	2b18      	cmp	r3, #24
 8006d38:	d82a      	bhi.n	8006d90 <__gethex+0x14c>
 8006d3a:	f1a0 0210 	sub.w	r2, r0, #16
 8006d3e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006d42:	f7ff ff69 	bl	8006c18 <__hexdig_fun>
 8006d46:	1e43      	subs	r3, r0, #1
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b18      	cmp	r3, #24
 8006d4c:	d91b      	bls.n	8006d86 <__gethex+0x142>
 8006d4e:	f1b9 0f00 	cmp.w	r9, #0
 8006d52:	d000      	beq.n	8006d56 <__gethex+0x112>
 8006d54:	4252      	negs	r2, r2
 8006d56:	4415      	add	r5, r2
 8006d58:	f8cb 1000 	str.w	r1, [fp]
 8006d5c:	b1d4      	cbz	r4, 8006d94 <__gethex+0x150>
 8006d5e:	9b01      	ldr	r3, [sp, #4]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	bf14      	ite	ne
 8006d64:	2700      	movne	r7, #0
 8006d66:	2706      	moveq	r7, #6
 8006d68:	4638      	mov	r0, r7
 8006d6a:	b00b      	add	sp, #44	; 0x2c
 8006d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d70:	463e      	mov	r6, r7
 8006d72:	4625      	mov	r5, r4
 8006d74:	2401      	movs	r4, #1
 8006d76:	e7cc      	b.n	8006d12 <__gethex+0xce>
 8006d78:	f04f 0900 	mov.w	r9, #0
 8006d7c:	1cb1      	adds	r1, r6, #2
 8006d7e:	e7d5      	b.n	8006d2c <__gethex+0xe8>
 8006d80:	f04f 0901 	mov.w	r9, #1
 8006d84:	e7fa      	b.n	8006d7c <__gethex+0x138>
 8006d86:	230a      	movs	r3, #10
 8006d88:	fb03 0202 	mla	r2, r3, r2, r0
 8006d8c:	3a10      	subs	r2, #16
 8006d8e:	e7d6      	b.n	8006d3e <__gethex+0xfa>
 8006d90:	4631      	mov	r1, r6
 8006d92:	e7e1      	b.n	8006d58 <__gethex+0x114>
 8006d94:	4621      	mov	r1, r4
 8006d96:	1bf3      	subs	r3, r6, r7
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	2b07      	cmp	r3, #7
 8006d9c:	dc0a      	bgt.n	8006db4 <__gethex+0x170>
 8006d9e:	9802      	ldr	r0, [sp, #8]
 8006da0:	f000 fb0a 	bl	80073b8 <_Balloc>
 8006da4:	4604      	mov	r4, r0
 8006da6:	b940      	cbnz	r0, 8006dba <__gethex+0x176>
 8006da8:	4602      	mov	r2, r0
 8006daa:	21de      	movs	r1, #222	; 0xde
 8006dac:	4b5b      	ldr	r3, [pc, #364]	; (8006f1c <__gethex+0x2d8>)
 8006dae:	485c      	ldr	r0, [pc, #368]	; (8006f20 <__gethex+0x2dc>)
 8006db0:	f7fc ff10 	bl	8003bd4 <__assert_func>
 8006db4:	3101      	adds	r1, #1
 8006db6:	105b      	asrs	r3, r3, #1
 8006db8:	e7ef      	b.n	8006d9a <__gethex+0x156>
 8006dba:	f04f 0b00 	mov.w	fp, #0
 8006dbe:	f100 0914 	add.w	r9, r0, #20
 8006dc2:	f1ca 0301 	rsb	r3, sl, #1
 8006dc6:	f8cd 9010 	str.w	r9, [sp, #16]
 8006dca:	f8cd b004 	str.w	fp, [sp, #4]
 8006dce:	9308      	str	r3, [sp, #32]
 8006dd0:	42b7      	cmp	r7, r6
 8006dd2:	d33f      	bcc.n	8006e54 <__gethex+0x210>
 8006dd4:	9f04      	ldr	r7, [sp, #16]
 8006dd6:	9b01      	ldr	r3, [sp, #4]
 8006dd8:	f847 3b04 	str.w	r3, [r7], #4
 8006ddc:	eba7 0709 	sub.w	r7, r7, r9
 8006de0:	10bf      	asrs	r7, r7, #2
 8006de2:	6127      	str	r7, [r4, #16]
 8006de4:	4618      	mov	r0, r3
 8006de6:	f000 fbd9 	bl	800759c <__hi0bits>
 8006dea:	017f      	lsls	r7, r7, #5
 8006dec:	f8d8 6000 	ldr.w	r6, [r8]
 8006df0:	1a3f      	subs	r7, r7, r0
 8006df2:	42b7      	cmp	r7, r6
 8006df4:	dd62      	ble.n	8006ebc <__gethex+0x278>
 8006df6:	1bbf      	subs	r7, r7, r6
 8006df8:	4639      	mov	r1, r7
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f000 ff73 	bl	8007ce6 <__any_on>
 8006e00:	4682      	mov	sl, r0
 8006e02:	b1a8      	cbz	r0, 8006e30 <__gethex+0x1ec>
 8006e04:	f04f 0a01 	mov.w	sl, #1
 8006e08:	1e7b      	subs	r3, r7, #1
 8006e0a:	1159      	asrs	r1, r3, #5
 8006e0c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006e10:	f003 021f 	and.w	r2, r3, #31
 8006e14:	fa0a f202 	lsl.w	r2, sl, r2
 8006e18:	420a      	tst	r2, r1
 8006e1a:	d009      	beq.n	8006e30 <__gethex+0x1ec>
 8006e1c:	4553      	cmp	r3, sl
 8006e1e:	dd05      	ble.n	8006e2c <__gethex+0x1e8>
 8006e20:	4620      	mov	r0, r4
 8006e22:	1eb9      	subs	r1, r7, #2
 8006e24:	f000 ff5f 	bl	8007ce6 <__any_on>
 8006e28:	2800      	cmp	r0, #0
 8006e2a:	d144      	bne.n	8006eb6 <__gethex+0x272>
 8006e2c:	f04f 0a02 	mov.w	sl, #2
 8006e30:	4639      	mov	r1, r7
 8006e32:	4620      	mov	r0, r4
 8006e34:	f7ff fe9d 	bl	8006b72 <rshift>
 8006e38:	443d      	add	r5, r7
 8006e3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006e3e:	42ab      	cmp	r3, r5
 8006e40:	da4a      	bge.n	8006ed8 <__gethex+0x294>
 8006e42:	4621      	mov	r1, r4
 8006e44:	9802      	ldr	r0, [sp, #8]
 8006e46:	f000 faf7 	bl	8007438 <_Bfree>
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006e4e:	27a3      	movs	r7, #163	; 0xa3
 8006e50:	6013      	str	r3, [r2, #0]
 8006e52:	e789      	b.n	8006d68 <__gethex+0x124>
 8006e54:	1e73      	subs	r3, r6, #1
 8006e56:	9a06      	ldr	r2, [sp, #24]
 8006e58:	9307      	str	r3, [sp, #28]
 8006e5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d019      	beq.n	8006e96 <__gethex+0x252>
 8006e62:	f1bb 0f20 	cmp.w	fp, #32
 8006e66:	d107      	bne.n	8006e78 <__gethex+0x234>
 8006e68:	9b04      	ldr	r3, [sp, #16]
 8006e6a:	9a01      	ldr	r2, [sp, #4]
 8006e6c:	f843 2b04 	str.w	r2, [r3], #4
 8006e70:	9304      	str	r3, [sp, #16]
 8006e72:	2300      	movs	r3, #0
 8006e74:	469b      	mov	fp, r3
 8006e76:	9301      	str	r3, [sp, #4]
 8006e78:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006e7c:	f7ff fecc 	bl	8006c18 <__hexdig_fun>
 8006e80:	9b01      	ldr	r3, [sp, #4]
 8006e82:	f000 000f 	and.w	r0, r0, #15
 8006e86:	fa00 f00b 	lsl.w	r0, r0, fp
 8006e8a:	4303      	orrs	r3, r0
 8006e8c:	9301      	str	r3, [sp, #4]
 8006e8e:	f10b 0b04 	add.w	fp, fp, #4
 8006e92:	9b07      	ldr	r3, [sp, #28]
 8006e94:	e00d      	b.n	8006eb2 <__gethex+0x26e>
 8006e96:	9a08      	ldr	r2, [sp, #32]
 8006e98:	1e73      	subs	r3, r6, #1
 8006e9a:	4413      	add	r3, r2
 8006e9c:	42bb      	cmp	r3, r7
 8006e9e:	d3e0      	bcc.n	8006e62 <__gethex+0x21e>
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	4652      	mov	r2, sl
 8006ea4:	9903      	ldr	r1, [sp, #12]
 8006ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8006ea8:	f001 fa55 	bl	8008356 <strncmp>
 8006eac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	d1d7      	bne.n	8006e62 <__gethex+0x21e>
 8006eb2:	461e      	mov	r6, r3
 8006eb4:	e78c      	b.n	8006dd0 <__gethex+0x18c>
 8006eb6:	f04f 0a03 	mov.w	sl, #3
 8006eba:	e7b9      	b.n	8006e30 <__gethex+0x1ec>
 8006ebc:	da09      	bge.n	8006ed2 <__gethex+0x28e>
 8006ebe:	1bf7      	subs	r7, r6, r7
 8006ec0:	4621      	mov	r1, r4
 8006ec2:	463a      	mov	r2, r7
 8006ec4:	9802      	ldr	r0, [sp, #8]
 8006ec6:	f000 fccf 	bl	8007868 <__lshift>
 8006eca:	4604      	mov	r4, r0
 8006ecc:	1bed      	subs	r5, r5, r7
 8006ece:	f100 0914 	add.w	r9, r0, #20
 8006ed2:	f04f 0a00 	mov.w	sl, #0
 8006ed6:	e7b0      	b.n	8006e3a <__gethex+0x1f6>
 8006ed8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006edc:	42a8      	cmp	r0, r5
 8006ede:	dd72      	ble.n	8006fc6 <__gethex+0x382>
 8006ee0:	1b45      	subs	r5, r0, r5
 8006ee2:	42ae      	cmp	r6, r5
 8006ee4:	dc35      	bgt.n	8006f52 <__gethex+0x30e>
 8006ee6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006eea:	2b02      	cmp	r3, #2
 8006eec:	d029      	beq.n	8006f42 <__gethex+0x2fe>
 8006eee:	2b03      	cmp	r3, #3
 8006ef0:	d02b      	beq.n	8006f4a <__gethex+0x306>
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d11c      	bne.n	8006f30 <__gethex+0x2ec>
 8006ef6:	42ae      	cmp	r6, r5
 8006ef8:	d11a      	bne.n	8006f30 <__gethex+0x2ec>
 8006efa:	2e01      	cmp	r6, #1
 8006efc:	d112      	bne.n	8006f24 <__gethex+0x2e0>
 8006efe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006f02:	9a05      	ldr	r2, [sp, #20]
 8006f04:	2762      	movs	r7, #98	; 0x62
 8006f06:	6013      	str	r3, [r2, #0]
 8006f08:	2301      	movs	r3, #1
 8006f0a:	6123      	str	r3, [r4, #16]
 8006f0c:	f8c9 3000 	str.w	r3, [r9]
 8006f10:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f12:	601c      	str	r4, [r3, #0]
 8006f14:	e728      	b.n	8006d68 <__gethex+0x124>
 8006f16:	bf00      	nop
 8006f18:	08008b9c 	.word	0x08008b9c
 8006f1c:	08008ac0 	.word	0x08008ac0
 8006f20:	08008b34 	.word	0x08008b34
 8006f24:	4620      	mov	r0, r4
 8006f26:	1e71      	subs	r1, r6, #1
 8006f28:	f000 fedd 	bl	8007ce6 <__any_on>
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d1e6      	bne.n	8006efe <__gethex+0x2ba>
 8006f30:	4621      	mov	r1, r4
 8006f32:	9802      	ldr	r0, [sp, #8]
 8006f34:	f000 fa80 	bl	8007438 <_Bfree>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006f3c:	2750      	movs	r7, #80	; 0x50
 8006f3e:	6013      	str	r3, [r2, #0]
 8006f40:	e712      	b.n	8006d68 <__gethex+0x124>
 8006f42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d1f3      	bne.n	8006f30 <__gethex+0x2ec>
 8006f48:	e7d9      	b.n	8006efe <__gethex+0x2ba>
 8006f4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1d6      	bne.n	8006efe <__gethex+0x2ba>
 8006f50:	e7ee      	b.n	8006f30 <__gethex+0x2ec>
 8006f52:	1e6f      	subs	r7, r5, #1
 8006f54:	f1ba 0f00 	cmp.w	sl, #0
 8006f58:	d132      	bne.n	8006fc0 <__gethex+0x37c>
 8006f5a:	b127      	cbz	r7, 8006f66 <__gethex+0x322>
 8006f5c:	4639      	mov	r1, r7
 8006f5e:	4620      	mov	r0, r4
 8006f60:	f000 fec1 	bl	8007ce6 <__any_on>
 8006f64:	4682      	mov	sl, r0
 8006f66:	2101      	movs	r1, #1
 8006f68:	117b      	asrs	r3, r7, #5
 8006f6a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006f6e:	f007 071f 	and.w	r7, r7, #31
 8006f72:	fa01 f707 	lsl.w	r7, r1, r7
 8006f76:	421f      	tst	r7, r3
 8006f78:	f04f 0702 	mov.w	r7, #2
 8006f7c:	4629      	mov	r1, r5
 8006f7e:	4620      	mov	r0, r4
 8006f80:	bf18      	it	ne
 8006f82:	f04a 0a02 	orrne.w	sl, sl, #2
 8006f86:	1b76      	subs	r6, r6, r5
 8006f88:	f7ff fdf3 	bl	8006b72 <rshift>
 8006f8c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006f90:	f1ba 0f00 	cmp.w	sl, #0
 8006f94:	d048      	beq.n	8007028 <__gethex+0x3e4>
 8006f96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006f9a:	2b02      	cmp	r3, #2
 8006f9c:	d015      	beq.n	8006fca <__gethex+0x386>
 8006f9e:	2b03      	cmp	r3, #3
 8006fa0:	d017      	beq.n	8006fd2 <__gethex+0x38e>
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d109      	bne.n	8006fba <__gethex+0x376>
 8006fa6:	f01a 0f02 	tst.w	sl, #2
 8006faa:	d006      	beq.n	8006fba <__gethex+0x376>
 8006fac:	f8d9 0000 	ldr.w	r0, [r9]
 8006fb0:	ea4a 0a00 	orr.w	sl, sl, r0
 8006fb4:	f01a 0f01 	tst.w	sl, #1
 8006fb8:	d10e      	bne.n	8006fd8 <__gethex+0x394>
 8006fba:	f047 0710 	orr.w	r7, r7, #16
 8006fbe:	e033      	b.n	8007028 <__gethex+0x3e4>
 8006fc0:	f04f 0a01 	mov.w	sl, #1
 8006fc4:	e7cf      	b.n	8006f66 <__gethex+0x322>
 8006fc6:	2701      	movs	r7, #1
 8006fc8:	e7e2      	b.n	8006f90 <__gethex+0x34c>
 8006fca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fcc:	f1c3 0301 	rsb	r3, r3, #1
 8006fd0:	9315      	str	r3, [sp, #84]	; 0x54
 8006fd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d0f0      	beq.n	8006fba <__gethex+0x376>
 8006fd8:	f04f 0c00 	mov.w	ip, #0
 8006fdc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006fe0:	f104 0314 	add.w	r3, r4, #20
 8006fe4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006fe8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006fec:	4618      	mov	r0, r3
 8006fee:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ff2:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006ff6:	d01c      	beq.n	8007032 <__gethex+0x3ee>
 8006ff8:	3201      	adds	r2, #1
 8006ffa:	6002      	str	r2, [r0, #0]
 8006ffc:	2f02      	cmp	r7, #2
 8006ffe:	f104 0314 	add.w	r3, r4, #20
 8007002:	d13d      	bne.n	8007080 <__gethex+0x43c>
 8007004:	f8d8 2000 	ldr.w	r2, [r8]
 8007008:	3a01      	subs	r2, #1
 800700a:	42b2      	cmp	r2, r6
 800700c:	d10a      	bne.n	8007024 <__gethex+0x3e0>
 800700e:	2201      	movs	r2, #1
 8007010:	1171      	asrs	r1, r6, #5
 8007012:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007016:	f006 061f 	and.w	r6, r6, #31
 800701a:	fa02 f606 	lsl.w	r6, r2, r6
 800701e:	421e      	tst	r6, r3
 8007020:	bf18      	it	ne
 8007022:	4617      	movne	r7, r2
 8007024:	f047 0720 	orr.w	r7, r7, #32
 8007028:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800702a:	601c      	str	r4, [r3, #0]
 800702c:	9b05      	ldr	r3, [sp, #20]
 800702e:	601d      	str	r5, [r3, #0]
 8007030:	e69a      	b.n	8006d68 <__gethex+0x124>
 8007032:	4299      	cmp	r1, r3
 8007034:	f843 cc04 	str.w	ip, [r3, #-4]
 8007038:	d8d8      	bhi.n	8006fec <__gethex+0x3a8>
 800703a:	68a3      	ldr	r3, [r4, #8]
 800703c:	459b      	cmp	fp, r3
 800703e:	db17      	blt.n	8007070 <__gethex+0x42c>
 8007040:	6861      	ldr	r1, [r4, #4]
 8007042:	9802      	ldr	r0, [sp, #8]
 8007044:	3101      	adds	r1, #1
 8007046:	f000 f9b7 	bl	80073b8 <_Balloc>
 800704a:	4681      	mov	r9, r0
 800704c:	b918      	cbnz	r0, 8007056 <__gethex+0x412>
 800704e:	4602      	mov	r2, r0
 8007050:	2184      	movs	r1, #132	; 0x84
 8007052:	4b19      	ldr	r3, [pc, #100]	; (80070b8 <__gethex+0x474>)
 8007054:	e6ab      	b.n	8006dae <__gethex+0x16a>
 8007056:	6922      	ldr	r2, [r4, #16]
 8007058:	f104 010c 	add.w	r1, r4, #12
 800705c:	3202      	adds	r2, #2
 800705e:	0092      	lsls	r2, r2, #2
 8007060:	300c      	adds	r0, #12
 8007062:	f000 f981 	bl	8007368 <memcpy>
 8007066:	4621      	mov	r1, r4
 8007068:	9802      	ldr	r0, [sp, #8]
 800706a:	f000 f9e5 	bl	8007438 <_Bfree>
 800706e:	464c      	mov	r4, r9
 8007070:	6923      	ldr	r3, [r4, #16]
 8007072:	1c5a      	adds	r2, r3, #1
 8007074:	6122      	str	r2, [r4, #16]
 8007076:	2201      	movs	r2, #1
 8007078:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800707c:	615a      	str	r2, [r3, #20]
 800707e:	e7bd      	b.n	8006ffc <__gethex+0x3b8>
 8007080:	6922      	ldr	r2, [r4, #16]
 8007082:	455a      	cmp	r2, fp
 8007084:	dd0b      	ble.n	800709e <__gethex+0x45a>
 8007086:	2101      	movs	r1, #1
 8007088:	4620      	mov	r0, r4
 800708a:	f7ff fd72 	bl	8006b72 <rshift>
 800708e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007092:	3501      	adds	r5, #1
 8007094:	42ab      	cmp	r3, r5
 8007096:	f6ff aed4 	blt.w	8006e42 <__gethex+0x1fe>
 800709a:	2701      	movs	r7, #1
 800709c:	e7c2      	b.n	8007024 <__gethex+0x3e0>
 800709e:	f016 061f 	ands.w	r6, r6, #31
 80070a2:	d0fa      	beq.n	800709a <__gethex+0x456>
 80070a4:	4453      	add	r3, sl
 80070a6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80070aa:	f000 fa77 	bl	800759c <__hi0bits>
 80070ae:	f1c6 0620 	rsb	r6, r6, #32
 80070b2:	42b0      	cmp	r0, r6
 80070b4:	dbe7      	blt.n	8007086 <__gethex+0x442>
 80070b6:	e7f0      	b.n	800709a <__gethex+0x456>
 80070b8:	08008ac0 	.word	0x08008ac0

080070bc <L_shift>:
 80070bc:	f1c2 0208 	rsb	r2, r2, #8
 80070c0:	0092      	lsls	r2, r2, #2
 80070c2:	b570      	push	{r4, r5, r6, lr}
 80070c4:	f1c2 0620 	rsb	r6, r2, #32
 80070c8:	6843      	ldr	r3, [r0, #4]
 80070ca:	6804      	ldr	r4, [r0, #0]
 80070cc:	fa03 f506 	lsl.w	r5, r3, r6
 80070d0:	432c      	orrs	r4, r5
 80070d2:	40d3      	lsrs	r3, r2
 80070d4:	6004      	str	r4, [r0, #0]
 80070d6:	f840 3f04 	str.w	r3, [r0, #4]!
 80070da:	4288      	cmp	r0, r1
 80070dc:	d3f4      	bcc.n	80070c8 <L_shift+0xc>
 80070de:	bd70      	pop	{r4, r5, r6, pc}

080070e0 <__match>:
 80070e0:	b530      	push	{r4, r5, lr}
 80070e2:	6803      	ldr	r3, [r0, #0]
 80070e4:	3301      	adds	r3, #1
 80070e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070ea:	b914      	cbnz	r4, 80070f2 <__match+0x12>
 80070ec:	6003      	str	r3, [r0, #0]
 80070ee:	2001      	movs	r0, #1
 80070f0:	bd30      	pop	{r4, r5, pc}
 80070f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070f6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80070fa:	2d19      	cmp	r5, #25
 80070fc:	bf98      	it	ls
 80070fe:	3220      	addls	r2, #32
 8007100:	42a2      	cmp	r2, r4
 8007102:	d0f0      	beq.n	80070e6 <__match+0x6>
 8007104:	2000      	movs	r0, #0
 8007106:	e7f3      	b.n	80070f0 <__match+0x10>

08007108 <__hexnan>:
 8007108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800710c:	2500      	movs	r5, #0
 800710e:	680b      	ldr	r3, [r1, #0]
 8007110:	4682      	mov	sl, r0
 8007112:	115e      	asrs	r6, r3, #5
 8007114:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007118:	f013 031f 	ands.w	r3, r3, #31
 800711c:	bf18      	it	ne
 800711e:	3604      	addne	r6, #4
 8007120:	1f37      	subs	r7, r6, #4
 8007122:	46b9      	mov	r9, r7
 8007124:	463c      	mov	r4, r7
 8007126:	46ab      	mov	fp, r5
 8007128:	b087      	sub	sp, #28
 800712a:	4690      	mov	r8, r2
 800712c:	6802      	ldr	r2, [r0, #0]
 800712e:	9301      	str	r3, [sp, #4]
 8007130:	f846 5c04 	str.w	r5, [r6, #-4]
 8007134:	9502      	str	r5, [sp, #8]
 8007136:	7851      	ldrb	r1, [r2, #1]
 8007138:	1c53      	adds	r3, r2, #1
 800713a:	9303      	str	r3, [sp, #12]
 800713c:	b341      	cbz	r1, 8007190 <__hexnan+0x88>
 800713e:	4608      	mov	r0, r1
 8007140:	9205      	str	r2, [sp, #20]
 8007142:	9104      	str	r1, [sp, #16]
 8007144:	f7ff fd68 	bl	8006c18 <__hexdig_fun>
 8007148:	2800      	cmp	r0, #0
 800714a:	d14f      	bne.n	80071ec <__hexnan+0xe4>
 800714c:	9904      	ldr	r1, [sp, #16]
 800714e:	9a05      	ldr	r2, [sp, #20]
 8007150:	2920      	cmp	r1, #32
 8007152:	d818      	bhi.n	8007186 <__hexnan+0x7e>
 8007154:	9b02      	ldr	r3, [sp, #8]
 8007156:	459b      	cmp	fp, r3
 8007158:	dd13      	ble.n	8007182 <__hexnan+0x7a>
 800715a:	454c      	cmp	r4, r9
 800715c:	d206      	bcs.n	800716c <__hexnan+0x64>
 800715e:	2d07      	cmp	r5, #7
 8007160:	dc04      	bgt.n	800716c <__hexnan+0x64>
 8007162:	462a      	mov	r2, r5
 8007164:	4649      	mov	r1, r9
 8007166:	4620      	mov	r0, r4
 8007168:	f7ff ffa8 	bl	80070bc <L_shift>
 800716c:	4544      	cmp	r4, r8
 800716e:	d950      	bls.n	8007212 <__hexnan+0x10a>
 8007170:	2300      	movs	r3, #0
 8007172:	f1a4 0904 	sub.w	r9, r4, #4
 8007176:	f844 3c04 	str.w	r3, [r4, #-4]
 800717a:	461d      	mov	r5, r3
 800717c:	464c      	mov	r4, r9
 800717e:	f8cd b008 	str.w	fp, [sp, #8]
 8007182:	9a03      	ldr	r2, [sp, #12]
 8007184:	e7d7      	b.n	8007136 <__hexnan+0x2e>
 8007186:	2929      	cmp	r1, #41	; 0x29
 8007188:	d156      	bne.n	8007238 <__hexnan+0x130>
 800718a:	3202      	adds	r2, #2
 800718c:	f8ca 2000 	str.w	r2, [sl]
 8007190:	f1bb 0f00 	cmp.w	fp, #0
 8007194:	d050      	beq.n	8007238 <__hexnan+0x130>
 8007196:	454c      	cmp	r4, r9
 8007198:	d206      	bcs.n	80071a8 <__hexnan+0xa0>
 800719a:	2d07      	cmp	r5, #7
 800719c:	dc04      	bgt.n	80071a8 <__hexnan+0xa0>
 800719e:	462a      	mov	r2, r5
 80071a0:	4649      	mov	r1, r9
 80071a2:	4620      	mov	r0, r4
 80071a4:	f7ff ff8a 	bl	80070bc <L_shift>
 80071a8:	4544      	cmp	r4, r8
 80071aa:	d934      	bls.n	8007216 <__hexnan+0x10e>
 80071ac:	4623      	mov	r3, r4
 80071ae:	f1a8 0204 	sub.w	r2, r8, #4
 80071b2:	f853 1b04 	ldr.w	r1, [r3], #4
 80071b6:	429f      	cmp	r7, r3
 80071b8:	f842 1f04 	str.w	r1, [r2, #4]!
 80071bc:	d2f9      	bcs.n	80071b2 <__hexnan+0xaa>
 80071be:	1b3b      	subs	r3, r7, r4
 80071c0:	f023 0303 	bic.w	r3, r3, #3
 80071c4:	3304      	adds	r3, #4
 80071c6:	3401      	adds	r4, #1
 80071c8:	3e03      	subs	r6, #3
 80071ca:	42b4      	cmp	r4, r6
 80071cc:	bf88      	it	hi
 80071ce:	2304      	movhi	r3, #4
 80071d0:	2200      	movs	r2, #0
 80071d2:	4443      	add	r3, r8
 80071d4:	f843 2b04 	str.w	r2, [r3], #4
 80071d8:	429f      	cmp	r7, r3
 80071da:	d2fb      	bcs.n	80071d4 <__hexnan+0xcc>
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	b91b      	cbnz	r3, 80071e8 <__hexnan+0xe0>
 80071e0:	4547      	cmp	r7, r8
 80071e2:	d127      	bne.n	8007234 <__hexnan+0x12c>
 80071e4:	2301      	movs	r3, #1
 80071e6:	603b      	str	r3, [r7, #0]
 80071e8:	2005      	movs	r0, #5
 80071ea:	e026      	b.n	800723a <__hexnan+0x132>
 80071ec:	3501      	adds	r5, #1
 80071ee:	2d08      	cmp	r5, #8
 80071f0:	f10b 0b01 	add.w	fp, fp, #1
 80071f4:	dd06      	ble.n	8007204 <__hexnan+0xfc>
 80071f6:	4544      	cmp	r4, r8
 80071f8:	d9c3      	bls.n	8007182 <__hexnan+0x7a>
 80071fa:	2300      	movs	r3, #0
 80071fc:	2501      	movs	r5, #1
 80071fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8007202:	3c04      	subs	r4, #4
 8007204:	6822      	ldr	r2, [r4, #0]
 8007206:	f000 000f 	and.w	r0, r0, #15
 800720a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800720e:	6022      	str	r2, [r4, #0]
 8007210:	e7b7      	b.n	8007182 <__hexnan+0x7a>
 8007212:	2508      	movs	r5, #8
 8007214:	e7b5      	b.n	8007182 <__hexnan+0x7a>
 8007216:	9b01      	ldr	r3, [sp, #4]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d0df      	beq.n	80071dc <__hexnan+0xd4>
 800721c:	f04f 32ff 	mov.w	r2, #4294967295
 8007220:	f1c3 0320 	rsb	r3, r3, #32
 8007224:	fa22 f303 	lsr.w	r3, r2, r3
 8007228:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800722c:	401a      	ands	r2, r3
 800722e:	f846 2c04 	str.w	r2, [r6, #-4]
 8007232:	e7d3      	b.n	80071dc <__hexnan+0xd4>
 8007234:	3f04      	subs	r7, #4
 8007236:	e7d1      	b.n	80071dc <__hexnan+0xd4>
 8007238:	2004      	movs	r0, #4
 800723a:	b007      	add	sp, #28
 800723c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007240 <_localeconv_r>:
 8007240:	4800      	ldr	r0, [pc, #0]	; (8007244 <_localeconv_r+0x4>)
 8007242:	4770      	bx	lr
 8007244:	20000178 	.word	0x20000178

08007248 <__retarget_lock_init_recursive>:
 8007248:	4770      	bx	lr

0800724a <__retarget_lock_acquire_recursive>:
 800724a:	4770      	bx	lr

0800724c <__retarget_lock_release_recursive>:
 800724c:	4770      	bx	lr

0800724e <__swhatbuf_r>:
 800724e:	b570      	push	{r4, r5, r6, lr}
 8007250:	460e      	mov	r6, r1
 8007252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007256:	4614      	mov	r4, r2
 8007258:	2900      	cmp	r1, #0
 800725a:	461d      	mov	r5, r3
 800725c:	b096      	sub	sp, #88	; 0x58
 800725e:	da08      	bge.n	8007272 <__swhatbuf_r+0x24>
 8007260:	2200      	movs	r2, #0
 8007262:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007266:	602a      	str	r2, [r5, #0]
 8007268:	061a      	lsls	r2, r3, #24
 800726a:	d410      	bmi.n	800728e <__swhatbuf_r+0x40>
 800726c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007270:	e00e      	b.n	8007290 <__swhatbuf_r+0x42>
 8007272:	466a      	mov	r2, sp
 8007274:	f001 f8b2 	bl	80083dc <_fstat_r>
 8007278:	2800      	cmp	r0, #0
 800727a:	dbf1      	blt.n	8007260 <__swhatbuf_r+0x12>
 800727c:	9a01      	ldr	r2, [sp, #4]
 800727e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007282:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007286:	425a      	negs	r2, r3
 8007288:	415a      	adcs	r2, r3
 800728a:	602a      	str	r2, [r5, #0]
 800728c:	e7ee      	b.n	800726c <__swhatbuf_r+0x1e>
 800728e:	2340      	movs	r3, #64	; 0x40
 8007290:	2000      	movs	r0, #0
 8007292:	6023      	str	r3, [r4, #0]
 8007294:	b016      	add	sp, #88	; 0x58
 8007296:	bd70      	pop	{r4, r5, r6, pc}

08007298 <__smakebuf_r>:
 8007298:	898b      	ldrh	r3, [r1, #12]
 800729a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800729c:	079d      	lsls	r5, r3, #30
 800729e:	4606      	mov	r6, r0
 80072a0:	460c      	mov	r4, r1
 80072a2:	d507      	bpl.n	80072b4 <__smakebuf_r+0x1c>
 80072a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	6123      	str	r3, [r4, #16]
 80072ac:	2301      	movs	r3, #1
 80072ae:	6163      	str	r3, [r4, #20]
 80072b0:	b002      	add	sp, #8
 80072b2:	bd70      	pop	{r4, r5, r6, pc}
 80072b4:	466a      	mov	r2, sp
 80072b6:	ab01      	add	r3, sp, #4
 80072b8:	f7ff ffc9 	bl	800724e <__swhatbuf_r>
 80072bc:	9900      	ldr	r1, [sp, #0]
 80072be:	4605      	mov	r5, r0
 80072c0:	4630      	mov	r0, r6
 80072c2:	f000 fdad 	bl	8007e20 <_malloc_r>
 80072c6:	b948      	cbnz	r0, 80072dc <__smakebuf_r+0x44>
 80072c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072cc:	059a      	lsls	r2, r3, #22
 80072ce:	d4ef      	bmi.n	80072b0 <__smakebuf_r+0x18>
 80072d0:	f023 0303 	bic.w	r3, r3, #3
 80072d4:	f043 0302 	orr.w	r3, r3, #2
 80072d8:	81a3      	strh	r3, [r4, #12]
 80072da:	e7e3      	b.n	80072a4 <__smakebuf_r+0xc>
 80072dc:	4b0d      	ldr	r3, [pc, #52]	; (8007314 <__smakebuf_r+0x7c>)
 80072de:	62b3      	str	r3, [r6, #40]	; 0x28
 80072e0:	89a3      	ldrh	r3, [r4, #12]
 80072e2:	6020      	str	r0, [r4, #0]
 80072e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072e8:	81a3      	strh	r3, [r4, #12]
 80072ea:	9b00      	ldr	r3, [sp, #0]
 80072ec:	6120      	str	r0, [r4, #16]
 80072ee:	6163      	str	r3, [r4, #20]
 80072f0:	9b01      	ldr	r3, [sp, #4]
 80072f2:	b15b      	cbz	r3, 800730c <__smakebuf_r+0x74>
 80072f4:	4630      	mov	r0, r6
 80072f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072fa:	f001 f881 	bl	8008400 <_isatty_r>
 80072fe:	b128      	cbz	r0, 800730c <__smakebuf_r+0x74>
 8007300:	89a3      	ldrh	r3, [r4, #12]
 8007302:	f023 0303 	bic.w	r3, r3, #3
 8007306:	f043 0301 	orr.w	r3, r3, #1
 800730a:	81a3      	strh	r3, [r4, #12]
 800730c:	89a0      	ldrh	r0, [r4, #12]
 800730e:	4305      	orrs	r5, r0
 8007310:	81a5      	strh	r5, [r4, #12]
 8007312:	e7cd      	b.n	80072b0 <__smakebuf_r+0x18>
 8007314:	080069d1 	.word	0x080069d1

08007318 <malloc>:
 8007318:	4b02      	ldr	r3, [pc, #8]	; (8007324 <malloc+0xc>)
 800731a:	4601      	mov	r1, r0
 800731c:	6818      	ldr	r0, [r3, #0]
 800731e:	f000 bd7f 	b.w	8007e20 <_malloc_r>
 8007322:	bf00      	nop
 8007324:	20000020 	.word	0x20000020

08007328 <__ascii_mbtowc>:
 8007328:	b082      	sub	sp, #8
 800732a:	b901      	cbnz	r1, 800732e <__ascii_mbtowc+0x6>
 800732c:	a901      	add	r1, sp, #4
 800732e:	b142      	cbz	r2, 8007342 <__ascii_mbtowc+0x1a>
 8007330:	b14b      	cbz	r3, 8007346 <__ascii_mbtowc+0x1e>
 8007332:	7813      	ldrb	r3, [r2, #0]
 8007334:	600b      	str	r3, [r1, #0]
 8007336:	7812      	ldrb	r2, [r2, #0]
 8007338:	1e10      	subs	r0, r2, #0
 800733a:	bf18      	it	ne
 800733c:	2001      	movne	r0, #1
 800733e:	b002      	add	sp, #8
 8007340:	4770      	bx	lr
 8007342:	4610      	mov	r0, r2
 8007344:	e7fb      	b.n	800733e <__ascii_mbtowc+0x16>
 8007346:	f06f 0001 	mvn.w	r0, #1
 800734a:	e7f8      	b.n	800733e <__ascii_mbtowc+0x16>

0800734c <memchr>:
 800734c:	4603      	mov	r3, r0
 800734e:	b510      	push	{r4, lr}
 8007350:	b2c9      	uxtb	r1, r1
 8007352:	4402      	add	r2, r0
 8007354:	4293      	cmp	r3, r2
 8007356:	4618      	mov	r0, r3
 8007358:	d101      	bne.n	800735e <memchr+0x12>
 800735a:	2000      	movs	r0, #0
 800735c:	e003      	b.n	8007366 <memchr+0x1a>
 800735e:	7804      	ldrb	r4, [r0, #0]
 8007360:	3301      	adds	r3, #1
 8007362:	428c      	cmp	r4, r1
 8007364:	d1f6      	bne.n	8007354 <memchr+0x8>
 8007366:	bd10      	pop	{r4, pc}

08007368 <memcpy>:
 8007368:	440a      	add	r2, r1
 800736a:	4291      	cmp	r1, r2
 800736c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007370:	d100      	bne.n	8007374 <memcpy+0xc>
 8007372:	4770      	bx	lr
 8007374:	b510      	push	{r4, lr}
 8007376:	f811 4b01 	ldrb.w	r4, [r1], #1
 800737a:	4291      	cmp	r1, r2
 800737c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007380:	d1f9      	bne.n	8007376 <memcpy+0xe>
 8007382:	bd10      	pop	{r4, pc}

08007384 <memmove>:
 8007384:	4288      	cmp	r0, r1
 8007386:	b510      	push	{r4, lr}
 8007388:	eb01 0402 	add.w	r4, r1, r2
 800738c:	d902      	bls.n	8007394 <memmove+0x10>
 800738e:	4284      	cmp	r4, r0
 8007390:	4623      	mov	r3, r4
 8007392:	d807      	bhi.n	80073a4 <memmove+0x20>
 8007394:	1e43      	subs	r3, r0, #1
 8007396:	42a1      	cmp	r1, r4
 8007398:	d008      	beq.n	80073ac <memmove+0x28>
 800739a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800739e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80073a2:	e7f8      	b.n	8007396 <memmove+0x12>
 80073a4:	4601      	mov	r1, r0
 80073a6:	4402      	add	r2, r0
 80073a8:	428a      	cmp	r2, r1
 80073aa:	d100      	bne.n	80073ae <memmove+0x2a>
 80073ac:	bd10      	pop	{r4, pc}
 80073ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80073b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80073b6:	e7f7      	b.n	80073a8 <memmove+0x24>

080073b8 <_Balloc>:
 80073b8:	b570      	push	{r4, r5, r6, lr}
 80073ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80073bc:	4604      	mov	r4, r0
 80073be:	460d      	mov	r5, r1
 80073c0:	b976      	cbnz	r6, 80073e0 <_Balloc+0x28>
 80073c2:	2010      	movs	r0, #16
 80073c4:	f7ff ffa8 	bl	8007318 <malloc>
 80073c8:	4602      	mov	r2, r0
 80073ca:	6260      	str	r0, [r4, #36]	; 0x24
 80073cc:	b920      	cbnz	r0, 80073d8 <_Balloc+0x20>
 80073ce:	2166      	movs	r1, #102	; 0x66
 80073d0:	4b17      	ldr	r3, [pc, #92]	; (8007430 <_Balloc+0x78>)
 80073d2:	4818      	ldr	r0, [pc, #96]	; (8007434 <_Balloc+0x7c>)
 80073d4:	f7fc fbfe 	bl	8003bd4 <__assert_func>
 80073d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073dc:	6006      	str	r6, [r0, #0]
 80073de:	60c6      	str	r6, [r0, #12]
 80073e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80073e2:	68f3      	ldr	r3, [r6, #12]
 80073e4:	b183      	cbz	r3, 8007408 <_Balloc+0x50>
 80073e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80073ee:	b9b8      	cbnz	r0, 8007420 <_Balloc+0x68>
 80073f0:	2101      	movs	r1, #1
 80073f2:	fa01 f605 	lsl.w	r6, r1, r5
 80073f6:	1d72      	adds	r2, r6, #5
 80073f8:	4620      	mov	r0, r4
 80073fa:	0092      	lsls	r2, r2, #2
 80073fc:	f000 fc94 	bl	8007d28 <_calloc_r>
 8007400:	b160      	cbz	r0, 800741c <_Balloc+0x64>
 8007402:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007406:	e00e      	b.n	8007426 <_Balloc+0x6e>
 8007408:	2221      	movs	r2, #33	; 0x21
 800740a:	2104      	movs	r1, #4
 800740c:	4620      	mov	r0, r4
 800740e:	f000 fc8b 	bl	8007d28 <_calloc_r>
 8007412:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007414:	60f0      	str	r0, [r6, #12]
 8007416:	68db      	ldr	r3, [r3, #12]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1e4      	bne.n	80073e6 <_Balloc+0x2e>
 800741c:	2000      	movs	r0, #0
 800741e:	bd70      	pop	{r4, r5, r6, pc}
 8007420:	6802      	ldr	r2, [r0, #0]
 8007422:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007426:	2300      	movs	r3, #0
 8007428:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800742c:	e7f7      	b.n	800741e <_Balloc+0x66>
 800742e:	bf00      	nop
 8007430:	08008a4e 	.word	0x08008a4e
 8007434:	08008bb0 	.word	0x08008bb0

08007438 <_Bfree>:
 8007438:	b570      	push	{r4, r5, r6, lr}
 800743a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800743c:	4605      	mov	r5, r0
 800743e:	460c      	mov	r4, r1
 8007440:	b976      	cbnz	r6, 8007460 <_Bfree+0x28>
 8007442:	2010      	movs	r0, #16
 8007444:	f7ff ff68 	bl	8007318 <malloc>
 8007448:	4602      	mov	r2, r0
 800744a:	6268      	str	r0, [r5, #36]	; 0x24
 800744c:	b920      	cbnz	r0, 8007458 <_Bfree+0x20>
 800744e:	218a      	movs	r1, #138	; 0x8a
 8007450:	4b08      	ldr	r3, [pc, #32]	; (8007474 <_Bfree+0x3c>)
 8007452:	4809      	ldr	r0, [pc, #36]	; (8007478 <_Bfree+0x40>)
 8007454:	f7fc fbbe 	bl	8003bd4 <__assert_func>
 8007458:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800745c:	6006      	str	r6, [r0, #0]
 800745e:	60c6      	str	r6, [r0, #12]
 8007460:	b13c      	cbz	r4, 8007472 <_Bfree+0x3a>
 8007462:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007464:	6862      	ldr	r2, [r4, #4]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800746c:	6021      	str	r1, [r4, #0]
 800746e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007472:	bd70      	pop	{r4, r5, r6, pc}
 8007474:	08008a4e 	.word	0x08008a4e
 8007478:	08008bb0 	.word	0x08008bb0

0800747c <__multadd>:
 800747c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007480:	4607      	mov	r7, r0
 8007482:	460c      	mov	r4, r1
 8007484:	461e      	mov	r6, r3
 8007486:	2000      	movs	r0, #0
 8007488:	690d      	ldr	r5, [r1, #16]
 800748a:	f101 0c14 	add.w	ip, r1, #20
 800748e:	f8dc 3000 	ldr.w	r3, [ip]
 8007492:	3001      	adds	r0, #1
 8007494:	b299      	uxth	r1, r3
 8007496:	fb02 6101 	mla	r1, r2, r1, r6
 800749a:	0c1e      	lsrs	r6, r3, #16
 800749c:	0c0b      	lsrs	r3, r1, #16
 800749e:	fb02 3306 	mla	r3, r2, r6, r3
 80074a2:	b289      	uxth	r1, r1
 80074a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074a8:	4285      	cmp	r5, r0
 80074aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074ae:	f84c 1b04 	str.w	r1, [ip], #4
 80074b2:	dcec      	bgt.n	800748e <__multadd+0x12>
 80074b4:	b30e      	cbz	r6, 80074fa <__multadd+0x7e>
 80074b6:	68a3      	ldr	r3, [r4, #8]
 80074b8:	42ab      	cmp	r3, r5
 80074ba:	dc19      	bgt.n	80074f0 <__multadd+0x74>
 80074bc:	6861      	ldr	r1, [r4, #4]
 80074be:	4638      	mov	r0, r7
 80074c0:	3101      	adds	r1, #1
 80074c2:	f7ff ff79 	bl	80073b8 <_Balloc>
 80074c6:	4680      	mov	r8, r0
 80074c8:	b928      	cbnz	r0, 80074d6 <__multadd+0x5a>
 80074ca:	4602      	mov	r2, r0
 80074cc:	21b5      	movs	r1, #181	; 0xb5
 80074ce:	4b0c      	ldr	r3, [pc, #48]	; (8007500 <__multadd+0x84>)
 80074d0:	480c      	ldr	r0, [pc, #48]	; (8007504 <__multadd+0x88>)
 80074d2:	f7fc fb7f 	bl	8003bd4 <__assert_func>
 80074d6:	6922      	ldr	r2, [r4, #16]
 80074d8:	f104 010c 	add.w	r1, r4, #12
 80074dc:	3202      	adds	r2, #2
 80074de:	0092      	lsls	r2, r2, #2
 80074e0:	300c      	adds	r0, #12
 80074e2:	f7ff ff41 	bl	8007368 <memcpy>
 80074e6:	4621      	mov	r1, r4
 80074e8:	4638      	mov	r0, r7
 80074ea:	f7ff ffa5 	bl	8007438 <_Bfree>
 80074ee:	4644      	mov	r4, r8
 80074f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80074f4:	3501      	adds	r5, #1
 80074f6:	615e      	str	r6, [r3, #20]
 80074f8:	6125      	str	r5, [r4, #16]
 80074fa:	4620      	mov	r0, r4
 80074fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007500:	08008ac0 	.word	0x08008ac0
 8007504:	08008bb0 	.word	0x08008bb0

08007508 <__s2b>:
 8007508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800750c:	4615      	mov	r5, r2
 800750e:	2209      	movs	r2, #9
 8007510:	461f      	mov	r7, r3
 8007512:	3308      	adds	r3, #8
 8007514:	460c      	mov	r4, r1
 8007516:	fb93 f3f2 	sdiv	r3, r3, r2
 800751a:	4606      	mov	r6, r0
 800751c:	2201      	movs	r2, #1
 800751e:	2100      	movs	r1, #0
 8007520:	429a      	cmp	r2, r3
 8007522:	db09      	blt.n	8007538 <__s2b+0x30>
 8007524:	4630      	mov	r0, r6
 8007526:	f7ff ff47 	bl	80073b8 <_Balloc>
 800752a:	b940      	cbnz	r0, 800753e <__s2b+0x36>
 800752c:	4602      	mov	r2, r0
 800752e:	21ce      	movs	r1, #206	; 0xce
 8007530:	4b18      	ldr	r3, [pc, #96]	; (8007594 <__s2b+0x8c>)
 8007532:	4819      	ldr	r0, [pc, #100]	; (8007598 <__s2b+0x90>)
 8007534:	f7fc fb4e 	bl	8003bd4 <__assert_func>
 8007538:	0052      	lsls	r2, r2, #1
 800753a:	3101      	adds	r1, #1
 800753c:	e7f0      	b.n	8007520 <__s2b+0x18>
 800753e:	9b08      	ldr	r3, [sp, #32]
 8007540:	2d09      	cmp	r5, #9
 8007542:	6143      	str	r3, [r0, #20]
 8007544:	f04f 0301 	mov.w	r3, #1
 8007548:	6103      	str	r3, [r0, #16]
 800754a:	dd16      	ble.n	800757a <__s2b+0x72>
 800754c:	f104 0909 	add.w	r9, r4, #9
 8007550:	46c8      	mov	r8, r9
 8007552:	442c      	add	r4, r5
 8007554:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007558:	4601      	mov	r1, r0
 800755a:	220a      	movs	r2, #10
 800755c:	4630      	mov	r0, r6
 800755e:	3b30      	subs	r3, #48	; 0x30
 8007560:	f7ff ff8c 	bl	800747c <__multadd>
 8007564:	45a0      	cmp	r8, r4
 8007566:	d1f5      	bne.n	8007554 <__s2b+0x4c>
 8007568:	f1a5 0408 	sub.w	r4, r5, #8
 800756c:	444c      	add	r4, r9
 800756e:	1b2d      	subs	r5, r5, r4
 8007570:	1963      	adds	r3, r4, r5
 8007572:	42bb      	cmp	r3, r7
 8007574:	db04      	blt.n	8007580 <__s2b+0x78>
 8007576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800757a:	2509      	movs	r5, #9
 800757c:	340a      	adds	r4, #10
 800757e:	e7f6      	b.n	800756e <__s2b+0x66>
 8007580:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007584:	4601      	mov	r1, r0
 8007586:	220a      	movs	r2, #10
 8007588:	4630      	mov	r0, r6
 800758a:	3b30      	subs	r3, #48	; 0x30
 800758c:	f7ff ff76 	bl	800747c <__multadd>
 8007590:	e7ee      	b.n	8007570 <__s2b+0x68>
 8007592:	bf00      	nop
 8007594:	08008ac0 	.word	0x08008ac0
 8007598:	08008bb0 	.word	0x08008bb0

0800759c <__hi0bits>:
 800759c:	0c02      	lsrs	r2, r0, #16
 800759e:	0412      	lsls	r2, r2, #16
 80075a0:	4603      	mov	r3, r0
 80075a2:	b9ca      	cbnz	r2, 80075d8 <__hi0bits+0x3c>
 80075a4:	0403      	lsls	r3, r0, #16
 80075a6:	2010      	movs	r0, #16
 80075a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80075ac:	bf04      	itt	eq
 80075ae:	021b      	lsleq	r3, r3, #8
 80075b0:	3008      	addeq	r0, #8
 80075b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80075b6:	bf04      	itt	eq
 80075b8:	011b      	lsleq	r3, r3, #4
 80075ba:	3004      	addeq	r0, #4
 80075bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80075c0:	bf04      	itt	eq
 80075c2:	009b      	lsleq	r3, r3, #2
 80075c4:	3002      	addeq	r0, #2
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	db05      	blt.n	80075d6 <__hi0bits+0x3a>
 80075ca:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80075ce:	f100 0001 	add.w	r0, r0, #1
 80075d2:	bf08      	it	eq
 80075d4:	2020      	moveq	r0, #32
 80075d6:	4770      	bx	lr
 80075d8:	2000      	movs	r0, #0
 80075da:	e7e5      	b.n	80075a8 <__hi0bits+0xc>

080075dc <__lo0bits>:
 80075dc:	6803      	ldr	r3, [r0, #0]
 80075de:	4602      	mov	r2, r0
 80075e0:	f013 0007 	ands.w	r0, r3, #7
 80075e4:	d00b      	beq.n	80075fe <__lo0bits+0x22>
 80075e6:	07d9      	lsls	r1, r3, #31
 80075e8:	d421      	bmi.n	800762e <__lo0bits+0x52>
 80075ea:	0798      	lsls	r0, r3, #30
 80075ec:	bf49      	itett	mi
 80075ee:	085b      	lsrmi	r3, r3, #1
 80075f0:	089b      	lsrpl	r3, r3, #2
 80075f2:	2001      	movmi	r0, #1
 80075f4:	6013      	strmi	r3, [r2, #0]
 80075f6:	bf5c      	itt	pl
 80075f8:	2002      	movpl	r0, #2
 80075fa:	6013      	strpl	r3, [r2, #0]
 80075fc:	4770      	bx	lr
 80075fe:	b299      	uxth	r1, r3
 8007600:	b909      	cbnz	r1, 8007606 <__lo0bits+0x2a>
 8007602:	2010      	movs	r0, #16
 8007604:	0c1b      	lsrs	r3, r3, #16
 8007606:	b2d9      	uxtb	r1, r3
 8007608:	b909      	cbnz	r1, 800760e <__lo0bits+0x32>
 800760a:	3008      	adds	r0, #8
 800760c:	0a1b      	lsrs	r3, r3, #8
 800760e:	0719      	lsls	r1, r3, #28
 8007610:	bf04      	itt	eq
 8007612:	091b      	lsreq	r3, r3, #4
 8007614:	3004      	addeq	r0, #4
 8007616:	0799      	lsls	r1, r3, #30
 8007618:	bf04      	itt	eq
 800761a:	089b      	lsreq	r3, r3, #2
 800761c:	3002      	addeq	r0, #2
 800761e:	07d9      	lsls	r1, r3, #31
 8007620:	d403      	bmi.n	800762a <__lo0bits+0x4e>
 8007622:	085b      	lsrs	r3, r3, #1
 8007624:	f100 0001 	add.w	r0, r0, #1
 8007628:	d003      	beq.n	8007632 <__lo0bits+0x56>
 800762a:	6013      	str	r3, [r2, #0]
 800762c:	4770      	bx	lr
 800762e:	2000      	movs	r0, #0
 8007630:	4770      	bx	lr
 8007632:	2020      	movs	r0, #32
 8007634:	4770      	bx	lr
	...

08007638 <__i2b>:
 8007638:	b510      	push	{r4, lr}
 800763a:	460c      	mov	r4, r1
 800763c:	2101      	movs	r1, #1
 800763e:	f7ff febb 	bl	80073b8 <_Balloc>
 8007642:	4602      	mov	r2, r0
 8007644:	b928      	cbnz	r0, 8007652 <__i2b+0x1a>
 8007646:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800764a:	4b04      	ldr	r3, [pc, #16]	; (800765c <__i2b+0x24>)
 800764c:	4804      	ldr	r0, [pc, #16]	; (8007660 <__i2b+0x28>)
 800764e:	f7fc fac1 	bl	8003bd4 <__assert_func>
 8007652:	2301      	movs	r3, #1
 8007654:	6144      	str	r4, [r0, #20]
 8007656:	6103      	str	r3, [r0, #16]
 8007658:	bd10      	pop	{r4, pc}
 800765a:	bf00      	nop
 800765c:	08008ac0 	.word	0x08008ac0
 8007660:	08008bb0 	.word	0x08008bb0

08007664 <__multiply>:
 8007664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007668:	4691      	mov	r9, r2
 800766a:	690a      	ldr	r2, [r1, #16]
 800766c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007670:	460c      	mov	r4, r1
 8007672:	429a      	cmp	r2, r3
 8007674:	bfbe      	ittt	lt
 8007676:	460b      	movlt	r3, r1
 8007678:	464c      	movlt	r4, r9
 800767a:	4699      	movlt	r9, r3
 800767c:	6927      	ldr	r7, [r4, #16]
 800767e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007682:	68a3      	ldr	r3, [r4, #8]
 8007684:	6861      	ldr	r1, [r4, #4]
 8007686:	eb07 060a 	add.w	r6, r7, sl
 800768a:	42b3      	cmp	r3, r6
 800768c:	b085      	sub	sp, #20
 800768e:	bfb8      	it	lt
 8007690:	3101      	addlt	r1, #1
 8007692:	f7ff fe91 	bl	80073b8 <_Balloc>
 8007696:	b930      	cbnz	r0, 80076a6 <__multiply+0x42>
 8007698:	4602      	mov	r2, r0
 800769a:	f240 115d 	movw	r1, #349	; 0x15d
 800769e:	4b43      	ldr	r3, [pc, #268]	; (80077ac <__multiply+0x148>)
 80076a0:	4843      	ldr	r0, [pc, #268]	; (80077b0 <__multiply+0x14c>)
 80076a2:	f7fc fa97 	bl	8003bd4 <__assert_func>
 80076a6:	f100 0514 	add.w	r5, r0, #20
 80076aa:	462b      	mov	r3, r5
 80076ac:	2200      	movs	r2, #0
 80076ae:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80076b2:	4543      	cmp	r3, r8
 80076b4:	d321      	bcc.n	80076fa <__multiply+0x96>
 80076b6:	f104 0314 	add.w	r3, r4, #20
 80076ba:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80076be:	f109 0314 	add.w	r3, r9, #20
 80076c2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80076c6:	9202      	str	r2, [sp, #8]
 80076c8:	1b3a      	subs	r2, r7, r4
 80076ca:	3a15      	subs	r2, #21
 80076cc:	f022 0203 	bic.w	r2, r2, #3
 80076d0:	3204      	adds	r2, #4
 80076d2:	f104 0115 	add.w	r1, r4, #21
 80076d6:	428f      	cmp	r7, r1
 80076d8:	bf38      	it	cc
 80076da:	2204      	movcc	r2, #4
 80076dc:	9201      	str	r2, [sp, #4]
 80076de:	9a02      	ldr	r2, [sp, #8]
 80076e0:	9303      	str	r3, [sp, #12]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d80c      	bhi.n	8007700 <__multiply+0x9c>
 80076e6:	2e00      	cmp	r6, #0
 80076e8:	dd03      	ble.n	80076f2 <__multiply+0x8e>
 80076ea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d059      	beq.n	80077a6 <__multiply+0x142>
 80076f2:	6106      	str	r6, [r0, #16]
 80076f4:	b005      	add	sp, #20
 80076f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076fa:	f843 2b04 	str.w	r2, [r3], #4
 80076fe:	e7d8      	b.n	80076b2 <__multiply+0x4e>
 8007700:	f8b3 a000 	ldrh.w	sl, [r3]
 8007704:	f1ba 0f00 	cmp.w	sl, #0
 8007708:	d023      	beq.n	8007752 <__multiply+0xee>
 800770a:	46a9      	mov	r9, r5
 800770c:	f04f 0c00 	mov.w	ip, #0
 8007710:	f104 0e14 	add.w	lr, r4, #20
 8007714:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007718:	f8d9 1000 	ldr.w	r1, [r9]
 800771c:	fa1f fb82 	uxth.w	fp, r2
 8007720:	b289      	uxth	r1, r1
 8007722:	fb0a 110b 	mla	r1, sl, fp, r1
 8007726:	4461      	add	r1, ip
 8007728:	f8d9 c000 	ldr.w	ip, [r9]
 800772c:	0c12      	lsrs	r2, r2, #16
 800772e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007732:	fb0a c202 	mla	r2, sl, r2, ip
 8007736:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800773a:	b289      	uxth	r1, r1
 800773c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007740:	4577      	cmp	r7, lr
 8007742:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007746:	f849 1b04 	str.w	r1, [r9], #4
 800774a:	d8e3      	bhi.n	8007714 <__multiply+0xb0>
 800774c:	9a01      	ldr	r2, [sp, #4]
 800774e:	f845 c002 	str.w	ip, [r5, r2]
 8007752:	9a03      	ldr	r2, [sp, #12]
 8007754:	3304      	adds	r3, #4
 8007756:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800775a:	f1b9 0f00 	cmp.w	r9, #0
 800775e:	d020      	beq.n	80077a2 <__multiply+0x13e>
 8007760:	46ae      	mov	lr, r5
 8007762:	f04f 0a00 	mov.w	sl, #0
 8007766:	6829      	ldr	r1, [r5, #0]
 8007768:	f104 0c14 	add.w	ip, r4, #20
 800776c:	f8bc b000 	ldrh.w	fp, [ip]
 8007770:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007774:	b289      	uxth	r1, r1
 8007776:	fb09 220b 	mla	r2, r9, fp, r2
 800777a:	4492      	add	sl, r2
 800777c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007780:	f84e 1b04 	str.w	r1, [lr], #4
 8007784:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007788:	f8be 1000 	ldrh.w	r1, [lr]
 800778c:	0c12      	lsrs	r2, r2, #16
 800778e:	fb09 1102 	mla	r1, r9, r2, r1
 8007792:	4567      	cmp	r7, ip
 8007794:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007798:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800779c:	d8e6      	bhi.n	800776c <__multiply+0x108>
 800779e:	9a01      	ldr	r2, [sp, #4]
 80077a0:	50a9      	str	r1, [r5, r2]
 80077a2:	3504      	adds	r5, #4
 80077a4:	e79b      	b.n	80076de <__multiply+0x7a>
 80077a6:	3e01      	subs	r6, #1
 80077a8:	e79d      	b.n	80076e6 <__multiply+0x82>
 80077aa:	bf00      	nop
 80077ac:	08008ac0 	.word	0x08008ac0
 80077b0:	08008bb0 	.word	0x08008bb0

080077b4 <__pow5mult>:
 80077b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077b8:	4615      	mov	r5, r2
 80077ba:	f012 0203 	ands.w	r2, r2, #3
 80077be:	4606      	mov	r6, r0
 80077c0:	460f      	mov	r7, r1
 80077c2:	d007      	beq.n	80077d4 <__pow5mult+0x20>
 80077c4:	4c25      	ldr	r4, [pc, #148]	; (800785c <__pow5mult+0xa8>)
 80077c6:	3a01      	subs	r2, #1
 80077c8:	2300      	movs	r3, #0
 80077ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80077ce:	f7ff fe55 	bl	800747c <__multadd>
 80077d2:	4607      	mov	r7, r0
 80077d4:	10ad      	asrs	r5, r5, #2
 80077d6:	d03d      	beq.n	8007854 <__pow5mult+0xa0>
 80077d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80077da:	b97c      	cbnz	r4, 80077fc <__pow5mult+0x48>
 80077dc:	2010      	movs	r0, #16
 80077de:	f7ff fd9b 	bl	8007318 <malloc>
 80077e2:	4602      	mov	r2, r0
 80077e4:	6270      	str	r0, [r6, #36]	; 0x24
 80077e6:	b928      	cbnz	r0, 80077f4 <__pow5mult+0x40>
 80077e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80077ec:	4b1c      	ldr	r3, [pc, #112]	; (8007860 <__pow5mult+0xac>)
 80077ee:	481d      	ldr	r0, [pc, #116]	; (8007864 <__pow5mult+0xb0>)
 80077f0:	f7fc f9f0 	bl	8003bd4 <__assert_func>
 80077f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077f8:	6004      	str	r4, [r0, #0]
 80077fa:	60c4      	str	r4, [r0, #12]
 80077fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007800:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007804:	b94c      	cbnz	r4, 800781a <__pow5mult+0x66>
 8007806:	f240 2171 	movw	r1, #625	; 0x271
 800780a:	4630      	mov	r0, r6
 800780c:	f7ff ff14 	bl	8007638 <__i2b>
 8007810:	2300      	movs	r3, #0
 8007812:	4604      	mov	r4, r0
 8007814:	f8c8 0008 	str.w	r0, [r8, #8]
 8007818:	6003      	str	r3, [r0, #0]
 800781a:	f04f 0900 	mov.w	r9, #0
 800781e:	07eb      	lsls	r3, r5, #31
 8007820:	d50a      	bpl.n	8007838 <__pow5mult+0x84>
 8007822:	4639      	mov	r1, r7
 8007824:	4622      	mov	r2, r4
 8007826:	4630      	mov	r0, r6
 8007828:	f7ff ff1c 	bl	8007664 <__multiply>
 800782c:	4680      	mov	r8, r0
 800782e:	4639      	mov	r1, r7
 8007830:	4630      	mov	r0, r6
 8007832:	f7ff fe01 	bl	8007438 <_Bfree>
 8007836:	4647      	mov	r7, r8
 8007838:	106d      	asrs	r5, r5, #1
 800783a:	d00b      	beq.n	8007854 <__pow5mult+0xa0>
 800783c:	6820      	ldr	r0, [r4, #0]
 800783e:	b938      	cbnz	r0, 8007850 <__pow5mult+0x9c>
 8007840:	4622      	mov	r2, r4
 8007842:	4621      	mov	r1, r4
 8007844:	4630      	mov	r0, r6
 8007846:	f7ff ff0d 	bl	8007664 <__multiply>
 800784a:	6020      	str	r0, [r4, #0]
 800784c:	f8c0 9000 	str.w	r9, [r0]
 8007850:	4604      	mov	r4, r0
 8007852:	e7e4      	b.n	800781e <__pow5mult+0x6a>
 8007854:	4638      	mov	r0, r7
 8007856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800785a:	bf00      	nop
 800785c:	08008d00 	.word	0x08008d00
 8007860:	08008a4e 	.word	0x08008a4e
 8007864:	08008bb0 	.word	0x08008bb0

08007868 <__lshift>:
 8007868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800786c:	460c      	mov	r4, r1
 800786e:	4607      	mov	r7, r0
 8007870:	4691      	mov	r9, r2
 8007872:	6923      	ldr	r3, [r4, #16]
 8007874:	6849      	ldr	r1, [r1, #4]
 8007876:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800787a:	68a3      	ldr	r3, [r4, #8]
 800787c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007880:	f108 0601 	add.w	r6, r8, #1
 8007884:	42b3      	cmp	r3, r6
 8007886:	db0b      	blt.n	80078a0 <__lshift+0x38>
 8007888:	4638      	mov	r0, r7
 800788a:	f7ff fd95 	bl	80073b8 <_Balloc>
 800788e:	4605      	mov	r5, r0
 8007890:	b948      	cbnz	r0, 80078a6 <__lshift+0x3e>
 8007892:	4602      	mov	r2, r0
 8007894:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007898:	4b29      	ldr	r3, [pc, #164]	; (8007940 <__lshift+0xd8>)
 800789a:	482a      	ldr	r0, [pc, #168]	; (8007944 <__lshift+0xdc>)
 800789c:	f7fc f99a 	bl	8003bd4 <__assert_func>
 80078a0:	3101      	adds	r1, #1
 80078a2:	005b      	lsls	r3, r3, #1
 80078a4:	e7ee      	b.n	8007884 <__lshift+0x1c>
 80078a6:	2300      	movs	r3, #0
 80078a8:	f100 0114 	add.w	r1, r0, #20
 80078ac:	f100 0210 	add.w	r2, r0, #16
 80078b0:	4618      	mov	r0, r3
 80078b2:	4553      	cmp	r3, sl
 80078b4:	db37      	blt.n	8007926 <__lshift+0xbe>
 80078b6:	6920      	ldr	r0, [r4, #16]
 80078b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80078bc:	f104 0314 	add.w	r3, r4, #20
 80078c0:	f019 091f 	ands.w	r9, r9, #31
 80078c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80078c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80078cc:	d02f      	beq.n	800792e <__lshift+0xc6>
 80078ce:	468a      	mov	sl, r1
 80078d0:	f04f 0c00 	mov.w	ip, #0
 80078d4:	f1c9 0e20 	rsb	lr, r9, #32
 80078d8:	681a      	ldr	r2, [r3, #0]
 80078da:	fa02 f209 	lsl.w	r2, r2, r9
 80078de:	ea42 020c 	orr.w	r2, r2, ip
 80078e2:	f84a 2b04 	str.w	r2, [sl], #4
 80078e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80078ea:	4298      	cmp	r0, r3
 80078ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 80078f0:	d8f2      	bhi.n	80078d8 <__lshift+0x70>
 80078f2:	1b03      	subs	r3, r0, r4
 80078f4:	3b15      	subs	r3, #21
 80078f6:	f023 0303 	bic.w	r3, r3, #3
 80078fa:	3304      	adds	r3, #4
 80078fc:	f104 0215 	add.w	r2, r4, #21
 8007900:	4290      	cmp	r0, r2
 8007902:	bf38      	it	cc
 8007904:	2304      	movcc	r3, #4
 8007906:	f841 c003 	str.w	ip, [r1, r3]
 800790a:	f1bc 0f00 	cmp.w	ip, #0
 800790e:	d001      	beq.n	8007914 <__lshift+0xac>
 8007910:	f108 0602 	add.w	r6, r8, #2
 8007914:	3e01      	subs	r6, #1
 8007916:	4638      	mov	r0, r7
 8007918:	4621      	mov	r1, r4
 800791a:	612e      	str	r6, [r5, #16]
 800791c:	f7ff fd8c 	bl	8007438 <_Bfree>
 8007920:	4628      	mov	r0, r5
 8007922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007926:	f842 0f04 	str.w	r0, [r2, #4]!
 800792a:	3301      	adds	r3, #1
 800792c:	e7c1      	b.n	80078b2 <__lshift+0x4a>
 800792e:	3904      	subs	r1, #4
 8007930:	f853 2b04 	ldr.w	r2, [r3], #4
 8007934:	4298      	cmp	r0, r3
 8007936:	f841 2f04 	str.w	r2, [r1, #4]!
 800793a:	d8f9      	bhi.n	8007930 <__lshift+0xc8>
 800793c:	e7ea      	b.n	8007914 <__lshift+0xac>
 800793e:	bf00      	nop
 8007940:	08008ac0 	.word	0x08008ac0
 8007944:	08008bb0 	.word	0x08008bb0

08007948 <__mcmp>:
 8007948:	4603      	mov	r3, r0
 800794a:	690a      	ldr	r2, [r1, #16]
 800794c:	6900      	ldr	r0, [r0, #16]
 800794e:	b530      	push	{r4, r5, lr}
 8007950:	1a80      	subs	r0, r0, r2
 8007952:	d10d      	bne.n	8007970 <__mcmp+0x28>
 8007954:	3314      	adds	r3, #20
 8007956:	3114      	adds	r1, #20
 8007958:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800795c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007960:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007964:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007968:	4295      	cmp	r5, r2
 800796a:	d002      	beq.n	8007972 <__mcmp+0x2a>
 800796c:	d304      	bcc.n	8007978 <__mcmp+0x30>
 800796e:	2001      	movs	r0, #1
 8007970:	bd30      	pop	{r4, r5, pc}
 8007972:	42a3      	cmp	r3, r4
 8007974:	d3f4      	bcc.n	8007960 <__mcmp+0x18>
 8007976:	e7fb      	b.n	8007970 <__mcmp+0x28>
 8007978:	f04f 30ff 	mov.w	r0, #4294967295
 800797c:	e7f8      	b.n	8007970 <__mcmp+0x28>
	...

08007980 <__mdiff>:
 8007980:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007984:	460d      	mov	r5, r1
 8007986:	4607      	mov	r7, r0
 8007988:	4611      	mov	r1, r2
 800798a:	4628      	mov	r0, r5
 800798c:	4614      	mov	r4, r2
 800798e:	f7ff ffdb 	bl	8007948 <__mcmp>
 8007992:	1e06      	subs	r6, r0, #0
 8007994:	d111      	bne.n	80079ba <__mdiff+0x3a>
 8007996:	4631      	mov	r1, r6
 8007998:	4638      	mov	r0, r7
 800799a:	f7ff fd0d 	bl	80073b8 <_Balloc>
 800799e:	4602      	mov	r2, r0
 80079a0:	b928      	cbnz	r0, 80079ae <__mdiff+0x2e>
 80079a2:	f240 2132 	movw	r1, #562	; 0x232
 80079a6:	4b3a      	ldr	r3, [pc, #232]	; (8007a90 <__mdiff+0x110>)
 80079a8:	483a      	ldr	r0, [pc, #232]	; (8007a94 <__mdiff+0x114>)
 80079aa:	f7fc f913 	bl	8003bd4 <__assert_func>
 80079ae:	2301      	movs	r3, #1
 80079b0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80079b4:	4610      	mov	r0, r2
 80079b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ba:	bfa4      	itt	ge
 80079bc:	4623      	movge	r3, r4
 80079be:	462c      	movge	r4, r5
 80079c0:	4638      	mov	r0, r7
 80079c2:	6861      	ldr	r1, [r4, #4]
 80079c4:	bfa6      	itte	ge
 80079c6:	461d      	movge	r5, r3
 80079c8:	2600      	movge	r6, #0
 80079ca:	2601      	movlt	r6, #1
 80079cc:	f7ff fcf4 	bl	80073b8 <_Balloc>
 80079d0:	4602      	mov	r2, r0
 80079d2:	b918      	cbnz	r0, 80079dc <__mdiff+0x5c>
 80079d4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80079d8:	4b2d      	ldr	r3, [pc, #180]	; (8007a90 <__mdiff+0x110>)
 80079da:	e7e5      	b.n	80079a8 <__mdiff+0x28>
 80079dc:	f102 0814 	add.w	r8, r2, #20
 80079e0:	46c2      	mov	sl, r8
 80079e2:	f04f 0c00 	mov.w	ip, #0
 80079e6:	6927      	ldr	r7, [r4, #16]
 80079e8:	60c6      	str	r6, [r0, #12]
 80079ea:	692e      	ldr	r6, [r5, #16]
 80079ec:	f104 0014 	add.w	r0, r4, #20
 80079f0:	f105 0914 	add.w	r9, r5, #20
 80079f4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80079f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80079fc:	3410      	adds	r4, #16
 80079fe:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007a02:	f859 3b04 	ldr.w	r3, [r9], #4
 8007a06:	fa1f f18b 	uxth.w	r1, fp
 8007a0a:	448c      	add	ip, r1
 8007a0c:	b299      	uxth	r1, r3
 8007a0e:	0c1b      	lsrs	r3, r3, #16
 8007a10:	ebac 0101 	sub.w	r1, ip, r1
 8007a14:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007a18:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007a1c:	b289      	uxth	r1, r1
 8007a1e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007a22:	454e      	cmp	r6, r9
 8007a24:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007a28:	f84a 3b04 	str.w	r3, [sl], #4
 8007a2c:	d8e7      	bhi.n	80079fe <__mdiff+0x7e>
 8007a2e:	1b73      	subs	r3, r6, r5
 8007a30:	3b15      	subs	r3, #21
 8007a32:	f023 0303 	bic.w	r3, r3, #3
 8007a36:	3515      	adds	r5, #21
 8007a38:	3304      	adds	r3, #4
 8007a3a:	42ae      	cmp	r6, r5
 8007a3c:	bf38      	it	cc
 8007a3e:	2304      	movcc	r3, #4
 8007a40:	4418      	add	r0, r3
 8007a42:	4443      	add	r3, r8
 8007a44:	461e      	mov	r6, r3
 8007a46:	4605      	mov	r5, r0
 8007a48:	4575      	cmp	r5, lr
 8007a4a:	d30e      	bcc.n	8007a6a <__mdiff+0xea>
 8007a4c:	f10e 0103 	add.w	r1, lr, #3
 8007a50:	1a09      	subs	r1, r1, r0
 8007a52:	f021 0103 	bic.w	r1, r1, #3
 8007a56:	3803      	subs	r0, #3
 8007a58:	4586      	cmp	lr, r0
 8007a5a:	bf38      	it	cc
 8007a5c:	2100      	movcc	r1, #0
 8007a5e:	4419      	add	r1, r3
 8007a60:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007a64:	b18b      	cbz	r3, 8007a8a <__mdiff+0x10a>
 8007a66:	6117      	str	r7, [r2, #16]
 8007a68:	e7a4      	b.n	80079b4 <__mdiff+0x34>
 8007a6a:	f855 8b04 	ldr.w	r8, [r5], #4
 8007a6e:	fa1f f188 	uxth.w	r1, r8
 8007a72:	4461      	add	r1, ip
 8007a74:	140c      	asrs	r4, r1, #16
 8007a76:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007a7a:	b289      	uxth	r1, r1
 8007a7c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007a80:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007a84:	f846 1b04 	str.w	r1, [r6], #4
 8007a88:	e7de      	b.n	8007a48 <__mdiff+0xc8>
 8007a8a:	3f01      	subs	r7, #1
 8007a8c:	e7e8      	b.n	8007a60 <__mdiff+0xe0>
 8007a8e:	bf00      	nop
 8007a90:	08008ac0 	.word	0x08008ac0
 8007a94:	08008bb0 	.word	0x08008bb0

08007a98 <__ulp>:
 8007a98:	4b11      	ldr	r3, [pc, #68]	; (8007ae0 <__ulp+0x48>)
 8007a9a:	400b      	ands	r3, r1
 8007a9c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	dd02      	ble.n	8007aaa <__ulp+0x12>
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	4619      	mov	r1, r3
 8007aa8:	4770      	bx	lr
 8007aaa:	425b      	negs	r3, r3
 8007aac:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007ab0:	f04f 0000 	mov.w	r0, #0
 8007ab4:	f04f 0100 	mov.w	r1, #0
 8007ab8:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007abc:	da04      	bge.n	8007ac8 <__ulp+0x30>
 8007abe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ac2:	fa43 f102 	asr.w	r1, r3, r2
 8007ac6:	4770      	bx	lr
 8007ac8:	f1a2 0314 	sub.w	r3, r2, #20
 8007acc:	2b1e      	cmp	r3, #30
 8007ace:	bfd6      	itet	le
 8007ad0:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007ad4:	2301      	movgt	r3, #1
 8007ad6:	fa22 f303 	lsrle.w	r3, r2, r3
 8007ada:	4618      	mov	r0, r3
 8007adc:	4770      	bx	lr
 8007ade:	bf00      	nop
 8007ae0:	7ff00000 	.word	0x7ff00000

08007ae4 <__b2d>:
 8007ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ae8:	6907      	ldr	r7, [r0, #16]
 8007aea:	f100 0914 	add.w	r9, r0, #20
 8007aee:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007af2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007af6:	f1a7 0804 	sub.w	r8, r7, #4
 8007afa:	4630      	mov	r0, r6
 8007afc:	f7ff fd4e 	bl	800759c <__hi0bits>
 8007b00:	f1c0 0320 	rsb	r3, r0, #32
 8007b04:	280a      	cmp	r0, #10
 8007b06:	600b      	str	r3, [r1, #0]
 8007b08:	491f      	ldr	r1, [pc, #124]	; (8007b88 <__b2d+0xa4>)
 8007b0a:	dc17      	bgt.n	8007b3c <__b2d+0x58>
 8007b0c:	45c1      	cmp	r9, r8
 8007b0e:	bf28      	it	cs
 8007b10:	2200      	movcs	r2, #0
 8007b12:	f1c0 0c0b 	rsb	ip, r0, #11
 8007b16:	fa26 f30c 	lsr.w	r3, r6, ip
 8007b1a:	bf38      	it	cc
 8007b1c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007b20:	ea43 0501 	orr.w	r5, r3, r1
 8007b24:	f100 0315 	add.w	r3, r0, #21
 8007b28:	fa06 f303 	lsl.w	r3, r6, r3
 8007b2c:	fa22 f20c 	lsr.w	r2, r2, ip
 8007b30:	ea43 0402 	orr.w	r4, r3, r2
 8007b34:	4620      	mov	r0, r4
 8007b36:	4629      	mov	r1, r5
 8007b38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b3c:	45c1      	cmp	r9, r8
 8007b3e:	bf2e      	itee	cs
 8007b40:	2200      	movcs	r2, #0
 8007b42:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007b46:	f1a7 0808 	subcc.w	r8, r7, #8
 8007b4a:	f1b0 030b 	subs.w	r3, r0, #11
 8007b4e:	d016      	beq.n	8007b7e <__b2d+0x9a>
 8007b50:	f1c3 0720 	rsb	r7, r3, #32
 8007b54:	fa22 f107 	lsr.w	r1, r2, r7
 8007b58:	45c8      	cmp	r8, r9
 8007b5a:	fa06 f603 	lsl.w	r6, r6, r3
 8007b5e:	ea46 0601 	orr.w	r6, r6, r1
 8007b62:	bf94      	ite	ls
 8007b64:	2100      	movls	r1, #0
 8007b66:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007b6a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8007b6e:	fa02 f003 	lsl.w	r0, r2, r3
 8007b72:	40f9      	lsrs	r1, r7
 8007b74:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007b78:	ea40 0401 	orr.w	r4, r0, r1
 8007b7c:	e7da      	b.n	8007b34 <__b2d+0x50>
 8007b7e:	4614      	mov	r4, r2
 8007b80:	ea46 0501 	orr.w	r5, r6, r1
 8007b84:	e7d6      	b.n	8007b34 <__b2d+0x50>
 8007b86:	bf00      	nop
 8007b88:	3ff00000 	.word	0x3ff00000

08007b8c <__d2b>:
 8007b8c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007b90:	2101      	movs	r1, #1
 8007b92:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007b96:	4690      	mov	r8, r2
 8007b98:	461d      	mov	r5, r3
 8007b9a:	f7ff fc0d 	bl	80073b8 <_Balloc>
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	b930      	cbnz	r0, 8007bb0 <__d2b+0x24>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	f240 310a 	movw	r1, #778	; 0x30a
 8007ba8:	4b24      	ldr	r3, [pc, #144]	; (8007c3c <__d2b+0xb0>)
 8007baa:	4825      	ldr	r0, [pc, #148]	; (8007c40 <__d2b+0xb4>)
 8007bac:	f7fc f812 	bl	8003bd4 <__assert_func>
 8007bb0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007bb4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007bb8:	bb2d      	cbnz	r5, 8007c06 <__d2b+0x7a>
 8007bba:	9301      	str	r3, [sp, #4]
 8007bbc:	f1b8 0300 	subs.w	r3, r8, #0
 8007bc0:	d026      	beq.n	8007c10 <__d2b+0x84>
 8007bc2:	4668      	mov	r0, sp
 8007bc4:	9300      	str	r3, [sp, #0]
 8007bc6:	f7ff fd09 	bl	80075dc <__lo0bits>
 8007bca:	9900      	ldr	r1, [sp, #0]
 8007bcc:	b1f0      	cbz	r0, 8007c0c <__d2b+0x80>
 8007bce:	9a01      	ldr	r2, [sp, #4]
 8007bd0:	f1c0 0320 	rsb	r3, r0, #32
 8007bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd8:	430b      	orrs	r3, r1
 8007bda:	40c2      	lsrs	r2, r0
 8007bdc:	6163      	str	r3, [r4, #20]
 8007bde:	9201      	str	r2, [sp, #4]
 8007be0:	9b01      	ldr	r3, [sp, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	bf14      	ite	ne
 8007be6:	2102      	movne	r1, #2
 8007be8:	2101      	moveq	r1, #1
 8007bea:	61a3      	str	r3, [r4, #24]
 8007bec:	6121      	str	r1, [r4, #16]
 8007bee:	b1c5      	cbz	r5, 8007c22 <__d2b+0x96>
 8007bf0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007bf4:	4405      	add	r5, r0
 8007bf6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007bfa:	603d      	str	r5, [r7, #0]
 8007bfc:	6030      	str	r0, [r6, #0]
 8007bfe:	4620      	mov	r0, r4
 8007c00:	b002      	add	sp, #8
 8007c02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c0a:	e7d6      	b.n	8007bba <__d2b+0x2e>
 8007c0c:	6161      	str	r1, [r4, #20]
 8007c0e:	e7e7      	b.n	8007be0 <__d2b+0x54>
 8007c10:	a801      	add	r0, sp, #4
 8007c12:	f7ff fce3 	bl	80075dc <__lo0bits>
 8007c16:	2101      	movs	r1, #1
 8007c18:	9b01      	ldr	r3, [sp, #4]
 8007c1a:	6121      	str	r1, [r4, #16]
 8007c1c:	6163      	str	r3, [r4, #20]
 8007c1e:	3020      	adds	r0, #32
 8007c20:	e7e5      	b.n	8007bee <__d2b+0x62>
 8007c22:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007c26:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c2a:	6038      	str	r0, [r7, #0]
 8007c2c:	6918      	ldr	r0, [r3, #16]
 8007c2e:	f7ff fcb5 	bl	800759c <__hi0bits>
 8007c32:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007c36:	6031      	str	r1, [r6, #0]
 8007c38:	e7e1      	b.n	8007bfe <__d2b+0x72>
 8007c3a:	bf00      	nop
 8007c3c:	08008ac0 	.word	0x08008ac0
 8007c40:	08008bb0 	.word	0x08008bb0

08007c44 <__ratio>:
 8007c44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c48:	4688      	mov	r8, r1
 8007c4a:	4669      	mov	r1, sp
 8007c4c:	4681      	mov	r9, r0
 8007c4e:	f7ff ff49 	bl	8007ae4 <__b2d>
 8007c52:	460f      	mov	r7, r1
 8007c54:	4604      	mov	r4, r0
 8007c56:	460d      	mov	r5, r1
 8007c58:	4640      	mov	r0, r8
 8007c5a:	a901      	add	r1, sp, #4
 8007c5c:	f7ff ff42 	bl	8007ae4 <__b2d>
 8007c60:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c64:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007c68:	468b      	mov	fp, r1
 8007c6a:	eba3 0c02 	sub.w	ip, r3, r2
 8007c6e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007c72:	1a9b      	subs	r3, r3, r2
 8007c74:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	bfd5      	itete	le
 8007c7c:	460a      	movle	r2, r1
 8007c7e:	462a      	movgt	r2, r5
 8007c80:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007c84:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007c88:	bfd8      	it	le
 8007c8a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007c8e:	465b      	mov	r3, fp
 8007c90:	4602      	mov	r2, r0
 8007c92:	4639      	mov	r1, r7
 8007c94:	4620      	mov	r0, r4
 8007c96:	f7f8 fd49 	bl	800072c <__aeabi_ddiv>
 8007c9a:	b003      	add	sp, #12
 8007c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ca0 <__copybits>:
 8007ca0:	3901      	subs	r1, #1
 8007ca2:	b570      	push	{r4, r5, r6, lr}
 8007ca4:	1149      	asrs	r1, r1, #5
 8007ca6:	6914      	ldr	r4, [r2, #16]
 8007ca8:	3101      	adds	r1, #1
 8007caa:	f102 0314 	add.w	r3, r2, #20
 8007cae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007cb2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007cb6:	1f05      	subs	r5, r0, #4
 8007cb8:	42a3      	cmp	r3, r4
 8007cba:	d30c      	bcc.n	8007cd6 <__copybits+0x36>
 8007cbc:	1aa3      	subs	r3, r4, r2
 8007cbe:	3b11      	subs	r3, #17
 8007cc0:	f023 0303 	bic.w	r3, r3, #3
 8007cc4:	3211      	adds	r2, #17
 8007cc6:	42a2      	cmp	r2, r4
 8007cc8:	bf88      	it	hi
 8007cca:	2300      	movhi	r3, #0
 8007ccc:	4418      	add	r0, r3
 8007cce:	2300      	movs	r3, #0
 8007cd0:	4288      	cmp	r0, r1
 8007cd2:	d305      	bcc.n	8007ce0 <__copybits+0x40>
 8007cd4:	bd70      	pop	{r4, r5, r6, pc}
 8007cd6:	f853 6b04 	ldr.w	r6, [r3], #4
 8007cda:	f845 6f04 	str.w	r6, [r5, #4]!
 8007cde:	e7eb      	b.n	8007cb8 <__copybits+0x18>
 8007ce0:	f840 3b04 	str.w	r3, [r0], #4
 8007ce4:	e7f4      	b.n	8007cd0 <__copybits+0x30>

08007ce6 <__any_on>:
 8007ce6:	f100 0214 	add.w	r2, r0, #20
 8007cea:	6900      	ldr	r0, [r0, #16]
 8007cec:	114b      	asrs	r3, r1, #5
 8007cee:	4298      	cmp	r0, r3
 8007cf0:	b510      	push	{r4, lr}
 8007cf2:	db11      	blt.n	8007d18 <__any_on+0x32>
 8007cf4:	dd0a      	ble.n	8007d0c <__any_on+0x26>
 8007cf6:	f011 011f 	ands.w	r1, r1, #31
 8007cfa:	d007      	beq.n	8007d0c <__any_on+0x26>
 8007cfc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007d00:	fa24 f001 	lsr.w	r0, r4, r1
 8007d04:	fa00 f101 	lsl.w	r1, r0, r1
 8007d08:	428c      	cmp	r4, r1
 8007d0a:	d10b      	bne.n	8007d24 <__any_on+0x3e>
 8007d0c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d803      	bhi.n	8007d1c <__any_on+0x36>
 8007d14:	2000      	movs	r0, #0
 8007d16:	bd10      	pop	{r4, pc}
 8007d18:	4603      	mov	r3, r0
 8007d1a:	e7f7      	b.n	8007d0c <__any_on+0x26>
 8007d1c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d20:	2900      	cmp	r1, #0
 8007d22:	d0f5      	beq.n	8007d10 <__any_on+0x2a>
 8007d24:	2001      	movs	r0, #1
 8007d26:	e7f6      	b.n	8007d16 <__any_on+0x30>

08007d28 <_calloc_r>:
 8007d28:	b570      	push	{r4, r5, r6, lr}
 8007d2a:	fba1 5402 	umull	r5, r4, r1, r2
 8007d2e:	b934      	cbnz	r4, 8007d3e <_calloc_r+0x16>
 8007d30:	4629      	mov	r1, r5
 8007d32:	f000 f875 	bl	8007e20 <_malloc_r>
 8007d36:	4606      	mov	r6, r0
 8007d38:	b928      	cbnz	r0, 8007d46 <_calloc_r+0x1e>
 8007d3a:	4630      	mov	r0, r6
 8007d3c:	bd70      	pop	{r4, r5, r6, pc}
 8007d3e:	220c      	movs	r2, #12
 8007d40:	2600      	movs	r6, #0
 8007d42:	6002      	str	r2, [r0, #0]
 8007d44:	e7f9      	b.n	8007d3a <_calloc_r+0x12>
 8007d46:	462a      	mov	r2, r5
 8007d48:	4621      	mov	r1, r4
 8007d4a:	f7fb ff9d 	bl	8003c88 <memset>
 8007d4e:	e7f4      	b.n	8007d3a <_calloc_r+0x12>

08007d50 <_free_r>:
 8007d50:	b538      	push	{r3, r4, r5, lr}
 8007d52:	4605      	mov	r5, r0
 8007d54:	2900      	cmp	r1, #0
 8007d56:	d040      	beq.n	8007dda <_free_r+0x8a>
 8007d58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d5c:	1f0c      	subs	r4, r1, #4
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	bfb8      	it	lt
 8007d62:	18e4      	addlt	r4, r4, r3
 8007d64:	f000 fb6e 	bl	8008444 <__malloc_lock>
 8007d68:	4a1c      	ldr	r2, [pc, #112]	; (8007ddc <_free_r+0x8c>)
 8007d6a:	6813      	ldr	r3, [r2, #0]
 8007d6c:	b933      	cbnz	r3, 8007d7c <_free_r+0x2c>
 8007d6e:	6063      	str	r3, [r4, #4]
 8007d70:	6014      	str	r4, [r2, #0]
 8007d72:	4628      	mov	r0, r5
 8007d74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d78:	f000 bb6a 	b.w	8008450 <__malloc_unlock>
 8007d7c:	42a3      	cmp	r3, r4
 8007d7e:	d908      	bls.n	8007d92 <_free_r+0x42>
 8007d80:	6820      	ldr	r0, [r4, #0]
 8007d82:	1821      	adds	r1, r4, r0
 8007d84:	428b      	cmp	r3, r1
 8007d86:	bf01      	itttt	eq
 8007d88:	6819      	ldreq	r1, [r3, #0]
 8007d8a:	685b      	ldreq	r3, [r3, #4]
 8007d8c:	1809      	addeq	r1, r1, r0
 8007d8e:	6021      	streq	r1, [r4, #0]
 8007d90:	e7ed      	b.n	8007d6e <_free_r+0x1e>
 8007d92:	461a      	mov	r2, r3
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	b10b      	cbz	r3, 8007d9c <_free_r+0x4c>
 8007d98:	42a3      	cmp	r3, r4
 8007d9a:	d9fa      	bls.n	8007d92 <_free_r+0x42>
 8007d9c:	6811      	ldr	r1, [r2, #0]
 8007d9e:	1850      	adds	r0, r2, r1
 8007da0:	42a0      	cmp	r0, r4
 8007da2:	d10b      	bne.n	8007dbc <_free_r+0x6c>
 8007da4:	6820      	ldr	r0, [r4, #0]
 8007da6:	4401      	add	r1, r0
 8007da8:	1850      	adds	r0, r2, r1
 8007daa:	4283      	cmp	r3, r0
 8007dac:	6011      	str	r1, [r2, #0]
 8007dae:	d1e0      	bne.n	8007d72 <_free_r+0x22>
 8007db0:	6818      	ldr	r0, [r3, #0]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	4401      	add	r1, r0
 8007db6:	6011      	str	r1, [r2, #0]
 8007db8:	6053      	str	r3, [r2, #4]
 8007dba:	e7da      	b.n	8007d72 <_free_r+0x22>
 8007dbc:	d902      	bls.n	8007dc4 <_free_r+0x74>
 8007dbe:	230c      	movs	r3, #12
 8007dc0:	602b      	str	r3, [r5, #0]
 8007dc2:	e7d6      	b.n	8007d72 <_free_r+0x22>
 8007dc4:	6820      	ldr	r0, [r4, #0]
 8007dc6:	1821      	adds	r1, r4, r0
 8007dc8:	428b      	cmp	r3, r1
 8007dca:	bf01      	itttt	eq
 8007dcc:	6819      	ldreq	r1, [r3, #0]
 8007dce:	685b      	ldreq	r3, [r3, #4]
 8007dd0:	1809      	addeq	r1, r1, r0
 8007dd2:	6021      	streq	r1, [r4, #0]
 8007dd4:	6063      	str	r3, [r4, #4]
 8007dd6:	6054      	str	r4, [r2, #4]
 8007dd8:	e7cb      	b.n	8007d72 <_free_r+0x22>
 8007dda:	bd38      	pop	{r3, r4, r5, pc}
 8007ddc:	20000300 	.word	0x20000300

08007de0 <sbrk_aligned>:
 8007de0:	b570      	push	{r4, r5, r6, lr}
 8007de2:	4e0e      	ldr	r6, [pc, #56]	; (8007e1c <sbrk_aligned+0x3c>)
 8007de4:	460c      	mov	r4, r1
 8007de6:	6831      	ldr	r1, [r6, #0]
 8007de8:	4605      	mov	r5, r0
 8007dea:	b911      	cbnz	r1, 8007df2 <sbrk_aligned+0x12>
 8007dec:	f000 fa1c 	bl	8008228 <_sbrk_r>
 8007df0:	6030      	str	r0, [r6, #0]
 8007df2:	4621      	mov	r1, r4
 8007df4:	4628      	mov	r0, r5
 8007df6:	f000 fa17 	bl	8008228 <_sbrk_r>
 8007dfa:	1c43      	adds	r3, r0, #1
 8007dfc:	d00a      	beq.n	8007e14 <sbrk_aligned+0x34>
 8007dfe:	1cc4      	adds	r4, r0, #3
 8007e00:	f024 0403 	bic.w	r4, r4, #3
 8007e04:	42a0      	cmp	r0, r4
 8007e06:	d007      	beq.n	8007e18 <sbrk_aligned+0x38>
 8007e08:	1a21      	subs	r1, r4, r0
 8007e0a:	4628      	mov	r0, r5
 8007e0c:	f000 fa0c 	bl	8008228 <_sbrk_r>
 8007e10:	3001      	adds	r0, #1
 8007e12:	d101      	bne.n	8007e18 <sbrk_aligned+0x38>
 8007e14:	f04f 34ff 	mov.w	r4, #4294967295
 8007e18:	4620      	mov	r0, r4
 8007e1a:	bd70      	pop	{r4, r5, r6, pc}
 8007e1c:	20000304 	.word	0x20000304

08007e20 <_malloc_r>:
 8007e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e24:	1ccd      	adds	r5, r1, #3
 8007e26:	f025 0503 	bic.w	r5, r5, #3
 8007e2a:	3508      	adds	r5, #8
 8007e2c:	2d0c      	cmp	r5, #12
 8007e2e:	bf38      	it	cc
 8007e30:	250c      	movcc	r5, #12
 8007e32:	2d00      	cmp	r5, #0
 8007e34:	4607      	mov	r7, r0
 8007e36:	db01      	blt.n	8007e3c <_malloc_r+0x1c>
 8007e38:	42a9      	cmp	r1, r5
 8007e3a:	d905      	bls.n	8007e48 <_malloc_r+0x28>
 8007e3c:	230c      	movs	r3, #12
 8007e3e:	2600      	movs	r6, #0
 8007e40:	603b      	str	r3, [r7, #0]
 8007e42:	4630      	mov	r0, r6
 8007e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e48:	4e2e      	ldr	r6, [pc, #184]	; (8007f04 <_malloc_r+0xe4>)
 8007e4a:	f000 fafb 	bl	8008444 <__malloc_lock>
 8007e4e:	6833      	ldr	r3, [r6, #0]
 8007e50:	461c      	mov	r4, r3
 8007e52:	bb34      	cbnz	r4, 8007ea2 <_malloc_r+0x82>
 8007e54:	4629      	mov	r1, r5
 8007e56:	4638      	mov	r0, r7
 8007e58:	f7ff ffc2 	bl	8007de0 <sbrk_aligned>
 8007e5c:	1c43      	adds	r3, r0, #1
 8007e5e:	4604      	mov	r4, r0
 8007e60:	d14d      	bne.n	8007efe <_malloc_r+0xde>
 8007e62:	6834      	ldr	r4, [r6, #0]
 8007e64:	4626      	mov	r6, r4
 8007e66:	2e00      	cmp	r6, #0
 8007e68:	d140      	bne.n	8007eec <_malloc_r+0xcc>
 8007e6a:	6823      	ldr	r3, [r4, #0]
 8007e6c:	4631      	mov	r1, r6
 8007e6e:	4638      	mov	r0, r7
 8007e70:	eb04 0803 	add.w	r8, r4, r3
 8007e74:	f000 f9d8 	bl	8008228 <_sbrk_r>
 8007e78:	4580      	cmp	r8, r0
 8007e7a:	d13a      	bne.n	8007ef2 <_malloc_r+0xd2>
 8007e7c:	6821      	ldr	r1, [r4, #0]
 8007e7e:	3503      	adds	r5, #3
 8007e80:	1a6d      	subs	r5, r5, r1
 8007e82:	f025 0503 	bic.w	r5, r5, #3
 8007e86:	3508      	adds	r5, #8
 8007e88:	2d0c      	cmp	r5, #12
 8007e8a:	bf38      	it	cc
 8007e8c:	250c      	movcc	r5, #12
 8007e8e:	4638      	mov	r0, r7
 8007e90:	4629      	mov	r1, r5
 8007e92:	f7ff ffa5 	bl	8007de0 <sbrk_aligned>
 8007e96:	3001      	adds	r0, #1
 8007e98:	d02b      	beq.n	8007ef2 <_malloc_r+0xd2>
 8007e9a:	6823      	ldr	r3, [r4, #0]
 8007e9c:	442b      	add	r3, r5
 8007e9e:	6023      	str	r3, [r4, #0]
 8007ea0:	e00e      	b.n	8007ec0 <_malloc_r+0xa0>
 8007ea2:	6822      	ldr	r2, [r4, #0]
 8007ea4:	1b52      	subs	r2, r2, r5
 8007ea6:	d41e      	bmi.n	8007ee6 <_malloc_r+0xc6>
 8007ea8:	2a0b      	cmp	r2, #11
 8007eaa:	d916      	bls.n	8007eda <_malloc_r+0xba>
 8007eac:	1961      	adds	r1, r4, r5
 8007eae:	42a3      	cmp	r3, r4
 8007eb0:	6025      	str	r5, [r4, #0]
 8007eb2:	bf18      	it	ne
 8007eb4:	6059      	strne	r1, [r3, #4]
 8007eb6:	6863      	ldr	r3, [r4, #4]
 8007eb8:	bf08      	it	eq
 8007eba:	6031      	streq	r1, [r6, #0]
 8007ebc:	5162      	str	r2, [r4, r5]
 8007ebe:	604b      	str	r3, [r1, #4]
 8007ec0:	4638      	mov	r0, r7
 8007ec2:	f104 060b 	add.w	r6, r4, #11
 8007ec6:	f000 fac3 	bl	8008450 <__malloc_unlock>
 8007eca:	f026 0607 	bic.w	r6, r6, #7
 8007ece:	1d23      	adds	r3, r4, #4
 8007ed0:	1af2      	subs	r2, r6, r3
 8007ed2:	d0b6      	beq.n	8007e42 <_malloc_r+0x22>
 8007ed4:	1b9b      	subs	r3, r3, r6
 8007ed6:	50a3      	str	r3, [r4, r2]
 8007ed8:	e7b3      	b.n	8007e42 <_malloc_r+0x22>
 8007eda:	6862      	ldr	r2, [r4, #4]
 8007edc:	42a3      	cmp	r3, r4
 8007ede:	bf0c      	ite	eq
 8007ee0:	6032      	streq	r2, [r6, #0]
 8007ee2:	605a      	strne	r2, [r3, #4]
 8007ee4:	e7ec      	b.n	8007ec0 <_malloc_r+0xa0>
 8007ee6:	4623      	mov	r3, r4
 8007ee8:	6864      	ldr	r4, [r4, #4]
 8007eea:	e7b2      	b.n	8007e52 <_malloc_r+0x32>
 8007eec:	4634      	mov	r4, r6
 8007eee:	6876      	ldr	r6, [r6, #4]
 8007ef0:	e7b9      	b.n	8007e66 <_malloc_r+0x46>
 8007ef2:	230c      	movs	r3, #12
 8007ef4:	4638      	mov	r0, r7
 8007ef6:	603b      	str	r3, [r7, #0]
 8007ef8:	f000 faaa 	bl	8008450 <__malloc_unlock>
 8007efc:	e7a1      	b.n	8007e42 <_malloc_r+0x22>
 8007efe:	6025      	str	r5, [r4, #0]
 8007f00:	e7de      	b.n	8007ec0 <_malloc_r+0xa0>
 8007f02:	bf00      	nop
 8007f04:	20000300 	.word	0x20000300

08007f08 <_realloc_r>:
 8007f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f0c:	4680      	mov	r8, r0
 8007f0e:	4614      	mov	r4, r2
 8007f10:	460e      	mov	r6, r1
 8007f12:	b921      	cbnz	r1, 8007f1e <_realloc_r+0x16>
 8007f14:	4611      	mov	r1, r2
 8007f16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f1a:	f7ff bf81 	b.w	8007e20 <_malloc_r>
 8007f1e:	b92a      	cbnz	r2, 8007f2c <_realloc_r+0x24>
 8007f20:	f7ff ff16 	bl	8007d50 <_free_r>
 8007f24:	4625      	mov	r5, r4
 8007f26:	4628      	mov	r0, r5
 8007f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f2c:	f000 fa96 	bl	800845c <_malloc_usable_size_r>
 8007f30:	4284      	cmp	r4, r0
 8007f32:	4607      	mov	r7, r0
 8007f34:	d802      	bhi.n	8007f3c <_realloc_r+0x34>
 8007f36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f3a:	d812      	bhi.n	8007f62 <_realloc_r+0x5a>
 8007f3c:	4621      	mov	r1, r4
 8007f3e:	4640      	mov	r0, r8
 8007f40:	f7ff ff6e 	bl	8007e20 <_malloc_r>
 8007f44:	4605      	mov	r5, r0
 8007f46:	2800      	cmp	r0, #0
 8007f48:	d0ed      	beq.n	8007f26 <_realloc_r+0x1e>
 8007f4a:	42bc      	cmp	r4, r7
 8007f4c:	4622      	mov	r2, r4
 8007f4e:	4631      	mov	r1, r6
 8007f50:	bf28      	it	cs
 8007f52:	463a      	movcs	r2, r7
 8007f54:	f7ff fa08 	bl	8007368 <memcpy>
 8007f58:	4631      	mov	r1, r6
 8007f5a:	4640      	mov	r0, r8
 8007f5c:	f7ff fef8 	bl	8007d50 <_free_r>
 8007f60:	e7e1      	b.n	8007f26 <_realloc_r+0x1e>
 8007f62:	4635      	mov	r5, r6
 8007f64:	e7df      	b.n	8007f26 <_realloc_r+0x1e>

08007f66 <__ssputs_r>:
 8007f66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f6a:	688e      	ldr	r6, [r1, #8]
 8007f6c:	4682      	mov	sl, r0
 8007f6e:	429e      	cmp	r6, r3
 8007f70:	460c      	mov	r4, r1
 8007f72:	4690      	mov	r8, r2
 8007f74:	461f      	mov	r7, r3
 8007f76:	d838      	bhi.n	8007fea <__ssputs_r+0x84>
 8007f78:	898a      	ldrh	r2, [r1, #12]
 8007f7a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007f7e:	d032      	beq.n	8007fe6 <__ssputs_r+0x80>
 8007f80:	6825      	ldr	r5, [r4, #0]
 8007f82:	6909      	ldr	r1, [r1, #16]
 8007f84:	3301      	adds	r3, #1
 8007f86:	eba5 0901 	sub.w	r9, r5, r1
 8007f8a:	6965      	ldr	r5, [r4, #20]
 8007f8c:	444b      	add	r3, r9
 8007f8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f96:	106d      	asrs	r5, r5, #1
 8007f98:	429d      	cmp	r5, r3
 8007f9a:	bf38      	it	cc
 8007f9c:	461d      	movcc	r5, r3
 8007f9e:	0553      	lsls	r3, r2, #21
 8007fa0:	d531      	bpl.n	8008006 <__ssputs_r+0xa0>
 8007fa2:	4629      	mov	r1, r5
 8007fa4:	f7ff ff3c 	bl	8007e20 <_malloc_r>
 8007fa8:	4606      	mov	r6, r0
 8007faa:	b950      	cbnz	r0, 8007fc2 <__ssputs_r+0x5c>
 8007fac:	230c      	movs	r3, #12
 8007fae:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb2:	f8ca 3000 	str.w	r3, [sl]
 8007fb6:	89a3      	ldrh	r3, [r4, #12]
 8007fb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fbc:	81a3      	strh	r3, [r4, #12]
 8007fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fc2:	464a      	mov	r2, r9
 8007fc4:	6921      	ldr	r1, [r4, #16]
 8007fc6:	f7ff f9cf 	bl	8007368 <memcpy>
 8007fca:	89a3      	ldrh	r3, [r4, #12]
 8007fcc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007fd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fd4:	81a3      	strh	r3, [r4, #12]
 8007fd6:	6126      	str	r6, [r4, #16]
 8007fd8:	444e      	add	r6, r9
 8007fda:	6026      	str	r6, [r4, #0]
 8007fdc:	463e      	mov	r6, r7
 8007fde:	6165      	str	r5, [r4, #20]
 8007fe0:	eba5 0509 	sub.w	r5, r5, r9
 8007fe4:	60a5      	str	r5, [r4, #8]
 8007fe6:	42be      	cmp	r6, r7
 8007fe8:	d900      	bls.n	8007fec <__ssputs_r+0x86>
 8007fea:	463e      	mov	r6, r7
 8007fec:	4632      	mov	r2, r6
 8007fee:	4641      	mov	r1, r8
 8007ff0:	6820      	ldr	r0, [r4, #0]
 8007ff2:	f7ff f9c7 	bl	8007384 <memmove>
 8007ff6:	68a3      	ldr	r3, [r4, #8]
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	1b9b      	subs	r3, r3, r6
 8007ffc:	60a3      	str	r3, [r4, #8]
 8007ffe:	6823      	ldr	r3, [r4, #0]
 8008000:	4433      	add	r3, r6
 8008002:	6023      	str	r3, [r4, #0]
 8008004:	e7db      	b.n	8007fbe <__ssputs_r+0x58>
 8008006:	462a      	mov	r2, r5
 8008008:	f7ff ff7e 	bl	8007f08 <_realloc_r>
 800800c:	4606      	mov	r6, r0
 800800e:	2800      	cmp	r0, #0
 8008010:	d1e1      	bne.n	8007fd6 <__ssputs_r+0x70>
 8008012:	4650      	mov	r0, sl
 8008014:	6921      	ldr	r1, [r4, #16]
 8008016:	f7ff fe9b 	bl	8007d50 <_free_r>
 800801a:	e7c7      	b.n	8007fac <__ssputs_r+0x46>

0800801c <_svfiprintf_r>:
 800801c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008020:	4698      	mov	r8, r3
 8008022:	898b      	ldrh	r3, [r1, #12]
 8008024:	4607      	mov	r7, r0
 8008026:	061b      	lsls	r3, r3, #24
 8008028:	460d      	mov	r5, r1
 800802a:	4614      	mov	r4, r2
 800802c:	b09d      	sub	sp, #116	; 0x74
 800802e:	d50e      	bpl.n	800804e <_svfiprintf_r+0x32>
 8008030:	690b      	ldr	r3, [r1, #16]
 8008032:	b963      	cbnz	r3, 800804e <_svfiprintf_r+0x32>
 8008034:	2140      	movs	r1, #64	; 0x40
 8008036:	f7ff fef3 	bl	8007e20 <_malloc_r>
 800803a:	6028      	str	r0, [r5, #0]
 800803c:	6128      	str	r0, [r5, #16]
 800803e:	b920      	cbnz	r0, 800804a <_svfiprintf_r+0x2e>
 8008040:	230c      	movs	r3, #12
 8008042:	603b      	str	r3, [r7, #0]
 8008044:	f04f 30ff 	mov.w	r0, #4294967295
 8008048:	e0d1      	b.n	80081ee <_svfiprintf_r+0x1d2>
 800804a:	2340      	movs	r3, #64	; 0x40
 800804c:	616b      	str	r3, [r5, #20]
 800804e:	2300      	movs	r3, #0
 8008050:	9309      	str	r3, [sp, #36]	; 0x24
 8008052:	2320      	movs	r3, #32
 8008054:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008058:	2330      	movs	r3, #48	; 0x30
 800805a:	f04f 0901 	mov.w	r9, #1
 800805e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008062:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008208 <_svfiprintf_r+0x1ec>
 8008066:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800806a:	4623      	mov	r3, r4
 800806c:	469a      	mov	sl, r3
 800806e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008072:	b10a      	cbz	r2, 8008078 <_svfiprintf_r+0x5c>
 8008074:	2a25      	cmp	r2, #37	; 0x25
 8008076:	d1f9      	bne.n	800806c <_svfiprintf_r+0x50>
 8008078:	ebba 0b04 	subs.w	fp, sl, r4
 800807c:	d00b      	beq.n	8008096 <_svfiprintf_r+0x7a>
 800807e:	465b      	mov	r3, fp
 8008080:	4622      	mov	r2, r4
 8008082:	4629      	mov	r1, r5
 8008084:	4638      	mov	r0, r7
 8008086:	f7ff ff6e 	bl	8007f66 <__ssputs_r>
 800808a:	3001      	adds	r0, #1
 800808c:	f000 80aa 	beq.w	80081e4 <_svfiprintf_r+0x1c8>
 8008090:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008092:	445a      	add	r2, fp
 8008094:	9209      	str	r2, [sp, #36]	; 0x24
 8008096:	f89a 3000 	ldrb.w	r3, [sl]
 800809a:	2b00      	cmp	r3, #0
 800809c:	f000 80a2 	beq.w	80081e4 <_svfiprintf_r+0x1c8>
 80080a0:	2300      	movs	r3, #0
 80080a2:	f04f 32ff 	mov.w	r2, #4294967295
 80080a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080aa:	f10a 0a01 	add.w	sl, sl, #1
 80080ae:	9304      	str	r3, [sp, #16]
 80080b0:	9307      	str	r3, [sp, #28]
 80080b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080b6:	931a      	str	r3, [sp, #104]	; 0x68
 80080b8:	4654      	mov	r4, sl
 80080ba:	2205      	movs	r2, #5
 80080bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080c0:	4851      	ldr	r0, [pc, #324]	; (8008208 <_svfiprintf_r+0x1ec>)
 80080c2:	f7ff f943 	bl	800734c <memchr>
 80080c6:	9a04      	ldr	r2, [sp, #16]
 80080c8:	b9d8      	cbnz	r0, 8008102 <_svfiprintf_r+0xe6>
 80080ca:	06d0      	lsls	r0, r2, #27
 80080cc:	bf44      	itt	mi
 80080ce:	2320      	movmi	r3, #32
 80080d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080d4:	0711      	lsls	r1, r2, #28
 80080d6:	bf44      	itt	mi
 80080d8:	232b      	movmi	r3, #43	; 0x2b
 80080da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080de:	f89a 3000 	ldrb.w	r3, [sl]
 80080e2:	2b2a      	cmp	r3, #42	; 0x2a
 80080e4:	d015      	beq.n	8008112 <_svfiprintf_r+0xf6>
 80080e6:	4654      	mov	r4, sl
 80080e8:	2000      	movs	r0, #0
 80080ea:	f04f 0c0a 	mov.w	ip, #10
 80080ee:	9a07      	ldr	r2, [sp, #28]
 80080f0:	4621      	mov	r1, r4
 80080f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080f6:	3b30      	subs	r3, #48	; 0x30
 80080f8:	2b09      	cmp	r3, #9
 80080fa:	d94e      	bls.n	800819a <_svfiprintf_r+0x17e>
 80080fc:	b1b0      	cbz	r0, 800812c <_svfiprintf_r+0x110>
 80080fe:	9207      	str	r2, [sp, #28]
 8008100:	e014      	b.n	800812c <_svfiprintf_r+0x110>
 8008102:	eba0 0308 	sub.w	r3, r0, r8
 8008106:	fa09 f303 	lsl.w	r3, r9, r3
 800810a:	4313      	orrs	r3, r2
 800810c:	46a2      	mov	sl, r4
 800810e:	9304      	str	r3, [sp, #16]
 8008110:	e7d2      	b.n	80080b8 <_svfiprintf_r+0x9c>
 8008112:	9b03      	ldr	r3, [sp, #12]
 8008114:	1d19      	adds	r1, r3, #4
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	9103      	str	r1, [sp, #12]
 800811a:	2b00      	cmp	r3, #0
 800811c:	bfbb      	ittet	lt
 800811e:	425b      	neglt	r3, r3
 8008120:	f042 0202 	orrlt.w	r2, r2, #2
 8008124:	9307      	strge	r3, [sp, #28]
 8008126:	9307      	strlt	r3, [sp, #28]
 8008128:	bfb8      	it	lt
 800812a:	9204      	strlt	r2, [sp, #16]
 800812c:	7823      	ldrb	r3, [r4, #0]
 800812e:	2b2e      	cmp	r3, #46	; 0x2e
 8008130:	d10c      	bne.n	800814c <_svfiprintf_r+0x130>
 8008132:	7863      	ldrb	r3, [r4, #1]
 8008134:	2b2a      	cmp	r3, #42	; 0x2a
 8008136:	d135      	bne.n	80081a4 <_svfiprintf_r+0x188>
 8008138:	9b03      	ldr	r3, [sp, #12]
 800813a:	3402      	adds	r4, #2
 800813c:	1d1a      	adds	r2, r3, #4
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	9203      	str	r2, [sp, #12]
 8008142:	2b00      	cmp	r3, #0
 8008144:	bfb8      	it	lt
 8008146:	f04f 33ff 	movlt.w	r3, #4294967295
 800814a:	9305      	str	r3, [sp, #20]
 800814c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800820c <_svfiprintf_r+0x1f0>
 8008150:	2203      	movs	r2, #3
 8008152:	4650      	mov	r0, sl
 8008154:	7821      	ldrb	r1, [r4, #0]
 8008156:	f7ff f8f9 	bl	800734c <memchr>
 800815a:	b140      	cbz	r0, 800816e <_svfiprintf_r+0x152>
 800815c:	2340      	movs	r3, #64	; 0x40
 800815e:	eba0 000a 	sub.w	r0, r0, sl
 8008162:	fa03 f000 	lsl.w	r0, r3, r0
 8008166:	9b04      	ldr	r3, [sp, #16]
 8008168:	3401      	adds	r4, #1
 800816a:	4303      	orrs	r3, r0
 800816c:	9304      	str	r3, [sp, #16]
 800816e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008172:	2206      	movs	r2, #6
 8008174:	4826      	ldr	r0, [pc, #152]	; (8008210 <_svfiprintf_r+0x1f4>)
 8008176:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800817a:	f7ff f8e7 	bl	800734c <memchr>
 800817e:	2800      	cmp	r0, #0
 8008180:	d038      	beq.n	80081f4 <_svfiprintf_r+0x1d8>
 8008182:	4b24      	ldr	r3, [pc, #144]	; (8008214 <_svfiprintf_r+0x1f8>)
 8008184:	bb1b      	cbnz	r3, 80081ce <_svfiprintf_r+0x1b2>
 8008186:	9b03      	ldr	r3, [sp, #12]
 8008188:	3307      	adds	r3, #7
 800818a:	f023 0307 	bic.w	r3, r3, #7
 800818e:	3308      	adds	r3, #8
 8008190:	9303      	str	r3, [sp, #12]
 8008192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008194:	4433      	add	r3, r6
 8008196:	9309      	str	r3, [sp, #36]	; 0x24
 8008198:	e767      	b.n	800806a <_svfiprintf_r+0x4e>
 800819a:	460c      	mov	r4, r1
 800819c:	2001      	movs	r0, #1
 800819e:	fb0c 3202 	mla	r2, ip, r2, r3
 80081a2:	e7a5      	b.n	80080f0 <_svfiprintf_r+0xd4>
 80081a4:	2300      	movs	r3, #0
 80081a6:	f04f 0c0a 	mov.w	ip, #10
 80081aa:	4619      	mov	r1, r3
 80081ac:	3401      	adds	r4, #1
 80081ae:	9305      	str	r3, [sp, #20]
 80081b0:	4620      	mov	r0, r4
 80081b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081b6:	3a30      	subs	r2, #48	; 0x30
 80081b8:	2a09      	cmp	r2, #9
 80081ba:	d903      	bls.n	80081c4 <_svfiprintf_r+0x1a8>
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d0c5      	beq.n	800814c <_svfiprintf_r+0x130>
 80081c0:	9105      	str	r1, [sp, #20]
 80081c2:	e7c3      	b.n	800814c <_svfiprintf_r+0x130>
 80081c4:	4604      	mov	r4, r0
 80081c6:	2301      	movs	r3, #1
 80081c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80081cc:	e7f0      	b.n	80081b0 <_svfiprintf_r+0x194>
 80081ce:	ab03      	add	r3, sp, #12
 80081d0:	9300      	str	r3, [sp, #0]
 80081d2:	462a      	mov	r2, r5
 80081d4:	4638      	mov	r0, r7
 80081d6:	4b10      	ldr	r3, [pc, #64]	; (8008218 <_svfiprintf_r+0x1fc>)
 80081d8:	a904      	add	r1, sp, #16
 80081da:	f7fb ff53 	bl	8004084 <_printf_float>
 80081de:	1c42      	adds	r2, r0, #1
 80081e0:	4606      	mov	r6, r0
 80081e2:	d1d6      	bne.n	8008192 <_svfiprintf_r+0x176>
 80081e4:	89ab      	ldrh	r3, [r5, #12]
 80081e6:	065b      	lsls	r3, r3, #25
 80081e8:	f53f af2c 	bmi.w	8008044 <_svfiprintf_r+0x28>
 80081ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80081ee:	b01d      	add	sp, #116	; 0x74
 80081f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081f4:	ab03      	add	r3, sp, #12
 80081f6:	9300      	str	r3, [sp, #0]
 80081f8:	462a      	mov	r2, r5
 80081fa:	4638      	mov	r0, r7
 80081fc:	4b06      	ldr	r3, [pc, #24]	; (8008218 <_svfiprintf_r+0x1fc>)
 80081fe:	a904      	add	r1, sp, #16
 8008200:	f7fc f9dc 	bl	80045bc <_printf_i>
 8008204:	e7eb      	b.n	80081de <_svfiprintf_r+0x1c2>
 8008206:	bf00      	nop
 8008208:	080088a0 	.word	0x080088a0
 800820c:	080088a6 	.word	0x080088a6
 8008210:	080088aa 	.word	0x080088aa
 8008214:	08004085 	.word	0x08004085
 8008218:	08007f67 	.word	0x08007f67

0800821c <nan>:
 800821c:	2000      	movs	r0, #0
 800821e:	4901      	ldr	r1, [pc, #4]	; (8008224 <nan+0x8>)
 8008220:	4770      	bx	lr
 8008222:	bf00      	nop
 8008224:	7ff80000 	.word	0x7ff80000

08008228 <_sbrk_r>:
 8008228:	b538      	push	{r3, r4, r5, lr}
 800822a:	2300      	movs	r3, #0
 800822c:	4d05      	ldr	r5, [pc, #20]	; (8008244 <_sbrk_r+0x1c>)
 800822e:	4604      	mov	r4, r0
 8008230:	4608      	mov	r0, r1
 8008232:	602b      	str	r3, [r5, #0]
 8008234:	f7f9 fb54 	bl	80018e0 <_sbrk>
 8008238:	1c43      	adds	r3, r0, #1
 800823a:	d102      	bne.n	8008242 <_sbrk_r+0x1a>
 800823c:	682b      	ldr	r3, [r5, #0]
 800823e:	b103      	cbz	r3, 8008242 <_sbrk_r+0x1a>
 8008240:	6023      	str	r3, [r4, #0]
 8008242:	bd38      	pop	{r3, r4, r5, pc}
 8008244:	20000308 	.word	0x20000308

08008248 <_raise_r>:
 8008248:	291f      	cmp	r1, #31
 800824a:	b538      	push	{r3, r4, r5, lr}
 800824c:	4604      	mov	r4, r0
 800824e:	460d      	mov	r5, r1
 8008250:	d904      	bls.n	800825c <_raise_r+0x14>
 8008252:	2316      	movs	r3, #22
 8008254:	6003      	str	r3, [r0, #0]
 8008256:	f04f 30ff 	mov.w	r0, #4294967295
 800825a:	bd38      	pop	{r3, r4, r5, pc}
 800825c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800825e:	b112      	cbz	r2, 8008266 <_raise_r+0x1e>
 8008260:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008264:	b94b      	cbnz	r3, 800827a <_raise_r+0x32>
 8008266:	4620      	mov	r0, r4
 8008268:	f000 f830 	bl	80082cc <_getpid_r>
 800826c:	462a      	mov	r2, r5
 800826e:	4601      	mov	r1, r0
 8008270:	4620      	mov	r0, r4
 8008272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008276:	f000 b817 	b.w	80082a8 <_kill_r>
 800827a:	2b01      	cmp	r3, #1
 800827c:	d00a      	beq.n	8008294 <_raise_r+0x4c>
 800827e:	1c59      	adds	r1, r3, #1
 8008280:	d103      	bne.n	800828a <_raise_r+0x42>
 8008282:	2316      	movs	r3, #22
 8008284:	6003      	str	r3, [r0, #0]
 8008286:	2001      	movs	r0, #1
 8008288:	e7e7      	b.n	800825a <_raise_r+0x12>
 800828a:	2400      	movs	r4, #0
 800828c:	4628      	mov	r0, r5
 800828e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008292:	4798      	blx	r3
 8008294:	2000      	movs	r0, #0
 8008296:	e7e0      	b.n	800825a <_raise_r+0x12>

08008298 <raise>:
 8008298:	4b02      	ldr	r3, [pc, #8]	; (80082a4 <raise+0xc>)
 800829a:	4601      	mov	r1, r0
 800829c:	6818      	ldr	r0, [r3, #0]
 800829e:	f7ff bfd3 	b.w	8008248 <_raise_r>
 80082a2:	bf00      	nop
 80082a4:	20000020 	.word	0x20000020

080082a8 <_kill_r>:
 80082a8:	b538      	push	{r3, r4, r5, lr}
 80082aa:	2300      	movs	r3, #0
 80082ac:	4d06      	ldr	r5, [pc, #24]	; (80082c8 <_kill_r+0x20>)
 80082ae:	4604      	mov	r4, r0
 80082b0:	4608      	mov	r0, r1
 80082b2:	4611      	mov	r1, r2
 80082b4:	602b      	str	r3, [r5, #0]
 80082b6:	f7f9 fa8f 	bl	80017d8 <_kill>
 80082ba:	1c43      	adds	r3, r0, #1
 80082bc:	d102      	bne.n	80082c4 <_kill_r+0x1c>
 80082be:	682b      	ldr	r3, [r5, #0]
 80082c0:	b103      	cbz	r3, 80082c4 <_kill_r+0x1c>
 80082c2:	6023      	str	r3, [r4, #0]
 80082c4:	bd38      	pop	{r3, r4, r5, pc}
 80082c6:	bf00      	nop
 80082c8:	20000308 	.word	0x20000308

080082cc <_getpid_r>:
 80082cc:	f7f9 ba7d 	b.w	80017ca <_getpid>

080082d0 <__sread>:
 80082d0:	b510      	push	{r4, lr}
 80082d2:	460c      	mov	r4, r1
 80082d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082d8:	f000 f8c8 	bl	800846c <_read_r>
 80082dc:	2800      	cmp	r0, #0
 80082de:	bfab      	itete	ge
 80082e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80082e2:	89a3      	ldrhlt	r3, [r4, #12]
 80082e4:	181b      	addge	r3, r3, r0
 80082e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80082ea:	bfac      	ite	ge
 80082ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80082ee:	81a3      	strhlt	r3, [r4, #12]
 80082f0:	bd10      	pop	{r4, pc}

080082f2 <__swrite>:
 80082f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082f6:	461f      	mov	r7, r3
 80082f8:	898b      	ldrh	r3, [r1, #12]
 80082fa:	4605      	mov	r5, r0
 80082fc:	05db      	lsls	r3, r3, #23
 80082fe:	460c      	mov	r4, r1
 8008300:	4616      	mov	r6, r2
 8008302:	d505      	bpl.n	8008310 <__swrite+0x1e>
 8008304:	2302      	movs	r3, #2
 8008306:	2200      	movs	r2, #0
 8008308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800830c:	f000 f888 	bl	8008420 <_lseek_r>
 8008310:	89a3      	ldrh	r3, [r4, #12]
 8008312:	4632      	mov	r2, r6
 8008314:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008318:	81a3      	strh	r3, [r4, #12]
 800831a:	4628      	mov	r0, r5
 800831c:	463b      	mov	r3, r7
 800831e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008326:	f000 b837 	b.w	8008398 <_write_r>

0800832a <__sseek>:
 800832a:	b510      	push	{r4, lr}
 800832c:	460c      	mov	r4, r1
 800832e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008332:	f000 f875 	bl	8008420 <_lseek_r>
 8008336:	1c43      	adds	r3, r0, #1
 8008338:	89a3      	ldrh	r3, [r4, #12]
 800833a:	bf15      	itete	ne
 800833c:	6560      	strne	r0, [r4, #84]	; 0x54
 800833e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008342:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008346:	81a3      	strheq	r3, [r4, #12]
 8008348:	bf18      	it	ne
 800834a:	81a3      	strhne	r3, [r4, #12]
 800834c:	bd10      	pop	{r4, pc}

0800834e <__sclose>:
 800834e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008352:	f000 b833 	b.w	80083bc <_close_r>

08008356 <strncmp>:
 8008356:	4603      	mov	r3, r0
 8008358:	b510      	push	{r4, lr}
 800835a:	b172      	cbz	r2, 800837a <strncmp+0x24>
 800835c:	3901      	subs	r1, #1
 800835e:	1884      	adds	r4, r0, r2
 8008360:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008364:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008368:	4290      	cmp	r0, r2
 800836a:	d101      	bne.n	8008370 <strncmp+0x1a>
 800836c:	42a3      	cmp	r3, r4
 800836e:	d101      	bne.n	8008374 <strncmp+0x1e>
 8008370:	1a80      	subs	r0, r0, r2
 8008372:	bd10      	pop	{r4, pc}
 8008374:	2800      	cmp	r0, #0
 8008376:	d1f3      	bne.n	8008360 <strncmp+0xa>
 8008378:	e7fa      	b.n	8008370 <strncmp+0x1a>
 800837a:	4610      	mov	r0, r2
 800837c:	e7f9      	b.n	8008372 <strncmp+0x1c>

0800837e <__ascii_wctomb>:
 800837e:	4603      	mov	r3, r0
 8008380:	4608      	mov	r0, r1
 8008382:	b141      	cbz	r1, 8008396 <__ascii_wctomb+0x18>
 8008384:	2aff      	cmp	r2, #255	; 0xff
 8008386:	d904      	bls.n	8008392 <__ascii_wctomb+0x14>
 8008388:	228a      	movs	r2, #138	; 0x8a
 800838a:	f04f 30ff 	mov.w	r0, #4294967295
 800838e:	601a      	str	r2, [r3, #0]
 8008390:	4770      	bx	lr
 8008392:	2001      	movs	r0, #1
 8008394:	700a      	strb	r2, [r1, #0]
 8008396:	4770      	bx	lr

08008398 <_write_r>:
 8008398:	b538      	push	{r3, r4, r5, lr}
 800839a:	4604      	mov	r4, r0
 800839c:	4608      	mov	r0, r1
 800839e:	4611      	mov	r1, r2
 80083a0:	2200      	movs	r2, #0
 80083a2:	4d05      	ldr	r5, [pc, #20]	; (80083b8 <_write_r+0x20>)
 80083a4:	602a      	str	r2, [r5, #0]
 80083a6:	461a      	mov	r2, r3
 80083a8:	f7f9 fa4d 	bl	8001846 <_write>
 80083ac:	1c43      	adds	r3, r0, #1
 80083ae:	d102      	bne.n	80083b6 <_write_r+0x1e>
 80083b0:	682b      	ldr	r3, [r5, #0]
 80083b2:	b103      	cbz	r3, 80083b6 <_write_r+0x1e>
 80083b4:	6023      	str	r3, [r4, #0]
 80083b6:	bd38      	pop	{r3, r4, r5, pc}
 80083b8:	20000308 	.word	0x20000308

080083bc <_close_r>:
 80083bc:	b538      	push	{r3, r4, r5, lr}
 80083be:	2300      	movs	r3, #0
 80083c0:	4d05      	ldr	r5, [pc, #20]	; (80083d8 <_close_r+0x1c>)
 80083c2:	4604      	mov	r4, r0
 80083c4:	4608      	mov	r0, r1
 80083c6:	602b      	str	r3, [r5, #0]
 80083c8:	f7f9 fa59 	bl	800187e <_close>
 80083cc:	1c43      	adds	r3, r0, #1
 80083ce:	d102      	bne.n	80083d6 <_close_r+0x1a>
 80083d0:	682b      	ldr	r3, [r5, #0]
 80083d2:	b103      	cbz	r3, 80083d6 <_close_r+0x1a>
 80083d4:	6023      	str	r3, [r4, #0]
 80083d6:	bd38      	pop	{r3, r4, r5, pc}
 80083d8:	20000308 	.word	0x20000308

080083dc <_fstat_r>:
 80083dc:	b538      	push	{r3, r4, r5, lr}
 80083de:	2300      	movs	r3, #0
 80083e0:	4d06      	ldr	r5, [pc, #24]	; (80083fc <_fstat_r+0x20>)
 80083e2:	4604      	mov	r4, r0
 80083e4:	4608      	mov	r0, r1
 80083e6:	4611      	mov	r1, r2
 80083e8:	602b      	str	r3, [r5, #0]
 80083ea:	f7f9 fa53 	bl	8001894 <_fstat>
 80083ee:	1c43      	adds	r3, r0, #1
 80083f0:	d102      	bne.n	80083f8 <_fstat_r+0x1c>
 80083f2:	682b      	ldr	r3, [r5, #0]
 80083f4:	b103      	cbz	r3, 80083f8 <_fstat_r+0x1c>
 80083f6:	6023      	str	r3, [r4, #0]
 80083f8:	bd38      	pop	{r3, r4, r5, pc}
 80083fa:	bf00      	nop
 80083fc:	20000308 	.word	0x20000308

08008400 <_isatty_r>:
 8008400:	b538      	push	{r3, r4, r5, lr}
 8008402:	2300      	movs	r3, #0
 8008404:	4d05      	ldr	r5, [pc, #20]	; (800841c <_isatty_r+0x1c>)
 8008406:	4604      	mov	r4, r0
 8008408:	4608      	mov	r0, r1
 800840a:	602b      	str	r3, [r5, #0]
 800840c:	f7f9 fa51 	bl	80018b2 <_isatty>
 8008410:	1c43      	adds	r3, r0, #1
 8008412:	d102      	bne.n	800841a <_isatty_r+0x1a>
 8008414:	682b      	ldr	r3, [r5, #0]
 8008416:	b103      	cbz	r3, 800841a <_isatty_r+0x1a>
 8008418:	6023      	str	r3, [r4, #0]
 800841a:	bd38      	pop	{r3, r4, r5, pc}
 800841c:	20000308 	.word	0x20000308

08008420 <_lseek_r>:
 8008420:	b538      	push	{r3, r4, r5, lr}
 8008422:	4604      	mov	r4, r0
 8008424:	4608      	mov	r0, r1
 8008426:	4611      	mov	r1, r2
 8008428:	2200      	movs	r2, #0
 800842a:	4d05      	ldr	r5, [pc, #20]	; (8008440 <_lseek_r+0x20>)
 800842c:	602a      	str	r2, [r5, #0]
 800842e:	461a      	mov	r2, r3
 8008430:	f7f9 fa49 	bl	80018c6 <_lseek>
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	d102      	bne.n	800843e <_lseek_r+0x1e>
 8008438:	682b      	ldr	r3, [r5, #0]
 800843a:	b103      	cbz	r3, 800843e <_lseek_r+0x1e>
 800843c:	6023      	str	r3, [r4, #0]
 800843e:	bd38      	pop	{r3, r4, r5, pc}
 8008440:	20000308 	.word	0x20000308

08008444 <__malloc_lock>:
 8008444:	4801      	ldr	r0, [pc, #4]	; (800844c <__malloc_lock+0x8>)
 8008446:	f7fe bf00 	b.w	800724a <__retarget_lock_acquire_recursive>
 800844a:	bf00      	nop
 800844c:	200002fd 	.word	0x200002fd

08008450 <__malloc_unlock>:
 8008450:	4801      	ldr	r0, [pc, #4]	; (8008458 <__malloc_unlock+0x8>)
 8008452:	f7fe befb 	b.w	800724c <__retarget_lock_release_recursive>
 8008456:	bf00      	nop
 8008458:	200002fd 	.word	0x200002fd

0800845c <_malloc_usable_size_r>:
 800845c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008460:	1f18      	subs	r0, r3, #4
 8008462:	2b00      	cmp	r3, #0
 8008464:	bfbc      	itt	lt
 8008466:	580b      	ldrlt	r3, [r1, r0]
 8008468:	18c0      	addlt	r0, r0, r3
 800846a:	4770      	bx	lr

0800846c <_read_r>:
 800846c:	b538      	push	{r3, r4, r5, lr}
 800846e:	4604      	mov	r4, r0
 8008470:	4608      	mov	r0, r1
 8008472:	4611      	mov	r1, r2
 8008474:	2200      	movs	r2, #0
 8008476:	4d05      	ldr	r5, [pc, #20]	; (800848c <_read_r+0x20>)
 8008478:	602a      	str	r2, [r5, #0]
 800847a:	461a      	mov	r2, r3
 800847c:	f7f9 f9c6 	bl	800180c <_read>
 8008480:	1c43      	adds	r3, r0, #1
 8008482:	d102      	bne.n	800848a <_read_r+0x1e>
 8008484:	682b      	ldr	r3, [r5, #0]
 8008486:	b103      	cbz	r3, 800848a <_read_r+0x1e>
 8008488:	6023      	str	r3, [r4, #0]
 800848a:	bd38      	pop	{r3, r4, r5, pc}
 800848c:	20000308 	.word	0x20000308

08008490 <_init>:
 8008490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008492:	bf00      	nop
 8008494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008496:	bc08      	pop	{r3}
 8008498:	469e      	mov	lr, r3
 800849a:	4770      	bx	lr

0800849c <_fini>:
 800849c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800849e:	bf00      	nop
 80084a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084a2:	bc08      	pop	{r3}
 80084a4:	469e      	mov	lr, r3
 80084a6:	4770      	bx	lr
