<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dlp-fpga-hs.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../hdl/spartan3a/ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="interface.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="interface.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="interface.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="interface.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="interface.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="interface.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="interface.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="interface.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="interface.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="interface.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="interface.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="interface.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="interface.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interface.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="interface.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="interface.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="interface.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="interface.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="interface.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="interface.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="interface.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="interface.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="interface.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="interface_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="interface_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="interface_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="interface_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="interface_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="interface_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="interface_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="interface_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="interface_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="interface_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="interface_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="interface_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="interface_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="interface_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="interface_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1350308730" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1749660955856585680" xil_pn:start_ts="1350308730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1350308730" xil_pn:in_ck="9014713146242911238" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8625473050541712006" xil_pn:start_ts="1350308730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../hdl/spartan3a/ipcore_dir/fifoonly_adcfifo.ngc"/>
      <outfile xil_pn:name="../hdl/spartan3a/ipcore_dir/fifoonly_adcfifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1350308730" xil_pn:in_ck="2337628646663251765" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1350308730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1350308730" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4519161480696600568" xil_pn:start_ts="1350308730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1350308730" xil_pn:in_ck="2337628646663251765" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8569866560961949400" xil_pn:start_ts="1350308730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1350308730" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="160492525864836036" xil_pn:start_ts="1350308730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1350322768" xil_pn:in_ck="-7963930518697213642" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7090170249942855698" xil_pn:start_ts="1350322754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="interface.lso"/>
      <outfile xil_pn:name="interface.ngc"/>
      <outfile xil_pn:name="interface.ngr"/>
      <outfile xil_pn:name="interface.prj"/>
      <outfile xil_pn:name="interface.stx"/>
      <outfile xil_pn:name="interface.syr"/>
      <outfile xil_pn:name="interface.xst"/>
      <outfile xil_pn:name="interface_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1350313637" xil_pn:in_ck="-111631183621062045" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119202503130551117" xil_pn:start_ts="1350313637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1350322773" xil_pn:in_ck="3525622270804537774" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6940714051063278951" xil_pn:start_ts="1350322768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="interface.bld"/>
      <outfile xil_pn:name="interface.ngd"/>
      <outfile xil_pn:name="interface_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1350322778" xil_pn:in_ck="1580513651070114235" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="4529310109966632409" xil_pn:start_ts="1350322773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="interface.pcf"/>
      <outfile xil_pn:name="interface_map.map"/>
      <outfile xil_pn:name="interface_map.mrp"/>
      <outfile xil_pn:name="interface_map.ncd"/>
      <outfile xil_pn:name="interface_map.ngm"/>
      <outfile xil_pn:name="interface_map.xrpt"/>
      <outfile xil_pn:name="interface_summary.xml"/>
      <outfile xil_pn:name="interface_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1350322793" xil_pn:in_ck="9111007253906968148" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="7122883464624052383" xil_pn:start_ts="1350322778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="interface.ncd"/>
      <outfile xil_pn:name="interface.pad"/>
      <outfile xil_pn:name="interface.par"/>
      <outfile xil_pn:name="interface.ptwx"/>
      <outfile xil_pn:name="interface.unroutes"/>
      <outfile xil_pn:name="interface.xpi"/>
      <outfile xil_pn:name="interface_pad.csv"/>
      <outfile xil_pn:name="interface_pad.txt"/>
      <outfile xil_pn:name="interface_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1350322800" xil_pn:in_ck="-3596894421374857740" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-426368325978129584" xil_pn:start_ts="1350322793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="interface.bgn"/>
      <outfile xil_pn:name="interface.bit"/>
      <outfile xil_pn:name="interface.drc"/>
      <outfile xil_pn:name="interface.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1350322793" xil_pn:in_ck="1580513651070114103" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1350322790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="interface.twr"/>
      <outfile xil_pn:name="interface.twx"/>
    </transform>
  </transforms>

</generated_project>
