// Seed: 3270527653
module module_0 #(
    parameter id_4 = 32'd65
) (
    input tri1 id_0,
    input tri0 id_1
);
  logic id_3 = id_1, _id_4;
  initial id_3 = id_3;
  for (genvar id_5 = (1); 1; id_5 = ~1'h0) wire [-1 : id_4] id_6;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd75,
    parameter id_2 = 32'd82,
    parameter id_3 = 32'd44,
    parameter id_6 = 32'd40
) (
    input tri0 id_0,
    input uwire _id_1,
    input uwire _id_2,
    output supply1 _id_3,
    input wand id_4,
    input wire id_5[id_6  ?  id_2  -  id_3 : 1 : -1  +  id_1],
    input tri _id_6
);
  supply1 id_8 = 1;
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
