                                                              ATA6562/3
             High-Speed CAN Transceiver with Standby Mode
Features                                           General Description
‚Ä¢ Fully ISO 11898-2, ISO 11898-2: 2016 and         The ATA6562/ATA6563 is a high-speed CAN
  SAE J2962-2 Compliant                            transceiver that provides an interface between a
‚Ä¢ CAN FD Ready                                     controller area network (CAN) protocol controller and
‚Ä¢ Communication Speed up to 5 Mbps                 the physical two-wire CAN bus.
‚Ä¢ Low Electromagnetic Emission (EME) and High      The transceiver is designed for high-speed (up to
  Electromagnetic Immunity (EMI)                   5 Mbps) CAN applications in the automotive industry,
‚Ä¢ Differential Receiver with Wide Common Mode      providing differential transmit and receive capability to
  Range                                            (a microcontroller with) a CAN protocol controller. It
                                                   offers improved electromagnetic compatibility (EMC)
‚Ä¢ ATA6562: Silent Mode
                                                   and electrostatic discharge (ESD) performance, as well
‚Ä¢ Remote Wake-Up Capability via CAN Bus -          as features such as:
  Wake-Up on Pattern (WUP), as Specified in
  ISO 11898-2: 2016, 3.8 ¬µs Activity Filter Time   ‚Ä¢ Ideal passive behavior to the CAN bus when the
                                                      supply voltage is off
‚Ä¢ Functional Behavior Predictable under All Supply
  Conditions                                       ‚Ä¢ Direct interfacing to microcontrollers with supply
                                                      voltages from 3V to 5V (ATA6563)
‚Ä¢ Transceiver Disengages from the Bus When Not
  Powered Up                                       Three operating modes together with the dedicated
‚Ä¢ RXD Recessive Clamping Detection                 fail-safe features make the ATA6562/ATA6563 an
                                                   excellent choice for all types of high-speed CAN
‚Ä¢ High Electrostatic Discharge (ESD) Handling
                                                   networks, especially in nodes requiring low-power
  Capability on the Bus Pins
                                                   mode with wake-up capability via the CAN bus.
‚Ä¢ Bus Pins Protected Against Transients in
  Automotive Environments
                                                   Package Types
‚Ä¢ Transmit Data (TXD) Dominant Time-Out
                                                              ATA6562                    ATA6563
  Function
                                                               SOIC                        SOIC
‚Ä¢ Undervoltage Detection on VCC and VIO Pins
                                                        TXD 1          8 STBY      TXD 1            8 STBY
‚Ä¢ CANH/CANL Short-Circuit and Overtemperature
  Protected                                            GND 2           7 CANH      GND 2            7 CANH
‚Ä¢ Fulfills the OEM ‚ÄúHardware Requirements for LIN,     VCC 3           6 CANL      VCC 3            6 CANL
  CAN and FlexRay Interfaces in Automotive Appli-      RXD 4           5 NSIL      RXD 4            5 VIO
  cations, Rev. 1.3"
‚Ä¢ Qualified According to AEC-Q100
‚Ä¢ Two Ambient Temperature Grades Available:
                                                             ATA6562                      ATA6563
  - ATA6562-GAQW1, ATA6563-GAQW1,                                                     3 x 3 VDFN* with
     ATA6562-GBQW1 and ATA6563-GBQW1 up                  3 x 3 VDFN* with
                                                          wettable flanks               wettable flanks
     to Tamb = +125¬∞C
  - ATA6562-GAQW0, ATA6563-GAQW0,                     TXD  1           8   STBY   TXD 1             8 STBY
     ATA6562-GBQW0 and ATA6563-GBQW0 up
     to Tamb = +150¬∞C                                GND   2           7   CANH  GND  2             7 CANH
‚Ä¢ Packages: SOIC8, VDFN8 with Wettable Flanks        VCC   3           6   CANL   VCC 3             6 CANL
  (Moisture Sensitivity Level 1)                     RXD   4           5   NSIL   RXD 4             5 VIO
Applications                                        *Includes Exposed Thermal Pad (EP); see Table 1-2.
Classical CAN and CAN FD networks in Automotive,
Industrial, Aerospace, Medical and Consumer
applications.
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                  DS20005790C-page 1


ATA6562/3
ATA6562/ATA6563 Family Members
     Device         VIO Pin     NSIL      Grade 0   Grade 1      VDFN8     SOIC8             Description
 ATA6562-GAQW0                    X          X                               X      Standby mode and Silent mode
 ATA6562-GAQW1                    X                    X                     X      Standby mode and Silent mode
 ATA6562-GBQW0                    X          X                      X               Standby mode and Silent mode
 ATA6562-GBQW1                    X                    X            X               Standby mode and Silent mode
 ATA6563-GAQW0         X                     X                               X      Standby mode, VIO - pin for
                                                                                    compatibility with 3.3V and 5V
                                                                                    microcontroller
 ATA6563-GAQW1         X                               X                     X      Standby mode, VIO - pin for
                                                                                    compatibility with 3.3V and 5V
                                                                                    microcontroller
 ATA6563-GBQW0         X                     X                      X               Standby mode, VIO-pin for
                                                                                    compatibility with 3.3V and 5V
                                                                                    microcontroller
 ATA6563-GBQW1         X                               X            X               Standby mode, VIO - pin for
                                                                                    compatibility with 3.3V and 5V
                                                                                    microcontroller
  Note:   For ordering information, see the Product Identification System section.
DS20005790C-page 2                                                               ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                         ATA6562/3
Functional Block Diagram
                                                     V,2    V&&
                                                    (1)
                                                   5        3
                                                                         VCC
                                      Temperature
                                       Protection
                           VIO(1)
                                                         Slope Control                   7
                                          TXD                                               CANH
                         1                                    and
                  TXD                  Time-Out-             Driver
                                         Timer                                           6
                                                                                            CANL
                           VIO(1)
                         8
                STBY
                           VIO(1)
                                      Control Unit
                           (1)
                         5
                 NSIL
                           VIO(
                                                                             HSC(2)
                         4
                 RXD                     MUX
                                                           Wake-up
                                                             Filter
                                                                           WUC(3)
                                                           2
                                                        GND
    Notes: 1. Pin 5: ATA6563: VIO
                     ATA6562: NSIL (the VIO line and the VCC line are internally connected)
           2. HSC: High-speed comparator
           3. WUC: Wake-up comparator
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                         DS20005790C-page 3


ATA6562/3
1.0         FUNCTIONAL DESCRIPTION                                               ‚Ä¢ ATA6563: The pin 5 is the VIO pin and should be
                                                                                     connected to the microcontroller supply voltage.
The ATA6562/ATA6563 is a stand-alone dual                                            This allows direct interfacing to microcontrollers
high-speed CAN transceiver compliant with the                                        with supply voltages down to 3V and adjusts the
ISO 11898-2, ISO 11898-2: 2016, ISO 11898-5 and                                      signal levels of the TXD, RXD, and STBY pins to
SAE J2962-2 CAN standards. It provides a very low                                    the I/O levels of the microcontroller. The I/O ports
current consumption in Standby mode and wake-up                                      are supplied by the VIO pin.
capability via the CAN bus. There are two versions
available, only differing in the function of pin 5:                              1.1           Operating Modes
‚Ä¢ ATA6562: The pin 5 is the control input for Silent
   mode NSIL, allowing the ATA6562 to only receive                               Each of the transceivers supports three operating
   data but not send data via the bus. The output                                modes: Unpowered, Standby and Normal. The
   driver stage is disabled. The VIO line and the                                ATA6562 additionally has the Silent mode. These
   VCC line are internally connected, this sets the                              modes can be selected via the STBY and NSIL pin.
   signal levels of the TXD, RXD, STBY, and NSIL                                 See Figure 1-1 and Table 1-1 for a description of the
   pins to levels compatible with 5V microcontrollers.                           operating modes.
FIGURE 1-1:                   OPERATING MODES
                                    ATA6562                                                                        ATA6563
                                                                                   VCC < Vuvd(VCC) or                               VCC < Vuvd(VCC) or
          VCC < Vuvd(VCC)          Unpowered             VCC < Vuvd(VCC)             VIO < Vuvd(VIO)              Unpowered            VIO < Vuvd(VIO)
                                      Mode                                                                          Mode
                                                                                                 VCC < Vuvd(VCC) or          VCC > Vuvd(VCC) or
                      VCC < Vuvd(VCC)        VCC > Vuvd(VCC)                                       VIO < Vuvd(VIO)            VIO > Vuvd(VIO)
                STBY = 1                            STBY = 1                                STBY = 1                               STBY = 1
                                    Standby                                                                        Standby
                                      Mode                                                                          Mode
                STBY = 0 and                     STBY = 0 and
                 (NSIL = 0 or                                                                STBY = 0 and                      STBY = 0 and
                                                 NSIL = 1 and
                                                                                                TXD = 0                         TXD = 1 and
                  TXD = 0)                        TXD = 1 and
                                                                                                                                  Error = 0
                                                   Error = 0
                     NSIL = 1 and TXD = 1 and Error = 0                                                   TXD = 1 and Error = 0
        Silent                                                   Normal             Silent                                                       Normal
        Mode                                                      Mode              Mode *                                                        Mode
                             NSIL = 0 or Error = 1                                                                 Error = 1
                                                                              * Silent Pode is externally not accessible
   Note: For the ATA6563 NSIL is internally set to ‚Äú1‚Äù.
TABLE 1-1:              OPERATING MODES
                                                                      Inputs                                                     Outputs
              Mode
                                            STBY                       NSIL             PIN TXD                    CAN Driver                  Pin RXD
          Unpowered                           X(3)                       X(3)
                                                                                            X (3)
                                                                                                                    Recessive                 Recessive
            Standby                          HIGH                        X(3)               X(3)                    Recessive                   Active(4)
                                                                                              (3)
  Silent (only for ATA6562)                  LOW                       LOW                  X                       Recessive                   Active(1)
             Normal                          LOW                     HIGH(2)               LOW                      Dominant                     LOW
                                             LOW                     HIGH(2)              HIGH                      Recessive                    HIGH
 Note 1:       LOW if the CAN bus is dominant, HIGH if the CAN bus is recessive.
         2:    Internally pulled up if not bonded out.
         3:    Irrelevant
         4:    Reflects the bus only for wake-up
1.1.1          NORMAL MODE                                                       CANH and CANL bus lines (see Functional Block
                                                                                 Diagram). The output driver stage is active and drives
A low level on the STBY pin together with a high level
                                                                                 data from the TXD input to the CAN bus. The
on pin TXD selects the Normal mode. In this mode the
                                                                                 high-speed comparator (HSC) converts the analog
transceiver is able to transmit and receive data via the
DS20005790C-page 4                                                                                            ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                                              ATA6562/3
data on the bus lines into digital data which is output to             Please note that the device cannot enter Normal mode
pin RXD. The bus biasing is set to VVCC/2 and the                      as long as TXD is at ground level.
undervoltage monitoring of VCC is active.                              The switching into Normal mode is depicted in the
The slope of the output signals on the bus lines is                    following two figures.
controlled and optimized in a way that guarantees the
lowest possible electromagnetic emission (EME).
To switch the device in normal operating mode, set the
STBY pin to low and the TXD pin to high (see Table 1-1
and Figure 1-2). The STBY pin provides a pull-up
resistor to VIO, thus ensuring a defined level if the pin
is open.
FIGURE 1-2:             SWITCHING FROM STANDBY MODE TO NORMAL MODE (NSIL = HIGH)
                           
                    /
                                                                                                                        
                    
                                                                    
                                                                     /    ) '*, "%//      /                   
                                                                                                   
                                                                                             
                                                                            .(/+/
                #$)!/
                     !/                          )-/ !/                                           !&/ !/
                                                                                                                        
FIGURE 1-3:             SWITCHING FROM SILENT MODE TO NORMAL MODE
                     0
                                                                                                                    
                      0
                                                                                                                    
                     
                                                                
                                                                 0      - +$&) 0 0                         
                                                                                                 
                                                                                           
                                                                 
                                                                 
                                                                0         /,0".0          0
                '(-%#0
                    %0                         #-0%0                                        %*"0 %0
1.1.2        SILENT MODE (ONLY WITH THE                                mode can be used to test the connection of the bus
             ATA6562)                                                  medium. In Silent mode the ATA6562 can still receive
                                                                       data from the bus, but the transmitter is disabled and
A low level on the NSIL pin (available on pin 5) and on
                                                                       therefore no data can be sent to the CAN bus. The bus
the STBY pin selects Silent mode. This receive-only
                                                                       pins are released to recessive state. All other IC
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                                                  DS20005790C-page 5


ATA6562/3
functions, including the high-speed comparator (HSC),             wake-up pattern as specified in the ISO 11898-2: 2016.
continue to operate as they do in Normal mode. Silent             This filtering helps to avoid spurious wake-up events,
mode can be used to prevent a faulty CAN controller               which would be triggered by scenarios such as a
from disrupting all network communications.                       dominant clamped bus or by a dominant phase due to
                                                                  noise, spikes on the bus, automotive transients or EMI.
1.1.3        STANDBY MODE
                                                                  The wake-up pattern consists of at least two
A high level on the STBY pin selects Standby mode. In             consecutive dominant bus levels for a duration of at
this mode the transceiver is not able to transmit or              least tFilter, each separated by a recessive bus level
correctly receive data via the bus lines. The transmitter         with a duration of at least tFilter. Dominant or recessive
and the high-speed comparator (HSC) are switched off              bus levels shorter than tFilter are always being ignored.
to reduce current consumption.                                    The complete dominant-recessive-dominant pattern as
For ATA6562 only: In the event the NSIL input pin is set          shown in Figure 1-4, must be received within the bus
to low in Standby mode, the internal pull-up resistor             wake-up time-out time tWake to be recognized as a valid
causes an additional quiescent current from VIO to                wake-up pattern. Otherwise, the internal wake-up logic
GND. Microchip recommends setting the NSIL pin to                 is reset and then the complete wake-up pattern must
high in Standby mode.                                             be retransmitted to trigger a wake-up event. Pin RXD
                                                                  remains at high level until a valid wake-up event has
1.1.3.1        Remote Wake-up via the CAN Bus                     been detected.
In Standby mode the bus lines are biased to ground to             During Normal mode, at a VCC undervoltage condition
reduce current consumption to a minimum. The                      or when the complete wake-up pattern is not received
ATA6562/ATA6563 monitors the bus lines for a valid                within tWake, no wake-up is signalled at the RXD pin.
FIGURE 1-4:             TIMING OF THE BUS WAKE-UP PATTERN (WUP) IN STANDBY MODE
                                                                                         
                                                                                         
    
                                                                                         
                                                                                     
                                                             
                                                                                            
                                                                                              
When a valid CAN wake-up pattern is detected on the               application failure from driving the bus lines to a
bus, the RXD pin switches to low to signal a wake-up              permanent dominant state (blocking all network
request. A transition to Normal mode is not triggered             communications). The TXD dominant time-out timer is
until the STBY pin is forced back to low by the micro-            reset when the the TXD pin is set to high. If the low
controller.                                                       state on the TXD pin was longer than tto(dom)TXD, then
                                                                  the TXD pin has to be set to high longer 4 ¬µs in order to
1.2       Fail-safe Features                                      reset the TXD dominant time-out timer..
1.2.1        TXD DOMINANT TIME-OUT                                1.2.2          INTERNAL PULL-UP STRUCTURE
             FUNCTION                                                            AT THE TXD AND STBY INPUT PINS
A TXD dominant time-out timer is started when the                 The TXD and STBY pins have an internal pull-up to
TXD pin is set to low. If the low state on the TXD pin            VIO. This ensures a safe, defined state in case one or
persists for longer than tto(dom)TXD, the transmitter is          both pins are left floating. Pull-up currents flow in these
disabled, releasing the bus lines to recessive state.
This function prevents a hardware and/or software
DS20005790C-page 6                                                                     ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                              ATA6562/3
pins in all states, meaning all pins should be in high          two consecutive dominant bus levels for a duration of
state during Standby mode to minimize the current               at least tFilter, each separated by a recessive bus level
consumption.                                                    with a duration of at least tFilter must be received via the
                                                                bus. Dominant or recessive bus levels shorter than
1.2.3        UNDERVOLTAGE DETECTION ON                          tFilter are always being ignored. The complete
             PIN VCC                                            dominant-recessive-dominant pattern as shown in
If VVCC or VVIO drops below its undervoltage detection          Figure 1-4, must be received within the bus wake-up
levels (Vuvd(VCC) and Vuvd(VIO))(see Section 2.0,               time-out time tWake to be recognized as a valid wake-up
Electrical Characteristics), the transceiver switches off       pattern. This filtering leads to a higher robustness
and disengages from the bus until VVCC and VVIO has             against EMI and transients and reduces therefore the
recovered. The low-power wake-up comparator is only             risk of an unwanted bus wake- up significantly.
switched off during a VCC and VIO undervoltage. The
                                                                1.2.5          OVERTEMPERATURE
logic state of the STBY pin is ignored until the VVCC
voltage or VVIO voltage has recovered.                                         PROTECTION
                                                                The      output      drivers   are     protected      against
1.2.4        BUS WAKE UP ONLY AT                                overtemperature conditions. If the junction temperature
             DEDICATED WAKE-UP PATTERN                          exceeds the shutdown junction temperature, TJsd, the
Due to the implementation of the wake-up filtering the          output drivers are disabled until the junction
ATA6562/ATA6563 does not wake-up when the bus is                temperature drops below TJsd and pin TXD is at high
in a long dominant phase, it only wakes up at a                 level again. The TXD condition ensures that output
dedicated wake-up pattern as specified in the ISO               driver oscillations due to temperature drift are avoided.
11898-2: 2016. This means for a valid wake-up at least
FIGURE 1-5:             RELEASE OF TRANSMISSION AFTER OVERTEMPERATURE CONDITION
            Failure
         Overtemp
                OT
                                                 Overtemperature
                                                                                                                    t
               TXD
                VIO
              GND
                                                                                                                    t
         BUS VDIFF
        (CANH-CANL)
                          D      R    D                        R                            D       R
                                                                                                                   tt
               RXD
                VIO
              GND
                                                                                                                   t
1.2.6        SHORT-CIRCUIT PROTECTION OF                        due to a continuous short on CANH or CANL, the
             THE BUS PINS                                       internal overtemperature protection switches the bus
                                                                transmitter off.
The CANH and CANL bus outputs are short-circuit
protected, either against GND or a positive supply
voltage. A current-limiting circuit protects the
transceiver against damage. If the device is heating up
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                                  DS20005790C-page 7


ATA6562/3
1.2.7        RXD RECESSIVE CLAMPING                                of the high-speed comparator (HSC) with the state of
                                                                   the RXD pin. If the HSC indicates a dominant bus state
This fail-safe feature prevents the controller from
                                                                   for more than tRC_det without the RXD pin doing the
sending data on the bus if its RXD is clamped to HIGH
                                                                   same, a recessive clamping situation is detected and
(e.g., recessive). That is, if the RXD pin cannot
                                                                   the transceiver is forced into Silent mode. This
signalize a dominant bus condition because it is e.g,
                                                                   Fail-safe mode is released by either entering Standby
shorted     to    VCC,      the     transmitter    within
                                                                   or Unpowered mode or if the RXD pin is showing a
ATA6562/ATA6563 is disabled to avoid possible data
                                                                   dominant (e.g., low) level again.
collisions on the bus. In Normal and Silent mode (only
ATA6562), the device permanently compares the state
FIGURE 1-6:             RXD RECESSIVE CLAMPING DETECTION
1.3       Pin Description
The descriptions of the pins are listed in Table 1-2.
TABLE 1-2:         PIN FUNCTION TABLE
       ATA6562             ATA6563
                                            Pin Name                                Description
  SOIC8     VDFN8      SOIC8     VDFN8
     1          1         1          1          TXD       Transmit data input
     2          2         2          2         GND       Ground1 supply
     3          3         3          3          VCC       Supply voltage
     4          4         4          4          RXD      Receive data output; reads out data from the bus lines
     ‚Äî         ‚Äî          5          5          VIO       Supply voltage for I/O level adapter
     5          5         ‚Äî          ‚Äî         NSIL       Silent mode control input (low active);
     6          6         6          6        CANL       Low-level CAN bus line
     7          7         7          7        CANH       High-level CAN bus line
     8          8         8          8        STBY        Standby mode control input
     ‚Äî          9         ‚Äî          9           EP       Exposed Thermal Pad: Heat slug, internally connected to the
                                                          GND pin.
DS20005790C-page 8                                                                     ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                    ATA6562/3
1.4       Typical Application
Typical Application ATA6562
                                                                         5V
                                                                                              BAT
                                                            (1)   +        12V
                                                      22 ¬µF
                                     100 nF
                                                       VCC
              VDD                                 3
                                STBY                            CANH
                                          8                7                                  CANH
                                NSIL
                                          5
         Microcontroller                      ATA6562
                                TXD
                                          1
                                RXD                             CANL
                                          4                6                                  CANL
              GND                                 2
                                                                                              GND
                                                     GND
     (1) The size of this capacitor depends on the used external voltage regulator
    Note: For VDFN8 package: EP (heatslug) must always be connected to GND.
Typical Application ATA6563
                                                                          3.3V
                                                                                               BAT
                                                                            12V
                                                                           5V
                                                                     (1)
                                                                22 ¬µF +     12V
                                100 nF
                                                100 nF
                                         VIO        VCC
              VDD                            5            3
                                                                 CANH
                                                            7                                  CANH
                                 STBY
                                           8
         Microcontroller                       ATA6563
                                 TXD
                                           1
                                 RXD                             CANL
                                           4                6                                  CANL
              GND                                  2
                                                                                               GND
                                                     GND
      (1) The size of this capacitor depends on the used external voltage regulator
   Note: For VDFN8 package: EP (heatslug) must always be connected to GND.
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                 DS20005790C-page 9


ATA6562/3
2.0       ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings (‚Ä†)
DC Voltage at CANH, CANL (VCANH, VCANL) ................................................................................................‚Äì27 to +42V
Transient Voltage at CANH, CANL (according to ISO 7637 part 2) (VCANH, VCANL) .................................‚Äì150 to +100V
Max. differential bus voltage (VDiff)...................................................................................................................‚Äì5 to +18V
DC voltage on all other pins (VX) .................................................................................................................‚Äì0.3 to +5.5V
ESD according to IBEE CAN EMC - Test specification following IEC 61000-4-2 ‚Äî Pin CANH, CANL ..................¬±8 kV
ESD (HBM following STM5.1 with 1.5 k‚Ñ¶/100 pF) - Pins CANH, CANL to GND .................................................... ¬±6 kV
Component Level ESD (HBM according to ANSI/ESD STM5.1, JESD22-A114, AEC-Q100 (002) ........................¬±4 kV
CDM ESD STM 5.3.1 ..............................................................................................................................................¬±750V
ESD machine model AEC-Q100-RevF(003) ...........................................................................................................¬±200V
Virtual Junction Temperature (TvJ) .............................................................................................................‚Äì40 to +175¬∞C
Storage Temperature Range (Tstg) .........................................................................................................-55¬∞C to +150¬∞C
‚Ä† Notice: Stresses above those listed under ‚ÄúMaximum Ratings‚Äù may cause permanent damage to the device. This is
a stress rating only and functional operation of the device at those or any other conditions above those indicated in the
operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may
affect device reliability.
TABLE 2-1:         ELECTRICAL CHARACTERISTICS
 Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers.
 Grade 1: Tamb = -40¬∞C to +125¬∞C and Grade 0: Tamb = -40¬∞C to +150¬∞C; TvJ ÔÇ£ 170¬∞C; VVCC = 4.5V to 5.5V; RL = 60‚Ñ¶,
 CL = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.
           Parameters                    Sym.                   Min.            Typ.          Max.          Units                      Conditions
 Supply, Pin VCC
 Supply Voltage                          VVCC                    4.5              ‚Äî            5.5             V
 Supply Current in Silent               IVCC_sil                 1.9             2.5           3.0            mA        Silent mode, VTXD = VVIO
 Mode
 Supply Current in Normal              IVCC_rec                    2              ‚Äî              5            mA        recessive, VTXD = VVIO
 Mode                                 IVCC_dom                    30              50            70            mA        dominant, VTXD = 0V
                                      IVCC_short                  ‚Äî               ‚Äî             85            mA        short between CANH and
                                                                                                                        CANL(Note 1)
 Supply Current in Standby           IVCC_STBY                    ‚Äî               ‚Äî             12            ¬µA        VCC = VIO,
 Mode                                                                                                                   VTXD = VNSIL = VVIO
                                     IVCC_STBY                    ‚Äî                7            ‚Äî             ¬µA        Ta = 25¬∞C (Note 3)
 Undervoltage Detection              Vuvd(VCC)                  2.75              ‚Äî            4.5             V
 Threshold on Pin VCC
 I/O Level Adapter Supply, Pin VIO (only with the ATA6563)
 Supply voltage on pin VIO                VVIO                   2.8              ‚Äî            5.5             V
 Supply current on pin VIO              IVIO_rec                  10              80           250            ¬µA        Normal and Silent mode
                                                                                                                        recessive, VTXD = VVIO
                                       IVIO_dom                   50             350           500            ¬µA        Normal and Silent mode
                                                                                                                        dominant, VTXD = 0V
                                     IVIO_STBY                    ‚Äî               ‚Äî              1            ¬µA        Standby mode
 Note 1:     100% correlation tested
        2:   Characterized on samples
        3:   Design parameter
DS20005790C-page 10                                                                                               ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                               ATA6562/3
TABLE 2-1:         ELECTRICAL CHARACTERISTICS (CONTINUED)
 Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers.
 Grade 1: Tamb = -40¬∞C to +125¬∞C and Grade 0: Tamb = -40¬∞C to +150¬∞C; TvJ ÔÇ£ 170¬∞C; VVCC = 4.5V to 5.5V; RL = 60‚Ñ¶,
 CL = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.
           Parameters                 Sym.          Min.       Typ.     Max.       Units            Conditions
 Undervoltage detection            Vuvd(VIO)         1.3        ‚Äî         2.7        V
 threshold on pin VIO
 Mode Control Input, Pin NSIL and STBY
 High-level Input Voltage              VIH        0.7ÔÇ¥VVIO      ‚Äî     VVIO+0.3       V
 Low-level Input Voltage               VIL          ‚Äì0.3        ‚Äî     0.3ÔÇ¥VVIO       V
 Pull- up Resistor to VCC              Rpu            75       125       175        k‚Ñ¶   VSTBY = 0V, VNSIL = 0V
 High-level Leakage Current             IL            ‚Äì2        ‚Äî         +2        ¬µA   VSTBY = VVIO, VNSIL = VVIO
 CAN Transmit Data Input, Pin TXD
 High-level Input Voltage              VIH        0.7ÔÇ¥VVIO      ‚Äî     VVIO+0.3       V
 Low-level Input Voltage               VIL          ‚Äì0.3        ‚Äî     0.3ÔÇ¥VVIO       V
 Pull-up Resistor to VCC              RTXD            20        35        50        k‚Ñ¶   VTXD = 0V
 High-level Leakage Current           ITXD            ‚Äì2        ‚Äî         +2        ¬µA   Normal mode, VTXD = VVIO
 Input Capacitance                    CTXD            ‚Äî          5        10        pF   Note 3
 CAN Receive Data Output, Pin RXD
 High-level Output Current             IOH            ‚Äì8        ‚Äî         ‚Äì1        mA   Normal mode,
                                                                                         VRXD = VVIO ‚Äì 0.4V,
                                                                                         VVIO = VVCC
 Low-level Output Current,             IOL             2        ‚Äî         12        mA   Normal mode,
 Bus Dominant                                                                            VRXD = 0.4V, bus dominant
 Bus Lines, Pins CANH and CANL
 Single Ended Dominant              VO(dom)         2.75        3.5       4.5        V   VTXD = 0V, t < tto(dom)TXD
 Output Voltage                                                                          RL = 50‚Ñ¶ to 65‚Ñ¶
                                                                                         pin CANH (Note 1)
                                                     0.5        1.5      2.25        V   VTXD = 0V, t < tto(dom)TXD
                                                                                         RL = 50‚Ñ¶ to 65‚Ñ¶
                                                                                         pin CANL (Note 1)
 Transmitter Voltage                  VSym           0.9        1.0       1.1            VSym = (VCANH + VCANL) / VVCC
 Symmetry                                                                                (Note 3)
 Bus Differential Output              VDiff          1.5        ‚Äî          3         V   VTXD = 0V, t < tto(dom)TXD
 Voltage                                                                                 RL = 45‚Ñ¶ to 65‚Ñ¶
                                                     1.5        ‚Äî         3.3        V   RL = 70‚Ñ¶ (Note 3)
                                                     1.5        ‚Äî          5         V   RL = 2240‚Ñ¶ (Note 3)
                                                     ‚Äì50        ‚Äî        +50        mV   VVCC = 4.75V to 5.25V
                                                                                         VTXD = VVIO, receive, no load
 Recessive Output Voltage           VO(rec)            2       0.5*        3         V   Normal and Silent mode,
                                                               VVCC                      VTXD = VVIO, no load
                                    VO(rec)         ‚Äì0.1        ‚Äî        +0.1        V   Standby mode,
                                                                                         VTXD = VVIO, no load
 Note 1:     100% correlation tested
        2:   Characterized on samples
        3:   Design parameter
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                                DS20005790C-page 11


ATA6562/3
TABLE 2-1:          ELECTRICAL CHARACTERISTICS (CONTINUED)
 Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers.
 Grade 1: Tamb = -40¬∞C to +125¬∞C and Grade 0: Tamb = -40¬∞C to +150¬∞C; TvJ ÔÇ£ 170¬∞C; VVCC = 4.5V to 5.5V; RL = 60‚Ñ¶,
 CL = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.
           Parameters                 Sym.          Min.       Typ.     Max.       Units            Conditions
 Differential Receiver             Vth(RX)dif        0.5        0.7      0.9         V   Normal and Silent mode (HSC),
 Threshold Voltage                                                                       Vcm(CAN) = ‚Äì27V to +27V
                                   Vth(RX)dif        0.4        0.7       1.1        V   Standby mode (WUC),
                                                                                         Vcm(CAN) = ‚Äì27V to
                                                                                         +27V(Note 1)
 Differential Receiver             Vhys(RX)dif       50        120       200        mV   Normal and Silent mode (HSC),
 Hysteresis Voltage                                                                      Vcm(CAN) = ‚Äì27V to +27V
                                                                                         (Note 1)
 Dominant Output Current            IIO(dom)        ‚Äì75         ‚Äî        ‚Äì35        mA   VTXD = 0V, t < tto(dom)TXD,
                                                                                         VVCC = 5V
                                                                                         pin CANH, VCANH = ‚Äì5V
                                                     35         ‚Äî         75        mA   VTXD = 0V, t < tto(dom)TXD,
                                                                                         VVCC = 5V
                                                                                         pin CANL, VCANL = +40V
 Recessive Output Current            IIO(rec)        ‚Äì5         ‚Äî         +5        mA   Normal and Silent mode,
                                                                                         VTXD = VVIO, no load,
                                                                                         VCANH = VCANL = ‚Äì27V to
                                                                                         +32V
 Leakage Current                    IIO(leak)        ‚Äì5          0        +5        ¬µA   VVCC = VVIO = 0V,
                                                                                         VCANH = VCANL = 5V
                                    IIO(leak)        ‚Äì5          0        +5        ¬µA   VCC = VIO connected to GND
                                                                                         with R = 47k‚Ñ¶
                                                                                         VCANH = VCANL = 5V(Note 3)
 Input Resistance                       Ri            9         15        28        k‚Ñ¶   VCANH = VCANL = 4V
                                        Ri            9         15        28        k‚Ñ¶   ‚Äì2V ‚â§ VCANH ‚â§ +7V,
                                                                                         ‚Äì2V ‚â§ VCANL ‚â§ +7V(Note 3)
 Input Resistance Deviation            ‚àÜRi           ‚Äì1          0        +1        %    Between CANH and CANL
                                                                                         VCANH = VCANL = 4V (Note 1)
                                       ‚àÜRi           ‚Äì1          0        +1        %    Between CANH and CANL
                                                                                         ‚Äì2V ‚â§ VCANH ‚â§ +7V,
                                                                                         ‚Äì2V ‚â§ VCANL ‚â§ +7V (Note 3)
 Differential Input Resistance        Ri(dif)        18         30        56        k‚Ñ¶   VCANH = VCANL = 4V (Note 1)
                                      Ri(dif)        18         30        56        k‚Ñ¶   ‚Äì2V ‚â§ VCANH ‚â§ +7V,
                                                                                         ‚Äì2V ‚â§ VCANL ‚â§ +7V (Note 3)
 Common-mode Input                    Ci(cm)         ‚Äî          ‚Äî         20        pF   f = 500 kHz, CANH and CANL
 Capacitance                                                                             referred to GND (Note 3)
 Differential Input Capacitance       Ci(dif)        ‚Äî          ‚Äî         10        pF   f = 500kHz, between CANH
                                                                                         and CANL (Note 3)
 Differential Bus Voltage           VDiff_rec        ‚Äì3         ‚Äî        +0.5        V   Normal and Silent mode (HSC)
 Range for RECESSIVE State                                                               ‚Äì27V ‚â§ VCANH ‚â§ +27V,
 Detection                                                                               ‚Äì27V ‚â§ VCANL ‚â§ +27V (Note 3)
                                    VDiff_rec        ‚Äì3         ‚Äî        +0.4        V   Standby mode (WUC)
                                                                                         ‚Äì27V ‚â§ VCANH ‚â§ +27V,
                                                                                         ‚Äì27V ‚â§ VCANL ‚â§ +27V(Note 3)
 Note 1:     100% correlation tested
        2:   Characterized on samples
        3:   Design parameter
DS20005790C-page 12                                                                   ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                               ATA6562/3
TABLE 2-1:         ELECTRICAL CHARACTERISTICS (CONTINUED)
 Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers.
 Grade 1: Tamb = -40¬∞C to +125¬∞C and Grade 0: Tamb = -40¬∞C to +150¬∞C; TvJ ÔÇ£ 170¬∞C; VVCC = 4.5V to 5.5V; RL = 60‚Ñ¶,
 CL = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.
           Parameters                  Sym.         Min.       Typ.     Max.       Units            Conditions
 Differential Bus Voltage            VDiff_dom       0.9        ‚Äî        8.0        V    Normal and Silent mode (HSC)
 Range for DOMINANT State                                                                ‚Äì27V ‚â§ VCANH ‚â§ +27V,
 Detection                                                                               ‚Äì27V ‚â§ VCANL ‚â§ +27V (Note 3)
                                     VDiff_dom      1.15        ‚Äî        8.0        V    Standby mode (WUC)
                                                                                         ‚Äì27V ‚â§ VCANH ‚â§ +27V,
                                                                                         ‚Äì27V ‚â§ VCANL ‚â§ +27V (Note 3)
 Transceiver Timing, Pins CANH, CANL, TXD, and RXD, see Figure 2-1 and Figure 2-3
 Delay Time from TXD to Bus      td(TXD-busdom)      40         ‚Äî        130        ns   Normal mode (Note 2)
 Dominant
 Delay Time from TXD to Bus       td(TXD-busrec)     40         ‚Äî        130        ns   Normal mode (Note 2)
 Recessive
 Delay Time from Bus             td(busdom-RXD)      20         ‚Äî        100        ns   Normal mode (Note 2)
 Dominant to RXD
 Delay Time from Bus              td(busrec-RXD)     20         ‚Äî        100        ns   Normal mode (Note 2)
 Recessive to RXD
 Propagation Delay from TXD       tPD(TXD-RXD)       40         ‚Äî        210        ns   Normal mode, Rising edge at
 to RXD                                                                                  pin TXD
                                                                                         RL = 60‚Ñ¶, CL = 100 pF
                                                     40         ‚Äî        200        ns   Normal mode, Falling edge at
                                                                                         pin TXD
                                                                                         RL = 60‚Ñ¶, CL = 100 pF
                                  tPD(TXD-RXD)       ‚Äî          ‚Äî        300        ns   Normal mode, Rising edge at
                                                                                         pin TXD
                                                                                         RL = 150‚Ñ¶, CL = 100 pF
                                                                                         (Note 3)
                                                     ‚Äî          ‚Äî        300        ns   Normal mode, Falling edge at
                                                                                         pin TXD
                                                                                         RL = 150‚Ñ¶, CL = 100pF
                                                                                         (Note 3)
 TXD Dominant Time-Out             tto(dom)TXD       0.8        ‚Äî          3        ms   VTXD = 0V, Normal mode
 Time
 Bus Wake-up Time-Out Time             tWake         0.8        ‚Äî          3        ms   Standby mode
 Min. Dominant/Recessive               tFilter       0.5        3        3.8        ¬µs   Standby mode
 Bus Wake-up Time
 Delay Time for Standby Mode      tdel(stby-norm)    ‚Äî          ‚Äî         47        ¬µs   Falling edge at pin STBY
 to Normal Mode Transition
 Delay Time for Normal Mode       tdel(norm-stby)    ‚Äî          ‚Äî          5        ¬µs   Rising edge at pin STBY
 to Standby Mode Transition                                                              (Note 3)
 Delay time for Normal mode        tdel(norm-sil)    ‚Äî          ‚Äî         10        ¬µs   Falling edge at pin NSIL
 to Silent mode transition                                                               STBY = LOW (Note 3)
 Delay time for Silent mode to     tdel(sil-norm)    ‚Äî          ‚Äî         10        ¬µs   Rising edge at pin NSIL
 Normal mode transition                                                                  STBY = LOW (Note 3)
 Delay time for Silent mode to      tdel(sil-stby)   ‚Äî          ‚Äî          5        ¬µs   Rising edge at pin STBY
 Standby mode transition                                                                 NSIL = LOW (Note 3)
 Note 1:     100% correlation tested
        2:   Characterized on samples
        3:   Design parameter
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                                DS20005790C-page 13


ATA6562/3
TABLE 2-1:         ELECTRICAL CHARACTERISTICS (CONTINUED)
 Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers.
 Grade 1: Tamb = -40¬∞C to +125¬∞C and Grade 0: Tamb = -40¬∞C to +150¬∞C; TvJ ÔÇ£ 170¬∞C; VVCC = 4.5V to 5.5V; RL = 60‚Ñ¶,
 CL = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.
           Parameters                 Sym.          Min.       Typ.     Max.       Units            Conditions
 Delay time for Standby mode       tdel(stby-sil)    ‚Äî          ‚Äî         47         ¬µs   Rising edge at pin STBY
 to Silent mode transition                                                                NSIL = LOW (Note 3)
 Debouncing Time for                 tRC_det         ‚Äî          90        ‚Äî          ns   V(CANH-CANL) > 900mV
 Recessive Clamping State                                                                 RXD = high (Note 3)
 Detection
 Transceiver Timing for higher Bit Rates, Pins CANH, CANL, TXD, and RXD, see Figure 2-1 and Figure 2-3, external
 capacitor on the RXD pin CRXD ‚â§ 20 pF
 Recessive Bit Time on Pin          tBit(RXD)       400         ‚Äî        550         ns   Normal mode, tBit(TXD) = 500 ns
 RXD                                                                                      RL = 60ÔÅó, CL = 100 pF (Note 1)
                                                    120         ‚Äî        220         ns   Normal mode, tBit(TXD) = 200 ns
                                                                                          RL = 60ÔÅó, CL = 100 pF
 Recessive Bit Time on the           tBit(Bus)      435         ‚Äî        530         ns   Normal mode, tBit(TXD) = 500 ns
 Bus                                                                                      RL = 60ÔÅó, CL = 100 pF (Note 1)
                                                    155         ‚Äî        210         ns   Normal mode, tBit(TXD) = 200 ns
                                                                                          RL = 60ÔÅó, CL = 100 pF
 Receiver Timing Symmetry             ‚àÜtRec         ‚Äì65         ‚Äî        +40         ns   Normal mode, tBit(TXD) = 500 ns
                                                                                          ‚àÜtRec = tBit(RXD)‚ÄìtBit(Bus)
                                                                                          RL = 60ÔÅó, CL = 100 pF (Note 1)
                                                    ‚Äì45         ‚Äî        +15         ns   Normal mode, tBit(TXD) = 200 ns
                                                                                          ‚àÜtRec = tBit(RXD)‚ÄìtBit(Bus)
                                                                                          RL = 60ÔÅó, CL = 100 pF
 Note 1:     100% correlation tested
        2:   Characterized on samples
        3:   Design parameter
TABLE 2-2:         TEMPERATURE SPECIFICATIONS
                    Parameters                          Sym.        Min.        Typ.            Max.               Units
 Thermal Characteristics SOIC8
 Thermal resistance Virtual Junction to Ambient        RthvJA        ‚Äî           145              ‚Äî                K/W
 Thermal Shutdown of the Bus Drivers
 ATA6562-GAQW1, ATA6563-GAQW1 (Grade 1)                 TVJsd       150           ‚Äî              195                 ¬∞C
 ATA6562-GAQW0, ATA6563-GAQW0 (Grade 0)                 TVJsd       170           ‚Äî              195                 ¬∞C
 Thermal Shutdown Hysteresis                          TvJsd_hys      ‚Äî            15              ‚Äî                  ¬∞C
 Thermal Characteristics VDFN8
 Thermal Resistance Virtual Junction to Heat Slug      RthvJC        ‚Äî            10              ‚Äî                K/W
 Thermal Resistance Virtual Junction to Ambient,       RthvJA        ‚Äî            50              ‚Äî                K/W
 where Heat Slug is soldered to PCB according to
 JEDEC
 Thermal Shutdown of the Bus Drivers
 ATA6562-GBQW1, ATA6563-GBQW1 (Grade 1)                 TVJsd       150           ‚Äî              195                 ¬∞C
 ATA6562-GBQW0, ATA6563-GBQW0 (Grade 0)                 TVJsd       170           ‚Äî              195                 ¬∞C
 Thermal Shutdown Hysteresis                          TvJsd_hys      ‚Äî            15              ‚Äî                  ¬∞C
DS20005790C-page 14                                                                    ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                          ATA6562/3
FIGURE 2-1:             TIMING TEST CIRCUIT FOR THE ATA6562/3 CAN TRANSCEIVER
FIGURE 2-2:             CAN TRANSCEIVER TIMING DIAGRAM 1
                                                                                                       HIGH
          TXD
                                                                                                       LOW
        CANH
        CANL
                                                                                                      dominant
                                                                                  0.9V
         VDiff
                                                                                  0.5V
                                                                                                       recessive
                                                                                                       HIGH
          RXD                                                                             0.7 VIO
                                          0.3 V,2
                                                                                                       LOW
         td(TXD-busdom)                               td(TXD-busrec)
                                       td(busdom-RXD)                                  td(busrec-RXD)
                          tPD(TXD-RXD)                               tPD(TXD-RXD)
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                             DS20005790C-page 15


ATA6562/3
FIGURE 2-3:         CAN TRANSCEIVER TIMING DIAGRAM 2
DS20005790C-page 16                                  ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                           ATA6562/3
3.0      PACKAGING INFORMATION
3.1      Package Marking Information
      8-Lead SOIC                                        Example                      Example
                                                         ATA6562 Grade 0              ATA6562 Grade 1
                                                                     YWW                        YWW
                                                                     ATA6562H                   ATA6562
                                                                     ZZZZZZZ                    ZZZZZZZ
                                                           Example                     Example
                                                           ATA6563 Grade 0             ATA6563 Grade 1
                                                                      YWW                        YWW
                                                                      ATA6563H                   ATA6563
                                                                      ZZZZZZZ                    ZZZZZZZ
               Legend: XX...X        Customer-specific information
                           Y         Year code (last digit of calendar year)
                           YY        Year code (last 2 digits of calendar year)
                           WW        Week code (week of January 1 is week ‚Äò01‚Äô)
                           NNN       Alphanumeric traceability code
                            e3       Pb-free JEDEC designator for Matte Tin (Sn)
                           *         This package is Pb-free. The Pb-free JEDEC designator ( e3 )
                                     can be found on the outer packaging for this package.
               Note:    In the event the full Microchip part number cannot be marked on one line, it will
                        be carried over to the next line, thus limiting the number of available
                        characters for customer-specific information.
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                            DS20005790C-page 17


ATA6562/3
    8-Lead 3 X 3 mm VDFN                               Example                   Example
                                                       ATA6562 Grade 0           ATA6562 Grade 1
                                                              6562H                     6562
                                                              256                       256
                                                        Example                   Example
                                                        ATA6563 Grade 0           ATA6563 Grade 1
                                                              6563H                     6563
                                                              ZZZ                       256
              Legend: XX...X     Customer-specific information
                        Y        Year code (last digit of calendar year)
                        YY       Year code (last 2 digits of calendar year)
                        WW       Week code (week of January 1 is week ‚Äò01‚Äô)
                        NNN      Alphanumeric traceability code
                         e3      Pb-free JEDEC designator for Matte Tin (Sn)
                        *        This package is Pb-free. The Pb-free JEDEC designator ( e3 )
                                 can be found on the outer packaging for this package.
              Note:  In the event the full Microchip part number cannot be marked on one line, it will
                     be carried over to the next line, thus limiting the number of available
                     characters for customer-specific information.
DS20005790C-page 18                                                             ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                        ATA6562/3
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]
  Note:    For the most current package drawings, please see the Microchip Packaging Specification located at
           http://www.microchip.com/packaging
                                                                     2X
                                                                          0.10 C A‚ÄìB
                                                       D
                                                 A                                 D
                                                           NOTE 5
                                               N
                                                                              E
                                                                               2
                                      E1
                                      2
                           E1                                                      E
                           NOTE 1            1     2
                                                 e                       NX b
                                                 B                            0.25    C A‚ÄìB D
                                                              NOTE 5
                                                  TOP VIEW
                                                                           0.10 C
                            C   A A2
                  SEATING
                   PLANE                                              8X
                                                                            0.10 C
                                   A1            SIDE VIEW
                                    h
                                                                                          R0.13
                    h
                                                                                          R0.13
            H                                                                                       0.23
                                                                                 L
                              SEE VIEW C
                                                                             (L1)
                               VIEW A‚ÄìA
                                                                              VIEW C
                                                   Microchip Technology Drawing No. C04-057-SN Rev D Sheet 1 of 2
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                         DS20005790C-page 19


ATA6562/3
 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]
  Note:     For the most current package drawings, please see the Microchip Packaging Specification located at
            http://www.microchip.com/packaging
                                                        Units             MILLIMETERS
                                             Dimension Limits     MIN          NOM         MAX
                      Number of Pins                      N                      8
                      Pitch                                e                 1.27 BSC
                      Overall Height                       A         -           -         1.75
                      Molded Package Thickness            A2      1.25           -            -
                      Standoff           ¬ß                A1      0.10           -         0.25
                      Overall Width                        E                 6.00 BSC
                      Molded Package Width                E1                 3.90 BSC
                      Overall Length                      D                  4.90 BSC
                      Chamfer (Optional)                   h      0.25           -         0.50
                      Foot Length                          L      0.40           -         1.27
                      Footprint                           L1                 1.04 REF
                      Foot Angle                                    0¬∞           -           8¬∞
                      Lead Thickness                       c      0.17           -         0.25
                      Lead Width                           b      0.31           -         0.51
                      Mold Draft Angle Top                          5¬∞           -          15¬∞
                      Mold Draft Angle Bottom                       5¬∞           -          15¬∞
     Notes:
     1. Pin 1 visual index feature may vary, but must be located within the hatched area.
     2. ¬ß Significant Characteristic
     3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
         protrusions shall not exceed 0.15mm per side.
     4. Dimensioning and tolerancing per ASME Y14.5M
             BSC: Basic Dimension. Theoretically exact value shown without tolerances.
             REF: Reference Dimension, usually without tolerance, for information purposes only.
     5. Datums A & B to be determined at Datum H.
                                                           Microchip Technology Drawing No. C04-057-SN Rev D Sheet 2 of 2
DS20005790C-page 20                                                                       ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                               ATA6562/3
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]
  Note:    For the most current package drawings, please see the Microchip Packaging Specification located at
           http://www.microchip.com/packaging
                                                                                       SILK SCREEN
                                  C
                                                                                    Y1
                                                                                 X1
                                                  E
                                      RECOMMENDED LAND PATTERN
                                                           Units            MILLIMETERS
                                               Dimension Limits     MIN          NOM         MAX
                       Contact Pitch                         E                 1.27 BSC
                       Contact Pad Spacing                  C                     5.40
                       Contact Pad Width (X8)               X1                               0.60
                       Contact Pad Length (X8)              Y1                               1.55
      Notes:
      1. Dimensioning and tolerancing per ASME Y14.5M
             BSC: Basic Dimension. Theoretically exact value shown without tolerances.
                                                                 Microchip Technology Drawing C04-2057-SN Rev B
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                              DS20005790C-page 21


ATA6562/3
 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN]
 With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks
  Note:   For the most current package drawings, please see the Microchip Packaging Specification located at
          http://www.microchip.com/packaging
                                                      D                   A    B
                                             N
                      (DATUM A)
                      (DATUM B)
                                                                               E
                           NOTE 1
                      2X
                            0.10 C
                                             1      2
                            2X
                                  0.10 C         TOP VIEW
                                                                             0.10 C
                        C   A
              SEATING                                                                      A1
                 PLANE                                                 8X
                             (A3)                                            0.08 C
                                                SIDE VIEW
                                                                        0.10     C A B
                                                      D2
                                             1      2
                                                                A
                       NOTE 1
                                                                A                 0.10    C A B
                                                                           E2
                                                                           K
                                             N
                                L                                       8X b
                                                       e                     0.10     C A B
                                                                             0.05     C
                                             BOTTOM VIEW
                                                      Microchip Technology Drawing C04-21358 Rev B Sheet 1 of 2
DS20005790C-page 22                                                           ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                                 ATA6562/3
8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN]
With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks
  Note:    For the most current package drawings, please see the Microchip Packaging Specification located at
           http://www.microchip.com/packaging
                                  A4
                                PARTIALLY
                                PLATED
             E3
     SECTION A‚ÄìA
                                                            Units            MILLIMETERS
                                                Dimension Limits      MIN          NOM      MAX
                         Number of Terminals                 N                      8
                         Pitch                                e                 0.65 BSC
                         Overall Height                      A        0.80         0.85      0.90
                         Standoff                            A1       0.00         0.03      0.05
                         Terminal Thickness                  A3                 0.203 REF
                         Overall Length                      D                  3.00 BSC
                         Exposed Pad Length                  D2       2.30         2.40      2.50
                         Overall Width                       E                  3.00 BSC
                         Exposed Pad Width                   E2       1.50         1.60      1.70
                         Terminal Width                       b       0.25         0.30      0.35
                         Terminal Length                      L       0.35         0.40      0.45
                         Terminal-to-Exposed-Pad             K        0.20           -         -
                         Wettable Flank Step Cut Depth       A4       0.10         0.13      0.15
                         Wettable Flank Step Cut Width       E3         -            -       0.04
     Notes:
     1. Pin 1 visual index feature may vary, but must be located within the hatched area.
     2. Package is saw singulated
     3. Dimensioning and tolerancing per ASME Y14.5M
            BSC: Basic Dimension. Theoretically exact value shown without tolerances.
            REF: Reference Dimension, usually without tolerance, for information purposes only.
                                                                Microchip Technology Drawing C04-21358 Rev B Sheet 2 of 2
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                                DS20005790C-page 23


ATA6562/3
8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN]
With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks
 Note:     For the most current package drawings, please see the Microchip Packaging Specification located at
           http://www.microchip.com/packaging
                                                               Y2
                                                               EV
                                                       8
                                                                                          √òV
                              C X2          CH                                           EV        G1
                                                                                                   Y1
                                                     1      2
                  SILK SCREEN
                                                                                     X1
                                                                                  G2
                                                          E
                                       RECOMMENDED LAND PATTERN
                                                              Units               MILLIMETERS
                                                 Dimension Limits         MIN          NOM          MAX
                       Contact Pitch                            E                   0.65 BSC
                       Optional Center Pad Width               X2                                   1.70
                       Optional Center Pad Length              Y2                                   2.50
                       Contact Pad Spacing                      C                      3.00
                       Contact Pad Width (X8)                  X1                                   0.35
                       Contact Pad Length (X8)                 Y1                                   0.80
                       Contact Pad to Center Pad (X8)          G1         0.20
                       Contact Pad to Contact Pad (X6)         G2         0.20
                       Pin 1 Index Chamfer                     CH         0.20
                       Thermal Via Diameter                     V                      0.33
                       Thermal Via Pitch                       EV                      1.20
     Notes:
     1. Dimensioning and tolerancing per ASME Y14.5M
             BSC: Basic Dimension. Theoretically exact value shown without tolerances.
     2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during
        reflow process
                                                                          Microchip Technology Drawing C04-23358 Rev B
DS20005790C-page 24                                                                          ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                    ATA6562/3
APPENDIX A:              REVISION HISTORY
Revision C (August 2019)
The following is the list of modifications:
1.   Updated TABLE 2-2: ‚ÄúTemperature Specifica-
     tions‚Äù.
2.   Added test conditions at several parameters in
     TABLE 2-1: ‚ÄúElectrical Characteristics‚Äù.
Revision B (August 2017)
The following is the list of modifications:
1.   Added new devices ATA6562-GBQW0 and
     ATA6563-GBQW0 and updated the related
     information across the document.
2.   Updated Features section.
3.   Updated ATA6562/ATA6563 Family Members
     section.
4.   Updated Table 2-2: Temperature Specifica-
     tions.
5.   Updated 3.1 Package Marking Information
6.   Updated Product Identification System section.
7.   Various typographical edits.
Revision A (June 2017)
‚Ä¢ Original Release of this Document.
‚Ä¢ This document replaces Atmel - 9389C-
   11/16ATA6562/3
ÔÉ£ 2017-2019 Microchip Technology Inc.                 DS20005790C-page 25


ATA6562/3
NOTES:
DS20005790C-page 26 ÔÉ£ 2017-2019 Microchip Technology Inc.


                                                                                                                 ATA6562/3
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
                                                                                    Examples:
 PART NO.          XX         [X](1)          X                    X
                                                                                    a)   ATA6562-GAQW0:               ATA6562, 8-Lead SOIC,
    Device      Package Tape and Reel Package directives Temperature                                                  Tape and Reel, Package
                           Option        classification          Range                                                according to RoHS,
                                                                                                                      Temperature Grade 0
   Device:            ATA6562:        High-speed CAN Transceiver with Standby       b)   ATA6562-GAQW1:               ATA6562, 8-Lead SOIC,
                                      and Silent Mode CAN FD Ready                                                    Tape and Reel, Package
                      ATA6563:        High-speed CAN Transceiver with Standby                                         according to RoHS,
                                      Mode and VIO-pin CAN FD Ready
                                                                                                                      Temperature Grade 1
                                                                                    c) ATA6562-GBQW0:                 ATA6562, 8-Lead VDFN,
   Package:           GA    =    8-Lead SOIC                                                                          Tape and Reel, Package
                      GB    =    8-Lead VDFN
                                                                                                                      according to RoHS,
                                                                                                                      Temperature Grade 0
   Tape and Reel      Q   =     330 mm diameter Tape and Reel                       d)   ATA6562-GBQW1:               ATA6562, 8-Lead VDFN,
   Option:
                                                                                                                      Tape and Reel, Package
                                                                                                                      according to RoHS,
   Package            W   =     Package according to RoHS(2)                                                          Temperature Grade 1
   directives                                                                       e)   ATA6563-GAQW0:               ATA6563, 8-Lead SOIC,
   classification:
                                                                                                                      Tape and Reel, Package
                                                                                                                      according to RoHS,
   Temperature        0   =     Temperature Grade 0 (-40¬∞C to +150¬∞C)                                                 Temperature Grade 0
   Range:             1   =     Temperature Grade 1 (-40¬∞C to +125¬∞C)
                                                                                    f)   ATA6563-GAQW1:               ATA6563, 8-Lead SOIC,
                                                                                                                      Tape and Reel, Package
                                                                                                                      according to RoHS,
                                                                                                                      Temperature Grade 1
                                                                                    f)   ATA6563-GBQW0:               ATA6563, 8-Lead VDFN,
                                                                                                                      Tape and Reel, Package
                                                                                                                      according to RoHS,
                                                                                                                      Temperature Grade 0
                                                                                    g    ATA6563-GBQW1:               ATA6563, 8-Lead VDFN,
                                                                                                                      Tape and Reel, Package
                                                                                                                      according to RoHS,
                                                                                                                      Temperature Grade 1
                                                                                       Note    1:  Tape and Reel identifier only appears in the
                                                                                                   catalog part number description. This
                                                                                                   identifier is used for ordering purposes and is
                                                                                                   not printed on the device package. Check with
                                                                                                   your Microchip Sales Office for package
                                                                                                   availability with the Tape and Reel option.
                                                                                               2:  RoHS compliant, Maximum concentration
                                                                                                   value of 0.09% (900 ppm) for Bromine (Br)
                                                                                                   and Chlorine (Cl) and less than 0.15% (1500
                                                                                                   ppm) total Bromine (Br) and Chlorine (Cl) in
                                                                                                   any homogeneous material. Maximum
                                                                                                   concentration value of 0.09% (900 ppm) for
                                                                                                   Antimony (Sb) in any homogeneous material.
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                                                    DS20005790C-page 27


ATA6562/3
NOTES:
DS20005790C-page 28 ÔÉ£ 2017-2019 Microchip Technology Inc.


 Note the following details of the code protection feature on Microchip devices:
 ‚Ä¢     Microchip products meet the specification contained in their particular Microchip Data Sheet.
 ‚Ä¢     Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
       intended manner and under normal conditions.
 ‚Ä¢     There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
       knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip‚Äôs Data
       Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
 ‚Ä¢     Microchip is willing to work with the customer who is concerned about the integrity of their code.
 ‚Ä¢     Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
       mean that we are guaranteeing the product as ‚Äúunbreakable.‚Äù
 Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
 products. Attempts to break Microchip‚Äôs code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
 allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device                  Trademarks
applications and the like is provided only for your convenience             The Microchip name and logo, the Microchip logo, Adaptec,
and may be superseded by updates. It is your responsibility to              AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT,
ensure that your application meets with your specifications.                chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex,
                                                                            flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck,
MICROCHIP MAKES NO REPRESENTATIONS OR                                       LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi,
WARRANTIES OF ANY KIND WHETHER EXPRESS OR                                   Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer,
IMPLIED, WRITTEN OR ORAL, STATUTORY OR                                      PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire,
OTHERWISE, RELATED TO THE INFORMATION,                                      Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST,
INCLUDING BUT NOT LIMITED TO ITS CONDITION,                                 SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon,
                                                                            TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA
QUALITY, PERFORMANCE, MERCHANTABILITY OR                                    are registered trademarks of Microchip Technology Incorporated in
FITNESS FOR PURPOSE. Microchip disclaims all liability                      the U.S.A. and other countries.
arising from this information and its use. Use of Microchip
devices in life support and/or safety applications is entirely at           APT, ClockWorks, The Embedded Control Solutions Company,
the buyer‚Äôs risk, and the buyer agrees to defend, indemnify and             EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load,
                                                                            IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision
hold harmless Microchip from any and all damages, claims,                   Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire,
suits, or expenses resulting from such use. No licenses are                 SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub,
conveyed, implicitly or otherwise, under any Microchip                      TimePictra, TimeProvider, Vite, WinPath, and ZL are registered
intellectual property rights unless otherwise stated.                       trademarks of Microchip Technology Incorporated in the U.S.A.
                                                                            Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any
                                                                            Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard,
                                                                            CryptoAuthentication, CryptoAutomotive, CryptoCompanion,
                                                                            CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average
                                                                            Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial
                                                                            Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker,
                                                                            KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF,
                                                                            MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach,
                                                                            Omniscient Code Generation, PICDEM, PICDEM.net, PICkit,
                                                                            PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple
                                                                            Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI,
                                                                            SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC,
                                                                            USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and
                                                                            ZENA are trademarks of Microchip Technology Incorporated in the
                                                                            U.S.A. and other countries.
                                                                            SQTP is a service mark of Microchip Technology Incorporated in
                                                                            the U.S.A.
                                                                            The Adaptec logo, Frequency on Demand, Silicon Storage
                                                                            Technology, and Symmcom are registered trademarks of Microchip
                                                                            Technology Inc. in other countries.
                                                                            GestIC is a registered trademark of Microchip Technology Germany
                                                                            II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in
                                                                            other countries.
                                                                            All other trademarks mentioned herein are property of their
                                                                            respective companies.
                                                                            ¬© 2019, Microchip Technology Incorporated, All Rights Reserved.
For information regarding Microchip‚Äôs Quality Management Systems,           ISBN: 978-1-5224-4979-9
please visit www.microchip.com/quality.
ÔÉ£ 2017-2019 Microchip Technology Inc.                                                                                DS20005790C-page 29


                          Worldwide Sales and Service
AMERICAS                  ASIA/PACIFIC          ASIA/PACIFIC                  EUROPE
Corporate Office          Australia - Sydney    India - Bangalore             Austria - Wels
2355 West Chandler Blvd.  Tel: 61-2-9868-6733   Tel: 91-80-3090-4444          Tel: 43-7242-2244-39
Chandler, AZ 85224-6199   China - Beijing       India - New Delhi             Fax: 43-7242-2244-393
Tel: 480-792-7200         Tel: 86-10-8569-7000  Tel: 91-11-4160-8631          Denmark - Copenhagen
Fax: 480-792-7277                                                             Tel: 45-4450-2828
                          China - Chengdu       India - Pune
Technical Support:                                                            Fax: 45-4485-2829
                          Tel: 86-28-8665-5511  Tel: 91-20-4121-0141
http://www.microchip.com/
                          China - Chongqing     Japan - Osaka                 Finland - Espoo
support
                          Tel: 86-23-8980-9588  Tel: 81-6-6152-7160           Tel: 358-9-4520-820
Web Address:
www.microchip.com         China - Dongguan      Japan - Tokyo                 France - Paris
                          Tel: 86-769-8702-9880 Tel: 81-3-6880- 3770          Tel: 33-1-69-53-63-20
Atlanta                                                                       Fax: 33-1-69-30-90-79
Duluth, GA                China - Guangzhou     Korea - Daegu
Tel: 678-957-9614         Tel: 86-20-8755-8029  Tel: 82-53-744-4301           Germany - Garching
                                                                              Tel: 49-8931-9700
Fax: 678-957-1455         China - Hangzhou      Korea - Seoul
Austin, TX                Tel: 86-571-8792-8115 Tel: 82-2-554-7200            Germany - Haan
Tel: 512-257-3370                                                             Tel: 49-2129-3766400
                          China - Hong Kong SAR Malaysia - Kuala Lumpur
                          Tel: 852-2943-5100    Tel: 60-3-7651-7906           Germany - Heilbronn
Boston
                                                                              Tel: 49-7131-72400
Westborough, MA           China - Nanjing       Malaysia - Penang
Tel: 774-760-0087         Tel: 86-25-8473-2460  Tel: 60-4-227-8870            Germany - Karlsruhe
Fax: 774-760-0088                                                             Tel: 49-721-625370
                          China - Qingdao       Philippines - Manila
Chicago                   Tel: 86-532-8502-7355 Tel: 63-2-634-9065            Germany - Munich
Itasca, IL                                                                    Tel: 49-89-627-144-0
                          China - Shanghai      Singapore
Tel: 630-285-0071                                                             Fax: 49-89-627-144-44
                          Tel: 86-21-3326-8000  Tel: 65-6334-8870
Fax: 630-285-0075                                                             Germany - Rosenheim
                          China - Shenyang      Taiwan - Hsin Chu
Dallas                                                                        Tel: 49-8031-354-560
                          Tel: 86-24-2334-2829  Tel: 886-3-577-8366
Addison, TX                                                                   Israel - Ra‚Äôanana
                          China - Shenzhen      Taiwan - Kaohsiung
Tel: 972-818-7423                                                             Tel: 972-9-744-7705
                          Tel: 86-755-8864-2200 Tel: 886-7-213-7830
Fax: 972-818-2924                                                             Italy - Milan
                          China - Suzhou        Taiwan - Taipei
Detroit                                                                       Tel: 39-0331-742611
                          Tel: 86-186-6233-1526 Tel: 886-2-2508-8600
Novi, MI                                                                      Fax: 39-0331-466781
Tel: 248-848-4000         China - Wuhan         Thailand - Bangkok
                          Tel: 86-27-5980-5300  Tel: 66-2-694-1351            Italy - Padova
Houston, TX                                                                   Tel: 39-049-7625286
Tel: 281-894-5983         China - Xian          Vietnam - Ho Chi Minh
                          Tel: 86-29-8833-7252  Tel: 84-28-5448-2100          Netherlands - Drunen
Indianapolis                                                                  Tel: 31-416-690399
Noblesville, IN           China - Xiamen                                      Fax: 31-416-690340
Tel: 317-773-8323         Tel: 86-592-2388138
                                                                              Norway - Trondheim
Fax: 317-773-5453         China - Zhuhai                                      Tel: 47-7288-4388
Tel: 317-536-2380         Tel: 86-756-3210040
                                                                              Poland - Warsaw
Los Angeles                                                                   Tel: 48-22-3325737
Mission Viejo, CA
                                                                              Romania - Bucharest
Tel: 949-462-9523
                                                                              Tel: 40-21-407-87-50
Fax: 949-462-9608
Tel: 951-273-7800                                                             Spain - Madrid
                                                                              Tel: 34-91-708-08-90
Raleigh, NC                                                                   Fax: 34-91-708-08-91
Tel: 919-844-7510
                                                                              Sweden - Gothenberg
New York, NY                                                                  Tel: 46-31-704-60-40
Tel: 631-435-6000
                                                                              Sweden - Stockholm
San Jose, CA                                                                  Tel: 46-8-5090-4654
Tel: 408-735-9110
Tel: 408-436-4270                                                             UK - Wokingham
                                                                              Tel: 44-118-921-5800
Canada - Toronto                                                              Fax: 44-118-921-5820
Tel: 905-695-1980
Fax: 905-695-2078
DS20005790C-page 30                                                  ÔÉ£ 2017-2019 Microchip Technology Inc.
                                                                                                   05/14/19


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Microchip:
 ATA6562-GAQW0 ATA6562-GAQW1 ATA6562-GBQW1 ATA6563-GAQW0 ATA6563-GAQW1 ATA6563-GBQW0
 ATA6563-GBQW1
