Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: shiyan4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "shiyan4.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "shiyan4"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : shiyan4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Xilinx\project\EXP4_Regs\regs.v" into library work
Parsing module <regs>.
Analyzing Verilog file "D:\Xilinx\project\EXP4_Regs\top.v" into library work
Parsing module <shiyan4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <shiyan4>.

Elaborating module <regs>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <shiyan4>.
    Related source file is "D:\Xilinx\project\EXP4_Regs\top.v".
    Found 8-bit 4-to-1 multiplexer for signal <MUX[1]_R_Data_A[31]_wide_mux_0_OUT> created at line 48.
    Found 8-bit 4-to-1 multiplexer for signal <MUX[1]_R_Data_B[31]_wide_mux_1_OUT> created at line 57.
    Summary:
	inferred   9 Multiplexer(s).
Unit <shiyan4> synthesized.

Synthesizing Unit <regs>.
    Related source file is "D:\Xilinx\project\EXP4_Regs\regs.v".
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 38.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 39.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <regs> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 1024-bit register                                     : 1
# Multiplexers                                         : 43
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 43
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shiyan4> ...

Optimizing unit <regs> ...
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_491> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_490> <areg/REG_Files_31_485> <areg/REG_Files_31_484> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_543> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_535> <areg/REG_Files_31_518> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_35> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_33> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_40> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_39> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_488> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_487> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_1000> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_999> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_43> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_42> <areg/REG_Files_31_37> <areg/REG_Files_31_36> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_1003> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_1002> <areg/REG_Files_31_997> <areg/REG_Files_31_996> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_547> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_545> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_552> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_551> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_555> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_554> <areg/REG_Files_31_549> <areg/REG_Files_31_548> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_611> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_609> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_53> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_47> <areg/REG_Files_31_46> <areg/REG_Files_31_41> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_1013> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_1007> <areg/REG_Files_31_1006> <areg/REG_Files_31_1001> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_607> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_599> <areg/REG_Files_31_582> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_565> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_559> <areg/REG_Files_31_558> <areg/REG_Files_31_553> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_616> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_615> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_63> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_55> <areg/REG_Files_31_38> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_1023> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_1015> <areg/REG_Files_31_998> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_619> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_618> <areg/REG_Files_31_613> <areg/REG_Files_31_612> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_575> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_567> <areg/REG_Files_31_550> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_67> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_65> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_72> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_71> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_75> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_74> <areg/REG_Files_31_69> <areg/REG_Files_31_68> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_629> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_623> <areg/REG_Files_31_622> <areg/REG_Files_31_617> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_579> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_577> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_584> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_583> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_587> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_586> <areg/REG_Files_31_581> <areg/REG_Files_31_580> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_643> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_641> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_85> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_79> <areg/REG_Files_31_78> <areg/REG_Files_31_73> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_639> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_631> <areg/REG_Files_31_614> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_651> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_650> <areg/REG_Files_31_645> <areg/REG_Files_31_644> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_597> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_591> <areg/REG_Files_31_590> <areg/REG_Files_31_585> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_703> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_695> <areg/REG_Files_31_678> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_95> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_87> <areg/REG_Files_31_70> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_648> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_647> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_661> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_655> <areg/REG_Files_31_654> <areg/REG_Files_31_649> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_712> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_711> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_99> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_97> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_707> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_705> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_715> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_714> <areg/REG_Files_31_709> <areg/REG_Files_31_708> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_671> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_663> <areg/REG_Files_31_646> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_725> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_719> <areg/REG_Files_31_718> <areg/REG_Files_31_713> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_675> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_673> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_680> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_679> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_683> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_682> <areg/REG_Files_31_677> <areg/REG_Files_31_676> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_735> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_727> <areg/REG_Files_31_710> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_693> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_687> <areg/REG_Files_31_686> <areg/REG_Files_31_681> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_744> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_743> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_739> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_737> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_747> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_746> <areg/REG_Files_31_741> <areg/REG_Files_31_740> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_803> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_801> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_811> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_810> <areg/REG_Files_31_805> <areg/REG_Files_31_804> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_757> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_751> <areg/REG_Files_31_750> <areg/REG_Files_31_745> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_808> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_807> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_821> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_815> <areg/REG_Files_31_814> <areg/REG_Files_31_809> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_771> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_769> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_767> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_759> <areg/REG_Files_31_742> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_831> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_823> <areg/REG_Files_31_806> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_776> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_775> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_779> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_778> <areg/REG_Files_31_773> <areg/REG_Files_31_772> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_840> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_839> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_835> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_833> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_104> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_103> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_843> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_842> <areg/REG_Files_31_837> <areg/REG_Files_31_836> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_789> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_783> <areg/REG_Files_31_782> <areg/REG_Files_31_777> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_107> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_106> <areg/REG_Files_31_101> <areg/REG_Files_31_100> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_853> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_847> <areg/REG_Files_31_846> <areg/REG_Files_31_841> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_904> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_903> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_799> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_791> <areg/REG_Files_31_774> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_117> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_111> <areg/REG_Files_31_110> <areg/REG_Files_31_105> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_907> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_906> <areg/REG_Files_31_901> <areg/REG_Files_31_900> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_863> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_855> <areg/REG_Files_31_838> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_131> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_129> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_127> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_119> <areg/REG_Files_31_102> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_917> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_911> <areg/REG_Files_31_910> <areg/REG_Files_31_905> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_867> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_865> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_872> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_871> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_136> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_135> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_875> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_874> <areg/REG_Files_31_869> <areg/REG_Files_31_868> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_931> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_929> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_927> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_919> <areg/REG_Files_31_902> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_139> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_138> <areg/REG_Files_31_133> <areg/REG_Files_31_132> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_200> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_199> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_885> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_879> <areg/REG_Files_31_878> <areg/REG_Files_31_873> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_936> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_935> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_203> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_202> <areg/REG_Files_31_197> <areg/REG_Files_31_196> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_149> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_143> <areg/REG_Files_31_142> <areg/REG_Files_31_137> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_939> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_938> <areg/REG_Files_31_933> <areg/REG_Files_31_932> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_895> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_887> <areg/REG_Files_31_870> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_213> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_207> <areg/REG_Files_31_206> <areg/REG_Files_31_201> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_163> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_161> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_159> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_151> <areg/REG_Files_31_134> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_949> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_943> <areg/REG_Files_31_942> <areg/REG_Files_31_937> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_171> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_170> <areg/REG_Files_31_165> <areg/REG_Files_31_164> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_899> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_897> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_223> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_215> <areg/REG_Files_31_198> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_168> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_167> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_963> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_961> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_959> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_951> <areg/REG_Files_31_934> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_181> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_175> <areg/REG_Files_31_174> <areg/REG_Files_31_169> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_232> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_231> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_227> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_225> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_971> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_970> <areg/REG_Files_31_965> <areg/REG_Files_31_964> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_968> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_967> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_235> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_234> <areg/REG_Files_31_229> <areg/REG_Files_31_228> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_191> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_183> <areg/REG_Files_31_166> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_981> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_975> <areg/REG_Files_31_974> <areg/REG_Files_31_969> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_245> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_239> <areg/REG_Files_31_238> <areg/REG_Files_31_233> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_195> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_193> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_991> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_983> <areg/REG_Files_31_966> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_255> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_247> <areg/REG_Files_31_230> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_995> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_993> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_309> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_303> <areg/REG_Files_31_302> <areg/REG_Files_31_297> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_3> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_1> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_259> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_257> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_264> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_263> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_267> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_266> <areg/REG_Files_31_261> <areg/REG_Files_31_260> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_323> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_321> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_319> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_311> <areg/REG_Files_31_294> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_8> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_7> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_331> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_330> <areg/REG_Files_31_325> <areg/REG_Files_31_324> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_277> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_271> <areg/REG_Files_31_270> <areg/REG_Files_31_265> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_328> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_327> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_341> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_335> <areg/REG_Files_31_334> <areg/REG_Files_31_329> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_291> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_289> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_287> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_279> <areg/REG_Files_31_262> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_351> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_343> <areg/REG_Files_31_326> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_296> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_295> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_299> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_298> <areg/REG_Files_31_293> <areg/REG_Files_31_292> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_405> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_399> <areg/REG_Files_31_398> <areg/REG_Files_31_393> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_355> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_353> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_360> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_359> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_363> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_362> <areg/REG_Files_31_357> <areg/REG_Files_31_356> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_415> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_407> <areg/REG_Files_31_390> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_373> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_367> <areg/REG_Files_31_366> <areg/REG_Files_31_361> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_424> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_423> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_419> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_417> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_427> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_426> <areg/REG_Files_31_421> <areg/REG_Files_31_420> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_383> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_375> <areg/REG_Files_31_358> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_437> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_431> <areg/REG_Files_31_430> <areg/REG_Files_31_425> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_387> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_385> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_392> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_391> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_395> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_394> <areg/REG_Files_31_389> <areg/REG_Files_31_388> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_501> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_495> <areg/REG_Files_31_494> <areg/REG_Files_31_489> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_451> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_449> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_447> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_439> <areg/REG_Files_31_422> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_511> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_503> <areg/REG_Files_31_486> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_456> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_455> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_459> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_458> <areg/REG_Files_31_453> <areg/REG_Files_31_452> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_11> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_10> <areg/REG_Files_31_5> <areg/REG_Files_31_4> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_520> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_519> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_515> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_513> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_523> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_522> <areg/REG_Files_31_517> <areg/REG_Files_31_516> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_469> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_463> <areg/REG_Files_31_462> <areg/REG_Files_31_457> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_21> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_15> <areg/REG_Files_31_14> <areg/REG_Files_31_9> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_533> in Unit <shiyan4> is equivalent to the following 3 FFs/Latches, which will be removed : <areg/REG_Files_31_527> <areg/REG_Files_31_526> <areg/REG_Files_31_521> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_483> in Unit <shiyan4> is equivalent to the following FF/Latch, which will be removed : <areg/REG_Files_31_481> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_479> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_471> <areg/REG_Files_31_454> 
INFO:Xst:2261 - The FF/Latch <areg/REG_Files_31_31> in Unit <shiyan4> is equivalent to the following 2 FFs/Latches, which will be removed : <areg/REG_Files_31_23> <areg/REG_Files_31_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shiyan4, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 704
 Flip-Flops                                            : 704

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : shiyan4.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1266
#      LUT3                        : 10
#      LUT4                        : 167
#      LUT5                        : 586
#      LUT6                        : 456
#      MUXF7                       : 47
# FlipFlops/Latches                : 704
#      FDCE                        : 704
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             704  out of  18224     3%  
 Number of Slice LUTs:                 1219  out of   9112    13%  
    Number used as Logic:              1219  out of   9112    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1219
   Number with an unused Flip Flop:     515  out of   1219    42%  
   Number with an unused LUT:             0  out of   1219     0%  
   Number of fully used LUT-FF pairs:   704  out of   1219    57%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 704   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.405ns (Maximum Frequency: 711.617MHz)
   Minimum input arrival time before clock: 5.015ns
   Maximum output required time after clock: 8.880ns
   Maximum combinational path delay: 13.899ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 1.405ns (frequency: 711.617MHz)
  Total number of paths / destination ports: 704 / 704
-------------------------------------------------------------------------
Delay:               1.405ns (Levels of Logic = 1)
  Source:            areg/REG_Files_31_1023 (FF)
  Destination:       areg/REG_Files_31_1023 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: areg/REG_Files_31_1023 to areg/REG_Files_31_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.651  areg/REG_Files_31_1023 (areg/REG_Files_31_1023)
     LUT5:I4->O            1   0.205   0.000  areg/Mmux_REG_Files[0][31]_W_Data[31]_mux_34_OUT251 (areg/REG_Files[0][31]_W_Data[31]_mux_34_OUT<31>)
     FDCE:D                    0.102          areg/REG_Files_31_1023
    ----------------------------------------
    Total                      1.405ns (0.754ns logic, 0.651ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 6880 / 2112
-------------------------------------------------------------------------
Offset:              5.015ns (Levels of Logic = 3)
  Source:            Addr<4> (PAD)
  Destination:       areg/REG_Files_31_479 (FF)
  Destination Clock: Clk rising

  Data Path: Addr<4> to areg/REG_Files_31_479
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.222   1.807  Addr_4_IBUF (Addr_4_IBUF)
     LUT5:I0->O           22   0.203   1.478  areg/W_Addr[4]_Decoder_2_OUT<24><4>1 (areg/W_Addr[4]_Decoder_2_OUT<24>)
     LUT5:I0->O            1   0.203   0.000  areg/Mmux_REG_Files[24][31]_W_Data[31]_mux_10_OUT110 (areg/REG_Files[24][31]_W_Data[31]_mux_10_OUT<0>)
     FDCE:D                    0.102          areg/REG_Files_31_224
    ----------------------------------------
    Total                      5.015ns (1.730ns logic, 3.285ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1984 / 8
-------------------------------------------------------------------------
Offset:              8.880ns (Levels of Logic = 6)
  Source:            areg/REG_Files_31_693 (FF)
  Destination:       LED<6> (PAD)
  Source Clock:      Clk rising

  Data Path: areg/REG_Files_31_693 to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  areg/REG_Files_31_693 (areg/REG_Files_31_693)
     LUT6:I2->O            1   0.203   0.827  areg/Mmux_R_Data_A_917 (areg/Mmux_R_Data_A_917)
     LUT6:I2->O            3   0.203   0.995  areg/Mmux_R_Data_A_45 (areg/Mmux_R_Data_A_413)
     LUT5:I0->O            2   0.203   0.864  areg/Mmux_R_Data_A_2_f7_41 (R_Data_A<14>)
     LUT6:I2->O            1   0.203   0.684  Mmux_LED142 (Mmux_LED141)
     LUT4:I2->O            1   0.203   0.579  Mmux_LED143 (LED_6_OBUF)
     OBUF:I->O                 2.571          LED_6_OBUF (LED<6>)
    ----------------------------------------
    Total                      8.880ns (4.033ns logic, 4.847ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3955 / 8
-------------------------------------------------------------------------
Delay:               13.899ns (Levels of Logic = 8)
  Source:            Write_Reg (PAD)
  Destination:       LED<6> (PAD)

  Data Path: Write_Reg to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1437   1.222   2.541  Write_Reg_IBUF (Write_Reg_IBUF)
     LUT3:I0->O          176   0.205   2.396  Mmux_R_Addr_A21 (R_Addr_A<1>)
     LUT6:I0->O            1   0.203   0.827  areg/Mmux_R_Data_A_95 (areg/Mmux_R_Data_A_95)
     LUT6:I2->O            2   0.203   0.961  areg/Mmux_R_Data_A_41 (areg/Mmux_R_Data_A_41)
     LUT5:I0->O            3   0.203   0.898  areg/Mmux_R_Data_A_2_f7_01 (R_Data_A<10>)
     LUT6:I2->O            1   0.203   0.684  Mmux_LED62 (Mmux_LED61)
     LUT4:I2->O            1   0.203   0.579  Mmux_LED63 (LED_2_OBUF)
     OBUF:I->O                 2.571          LED_2_OBUF (LED<2>)
    ----------------------------------------
    Total                     13.899ns (5.013ns logic, 8.886ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    1.405|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.06 secs
 
--> 

Total memory usage is 362748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :  160 (   0 filtered)

