// Seed: 4027050191
module module_0 (
    input wand id_0,
    output wor id_1,
    output wor id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    input wand id_6,
    output tri0 id_7,
    output tri0 id_8,
    output wand id_9,
    output tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    input supply0 id_13,
    input wand id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply0 id_17,
    input supply1 id_18,
    output supply0 id_19,
    input supply0 id_20,
    input wand id_21,
    input uwire id_22,
    input supply0 id_23,
    input tri id_24,
    output tri id_25,
    input wor id_26
);
  uwire id_28 = 1;
  assign id_3 = 1;
  id_29(
      .id_0(1), .id_1(|id_12), .id_2(id_21), .id_3(id_18), .id_4(), .id_5(id_9)
  );
  assign id_2 = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output wire id_2,
    output wire id_3,
    input tri0 id_4,
    output wand id_5,
    output supply1 id_6,
    input tri id_7,
    output tri1 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input wire id_11,
    output wire id_12,
    input supply1 id_13,
    input tri id_14,
    input tri id_15,
    input supply0 id_16,
    input supply0 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    input tri1 id_21
    , id_42,
    input tri0 id_22,
    input tri id_23,
    output tri id_24,
    input uwire id_25,
    input uwire id_26,
    output wire id_27,
    input supply1 id_28,
    input supply1 id_29,
    input supply0 id_30,
    input supply0 id_31,
    input wor id_32,
    input wire id_33,
    input supply1 id_34,
    output wor id_35,
    input tri0 id_36,
    input wor id_37,
    output uwire id_38,
    output uwire id_39,
    input uwire id_40
);
  final $display(1);
  module_0(
      id_4,
      id_38,
      id_2,
      id_39,
      id_10,
      id_7,
      id_25,
      id_9,
      id_5,
      id_39,
      id_8,
      id_1,
      id_19,
      id_13,
      id_18,
      id_36,
      id_18,
      id_13,
      id_23,
      id_5,
      id_4,
      id_29,
      id_22,
      id_13,
      id_33,
      id_24,
      id_36
  ); id_43(
      .id_0(id_36), .id_1(1)
  );
  wire id_44;
endmodule
