Timing Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Mar  6 16:58:30 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CCC_0_0/CCC_0_0/pll_inst_0/OUT0
Period (ns):                7.637
Frequency (MHz):            130.941
Required Period (ns):       9.000
Required Frequency (MHz):   111.111
External Setup (ns):        0.464
Max Clock-To-Out (ns):      10.071

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT1
Period (ns):                4.776
Frequency (MHz):            209.380
Required Period (ns):       6.000
Required Frequency (MHz):   166.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      18.300

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT2
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               REF_CLK_0
Period (ns):                2.000
Frequency (MHz):            500.000
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               TCK
Period (ns):                20.402
Frequency (MHz):            49.015
Required Period (ns):       33.330
Required Frequency (MHz):   30.003
External Setup (ns):        6.404
Max Clock-To-Out (ns):      3.586

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT0
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT3
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CCC_0_0/CCC_0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  Delay (ns):              7.600
  Slack (ns):              1.342
  Arrival (ns):           10.896
  Required (ns):          12.238
  Setup (ns):              0.000
  Minimum Period (ns):     7.658
  Operating Conditions: slow_lv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[51]:D
  Delay (ns):              7.599
  Slack (ns):              1.343
  Arrival (ns):           10.895
  Required (ns):          12.238
  Setup (ns):              0.000
  Minimum Period (ns):     7.657
  Operating Conditions: slow_lv_lt

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              7.496
  Slack (ns):              1.359
  Arrival (ns):           10.792
  Required (ns):          12.151
  Setup (ns):              0.000
  Minimum Period (ns):     7.641
  Operating Conditions: slow_lv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[59]:D
  Delay (ns):              7.495
  Slack (ns):              1.360
  Arrival (ns):           10.791
  Required (ns):          12.151
  Setup (ns):              0.000
  Minimum Period (ns):     7.640
  Operating Conditions: slow_lv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.484
  Slack (ns):              1.393
  Arrival (ns):           10.780
  Required (ns):          12.173
  Setup (ns):              0.000
  Minimum Period (ns):     7.607
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
  data required time                                 12.238
  data arrival time                          -       10.896
  slack                                               1.342
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.357          Clock generation
  1.357                        
               +     0.178          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.535                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.164          cell: ADLIB:ICB_CLKINT
  1.699                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.386          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.085                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.177          cell: ADLIB:GB
  2.262                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.401          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.663                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2:A (r)
               +     0.061          cell: ADLIB:RGB
  2.724                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2:Y (f)
               +     0.572          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2_rgb_net_1
  3.296                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK (r)
               +     0.226          cell: ADLIB:SLE
  3.522                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:Q (r)
               +     0.180          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remaindervl_andbuf_out_0
  3.702                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3_RNIBRHO[15]:C (r)
               +     0.174          cell: ADLIB:CFG3
  3.876                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3_RNIBRHO[15]:Y (r)
               +     0.661          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]
  4.537                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_30:A (r)
               +     0.079          cell: ADLIB:CFG4_IP_ABCD
  4.616                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_30:Y (r)
               +     0.020          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/A_net[15]
  4.636                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:A[15] (r)
               +     2.525          cell: ADLIB:MACC_IP
  7.161                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[21] (r)
               +     0.006          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0_cas[21]
  7.167                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[21] (r)
               +     1.805          cell: ADLIB:MACC_IP
  8.972                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:P[14] (r)
               +     0.495          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_122[31]
  9.467                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_31:A (r)
               +     0.046          cell: ADLIB:ARI1_CC
  9.513                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_31:P (f)
               +     0.014          net: NET_CC_CONFIG6944
  9.527                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_2:P[7] (f)
               +     0.373          cell: ADLIB:CC_CONFIG
  9.900                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_2:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG6959
  9.900                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_34:CC (r)
               +     0.059          cell: ADLIB:ARI1_CC
  9.959                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_34:S (r)
               +     0.408          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123[34]
  10.367                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0_RNO[51]:A (r)
               +     0.079          cell: ADLIB:CFG2
  10.446                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0_RNO[51]:Y (r)
               +     0.243          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_m[34]
  10.689                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[51]:B (r)
               +     0.079          cell: ADLIB:CFG4
  10.768                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[51]:Y (r)
               +     0.128          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[51]
  10.896                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D (r)
                                    
  10.896                       data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.233          Clock generation
  10.233                       
               +     0.162          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.395                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.142          cell: ADLIB:ICB_CLKINT
  10.537                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.352          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.889                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.161          cell: ADLIB:GB
  11.050                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.362          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.412                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2:A (r)
               +     0.053          cell: ADLIB:RGB
  11.465                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2:Y (f)
               +     0.514          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2_rgb_net_1
  11.979                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:CLK (r)
               +     0.259          
  12.238                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.238                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[51]:D
                                    
  12.238                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  Delay (ns):              2.350
  Arrival (ns):            2.350
  Setup (ns):              0.000
  External Setup (ns):     0.479
  Operating Conditions: fast_hv_lt

Path 2
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_tmr3[0]:D
  Delay (ns):              2.341
  Arrival (ns):            2.341
  Setup (ns):              0.000
  External Setup (ns):     0.470
  Operating Conditions: fast_hv_lt

Path 3
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D
  Delay (ns):              2.280
  Arrival (ns):            2.280
  Setup (ns):              0.000
  External Setup (ns):     0.409
  Operating Conditions: fast_hv_lt

Path 4
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain_tmr2[0]:D
  Delay (ns):              2.280
  Arrival (ns):            2.280
  Setup (ns):              0.000
  External Setup (ns):     0.409
  Operating Conditions: fast_hv_lt

Path 5
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_tmr2[0]:D
  Delay (ns):              2.223
  Arrival (ns):            2.223
  Setup (ns):              0.000
  External Setup (ns):     0.352
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: SPISDI
  To: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  data required time                                    N/C
  data arrival time                          -        2.350
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        SPISDI (f)
               +     0.000          net: SPISDI
  0.000                        SPISDI_ibuf/U_IOPAD:PAD (f)
               +     0.630          cell: ADLIB:IOPAD_IN
  0.630                        SPISDI_ibuf/U_IOPAD:Y (f)
               +     0.000          net: SPISDI_ibuf/YIN
  0.630                        SPISDI_ibuf/U_IOIN:YIN (f)
               +     0.131          cell: ADLIB:IOIN_IB_E
  0.761                        SPISDI_ibuf/U_IOIN:Y (f)
               +     1.203          net: SPISDI_c
  1.964                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:B (f)
               +     0.034          cell: ADLIB:CFG3
  1.998                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:Y (f)
               +     0.151          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux_Z
  2.149                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_0[0]:A (f)
               +     0.057          cell: ADLIB:CFG4
  2.206                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_0[0]:Y (f)
               +     0.144          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg_0[0]
  2.350                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D (f)
                                    
  2.350                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.721          Clock generation
  N/C                          
               +     0.098          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.097          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.242          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.113          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.251          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB22:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB22:Y (f)
               +     0.311          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB22_rgb_net_1
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct_1_tmr2:CLK
  To:   SPISDO
  Delay (ns):              4.240
  Arrival (ns):            6.329
  Clock to Out (ns):       6.329
  Operating Conditions: fast_hv_lt

Path 2
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct_1:CLK
  To:   SPISDO
  Delay (ns):              4.237
  Arrival (ns):            6.326
  Clock to Out (ns):       6.326
  Operating Conditions: fast_hv_lt

Path 3
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK
  To:   GPIO_OUT[2]
  Delay (ns):              4.213
  Arrival (ns):            6.321
  Clock to Out (ns):       6.321
  Operating Conditions: fast_hv_lt

Path 4
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_txzeros_1:CLK
  To:   SPISDO
  Delay (ns):              4.221
  Arrival (ns):            6.301
  Clock to Out (ns):       6.301
  Operating Conditions: fast_hv_lt

Path 5
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_txzeros_1_tmr2:CLK
  To:   SPISDO
  Delay (ns):              4.194
  Arrival (ns):            6.274
  Clock to Out (ns):       6.274
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct_1_tmr2:CLK
  To: SPISDO
  data required time                                    N/C
  data arrival time                          -        6.329
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.801          Clock generation
  0.801                        
               +     0.107          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  0.908                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.112          cell: ADLIB:ICB_CLKINT
  1.020                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.265          net: CCC_0_0/CCC_0_0/clkint_0_NET
  1.285                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.124          cell: ADLIB:GB
  1.409                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.277          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  1.686                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB22:A (r)
               +     0.043          cell: ADLIB:RGB
  1.729                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB22:Y (f)
               +     0.360          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB22_rgb_net_1
  2.089                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct_1_tmr2:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.208                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct_1_tmr2:Q (f)
               +     0.136          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct_1_tmr2_Z
  2.344                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct_1_tmr2_RNIDCSE:B (f)
               +     0.072          cell: ADLIB:CFG3
  2.416                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct_1_tmr2_RNIDCSE:Y (f)
               +     0.293          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct_i
  2.709                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u_1_0:B (f)
               +     0.033          cell: ADLIB:CFG3
  2.742                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u_1_0:Y (r)
               +     0.136          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u_1_0_Z
  2.878                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u:B (r)
               +     0.090          cell: ADLIB:CFG4
  2.968                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u:Y (f)
               +     1.479          net: SPISDO_c
  4.447                        SPISDO_obuf/U_IOTRI:D (f)
               +     0.345          cell: ADLIB:IOTRI_OB_EB
  4.792                        SPISDO_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: SPISDO_obuf/DOUT
  4.792                        SPISDO_obuf/U_IOPAD:D (f)
               +     1.537          cell: ADLIB:IOPAD_TRI
  6.329                        SPISDO_obuf/U_IOPAD:PAD (f)
               +     0.000          net: SPISDO
  6.329                        SPISDO (f)
                                    
  6.329                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.721          Clock generation
  N/C                          
                                    
  N/C                          SPISDO (f)


Operating Conditions : fast_hv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1:ALn
  Delay (ns):              5.965
  Slack (ns):              2.755
  Arrival (ns):            9.312
  Required (ns):          12.067
  Recovery (ns):           0.209
  Minimum Period (ns):     6.245
  Skew (ns):               0.071
  Operating Conditions: slow_lv_ht

Path 2
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1_tmr2:ALn
  Delay (ns):              5.965
  Slack (ns):              2.755
  Arrival (ns):            9.312
  Required (ns):          12.067
  Recovery (ns):           0.209
  Minimum Period (ns):     6.245
  Skew (ns):               0.071
  Operating Conditions: slow_lv_ht

Path 3
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1_tmr3:ALn
  Delay (ns):              5.965
  Slack (ns):              2.755
  Arrival (ns):            9.312
  Required (ns):          12.067
  Recovery (ns):           0.209
  Minimum Period (ns):     6.245
  Skew (ns):               0.071
  Operating Conditions: slow_lv_ht

Path 4
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2:ALn
  Delay (ns):              5.965
  Slack (ns):              2.755
  Arrival (ns):            9.312
  Required (ns):          12.067
  Recovery (ns):           0.209
  Minimum Period (ns):     6.245
  Skew (ns):               0.071
  Operating Conditions: slow_lv_ht

Path 5
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2_tmr2:ALn
  Delay (ns):              5.965
  Slack (ns):              2.755
  Arrival (ns):            9.312
  Required (ns):          12.067
  Recovery (ns):           0.209
  Minimum Period (ns):     6.245
  Skew (ns):               0.071
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK
  To: SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1:ALn
  data required time                                 12.067
  data arrival time                          -        9.312
  slack                                               2.755
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.429          Clock generation
  1.429                        
               +     0.174          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.603                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.167          cell: ADLIB:ICB_CLKINT
  1.770                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.413          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.183                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.170          cell: ADLIB:GB
  2.353                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.401          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.754                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11:A (r)
               +     0.059          cell: ADLIB:RGB
  2.813                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11:Y (f)
               +     0.534          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1
  3.347                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.548                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr3:Q (r)
               +     0.153          net: reset_syn_0_0/reset_syn_0_0/dff_1_tmr3_Z
  3.701                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr2_RNIPE6A:A (r)
               +     0.094          cell: ADLIB:CFG3
  3.795                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr2_RNIPE6A:Y (f)
               +     4.460          net: dff_1_tmr2_RNIPE6A
  8.255                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_rx:A (f)
               +     0.071          cell: ADLIB:CFG3
  8.326                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_rx:Y (r)
               +     0.986          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_rx_arst_i
  9.312                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1:ALn (r)
                                    
  9.312                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.295          Clock generation
  10.295                       
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.453                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  10.598                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.376          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.974                       CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  11.129                       CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.374          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  11.503                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB22:A (r)
               +     0.052          cell: ADLIB:RGB
  11.555                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB22:Y (f)
               +     0.512          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB22_rgb_net_1
  12.067                       SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1:CLK (r)
               +     0.209          
  12.276                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  12.067                       SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1:ALn
                                    
  12.067                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_0:ALn
  Delay (ns):              3.867
  Arrival (ns):            3.867
  Recovery (ns):           0.104
  External Recovery (ns):   2.077
  Operating Conditions: fast_hv_lt

Path 2
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_0_tmr2:ALn
  Delay (ns):              3.867
  Arrival (ns):            3.867
  Recovery (ns):           0.104
  External Recovery (ns):   2.077
  Operating Conditions: fast_hv_lt

Path 3
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_0_tmr3:ALn
  Delay (ns):              3.867
  Arrival (ns):            3.867
  Recovery (ns):           0.104
  External Recovery (ns):   2.077
  Operating Conditions: fast_hv_lt

Path 4
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_1:ALn
  Delay (ns):              3.867
  Arrival (ns):            3.867
  Recovery (ns):           0.104
  External Recovery (ns):   2.077
  Operating Conditions: fast_hv_lt

Path 5
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_1_tmr2:ALn
  Delay (ns):              3.867
  Arrival (ns):            3.867
  Recovery (ns):           0.104
  External Recovery (ns):   2.077
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: resetn
  To: reset_syn_1_0/reset_syn_1_0/dff_0:ALn
  data required time                                    N/C
  data arrival time                          -        3.867
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        resetn (r)
               +     0.000          net: resetn
  0.000                        resetn_ibuf/U_IOPAD:PAD (r)
               +     0.369          cell: ADLIB:IOPAD_IN
  0.369                        resetn_ibuf/U_IOPAD:Y (r)
               +     0.000          net: resetn_ibuf/YIN
  0.369                        resetn_ibuf/U_IOIN:YIN (r)
               +     0.135          cell: ADLIB:IOIN_IB_E
  0.504                        resetn_ibuf/U_IOIN:Y (r)
               +     2.312          net: resetn_c
  2.816                        reset_syn_1_0/reset_syn_1_0/un1_C:A (r)
               +     0.047          cell: ADLIB:CFG3
  2.863                        reset_syn_1_0/reset_syn_1_0/un1_C:Y (r)
               +     1.004          net: reset_syn_1_0/reset_syn_1_0/un1_INTERNAL_RST_arst_i
  3.867                        reset_syn_1_0/reset_syn_1_0/dff_0:ALn (r)
                                    
  3.867                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.721          Clock generation
  N/C                          
               +     0.098          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.097          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.242          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.113          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.259          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3:Y (f)
               +     0.326          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1
  N/C                          reset_syn_1_0/reset_syn_1_0/dff_0:CLK (r)
               -     0.104          Library recovery time: ADLIB:SLE
  N/C                          reset_syn_1_0/reset_syn_1_0/dff_0:ALn


Operating Conditions : fast_hv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[25]:D
  Delay (ns):              4.654
  Slack (ns):              1.224
  Arrival (ns):           11.592
  Required (ns):          12.816
  Setup (ns):              0.000
  Minimum Period (ns):     4.776
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[25]:D
  Delay (ns):              4.649
  Slack (ns):              1.229
  Arrival (ns):           11.587
  Required (ns):          12.816
  Setup (ns):              0.000
  Minimum Period (ns):     4.771
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[33]:D
  Delay (ns):              4.596
  Slack (ns):              1.280
  Arrival (ns):           11.534
  Required (ns):          12.814
  Setup (ns):              0.000
  Minimum Period (ns):     4.720
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[25]:D
  Delay (ns):              4.594
  Slack (ns):              1.284
  Arrival (ns):           11.532
  Required (ns):          12.816
  Setup (ns):              0.000
  Minimum Period (ns):     4.716
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_tmr2[25]:D
  Delay (ns):              4.589
  Slack (ns):              1.289
  Arrival (ns):           11.527
  Required (ns):          12.816
  Setup (ns):              0.000
  Minimum Period (ns):     4.711
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0[9]:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[25]:D
  data required time                                 12.816
  data arrival time                          -       11.592
  slack                                               1.224
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.673          Clock generation
  4.673                        
               +     0.219          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.892                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  5.033                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.654          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.687                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.180          cell: ADLIB:GB
  5.867                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.427          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  6.294                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.059          cell: ADLIB:RGB
  6.353                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.585          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  6.938                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0[9]:CLK (r)
               +     0.194          cell: ADLIB:SLE
  7.132                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0[9]:Q (f)
               +     0.265          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1612
  7.397                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0_RNIMSAV[9]:C (f)
               +     0.178          cell: ADLIB:CFG3
  7.575                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d0_RNIMSAV[9]:Y (f)
               +     0.164          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_933
  7.739                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr2_RNIU15R2[9]:A (f)
               +     0.166          cell: ADLIB:CFG3
  7.905                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d1_tmr2_RNIU15R2[9]:Y (r)
               +     0.420          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1683
  8.325                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_RNICTQ95[9]:A (r)
               +     0.120          cell: ADLIB:CFG3
  8.445                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/d2_RNICTQ95[9]:Y (r)
               +     0.139          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_net_8788
  8.584                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_RNISK91G[11]:C (r)
               +     0.120          cell: ADLIB:CFG4
  8.704                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_RNISK91G[11]:Y (r)
               +     0.279          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1708
  8.983                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_RNI6LG201[10]:C (r)
               +     0.120          cell: ADLIB:CFG4
  9.103                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_RNI6LG201[10]:Y (r)
               +     0.155          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1691
  9.258                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0_a5[3]:D (r)
               +     0.157          cell: ADLIB:CFG4
  9.415                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0_a5[3]:Y (f)
               +     0.423          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1692
  9.838                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0_1[3]:C (f)
               +     0.085          cell: ADLIB:CFG4
  9.923                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0_1[3]:Y (f)
               +     0.061          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1502
  9.984                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0[3]:D (f)
               +     0.085          cell: ADLIB:CFG4
  10.069                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_wrap_mask_0[3]:Y (f)
               +     0.119          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1504
  10.188                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_asm_addr_2:D (f)
               +     0.091          cell: ADLIB:CFG4
  10.279                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_asm_addr_2:Y (r)
               +     0.699          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1234
  10.978                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_asm_fifo_wr_data_11_3_1_0_wmux[25]:B (r)
               +     0.120          cell: ADLIB:CFG4A
  11.098                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_asm_fifo_wr_data_11_3_1_0_wmux[25]:Y (r)
               +     0.081          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/MSC_net_1273
  11.179                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_asm_fifo_wr_data_11_3_1_wmux_0[25]:A (r)
               +     0.078          cell: ADLIB:CFG4A
  11.257                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_41/rd_data_asm_fifo_wr_data_11_3_1_wmux_0[25]:Y (r)
               +     0.135          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_net_6164
  11.392                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_0[25]:B (r)
               +     0.078          cell: ADLIB:CFG4
  11.470                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data_0[25]:Y (r)
               +     0.122          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_net_5001
  11.592                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[25]:D (r)
                                    
  11.592                       data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.238          Clock generation
  10.238                       
               +     0.199          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.437                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.559                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.593          net: DDR3_0_0/CCC_0/clkint_4_NET
  11.152                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.164          cell: ADLIB:GB
  11.316                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.700                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:A (r)
               +     0.052          cell: ADLIB:RGB
  11.752                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:Y (f)
               +     0.506          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
  12.258                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[25]:CLK (r)
               +     0.558          
  12.816                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.816                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_wr_data[25]:D
                                    
  12.816                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              7.665
  Arrival (ns):           11.963
  Clock to Out (ns):      11.963
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr3[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              7.619
  Arrival (ns):           11.918
  Clock to Out (ns):      11.918
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr2[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              7.594
  Arrival (ns):           11.892
  Clock to Out (ns):      11.892
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To: CTRLR_READY
  data required time                                    N/C
  data arrival time                          -       11.963
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     2.820          Clock generation
  2.820                        
               +     0.136          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  2.956                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.094          cell: ADLIB:ICB_CLKINT
  3.050                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.422          net: DDR3_0_0/CCC_0/clkint_4_NET
  3.472                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.132          cell: ADLIB:GB
  3.604                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.291          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  3.895                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:A (r)
               +     0.043          cell: ADLIB:RGB
  3.938                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y (f)
               +     0.360          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
  4.298                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  4.417                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:Q (f)
               +     0.097          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_statevl_andbuf_out_9
  4.514                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr3_RNI41I31[13]:C (f)
               +     0.104          cell: ADLIB:CFG3
  4.618                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr3_RNI41I31[13]:Y (f)
               +     5.462          net: CTRLR_READY_c
  10.080                       CTRLR_READY_obuf/U_IOTRI:D (f)
               +     0.345          cell: ADLIB:IOTRI_OB_EB
  10.425                       CTRLR_READY_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: CTRLR_READY_obuf/DOUT
  10.425                       CTRLR_READY_obuf/U_IOPAD:D (f)
               +     1.538          cell: ADLIB:IOPAD_TRI
  11.963                       CTRLR_READY_obuf/U_IOPAD:PAD (f)
               +     0.000          net: CTRLR_READY
  11.963                       CTRLR_READY (f)
                                    
  11.963                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     2.552          Clock generation
  N/C                          
                                    
  N/C                          CTRLR_READY (f)


Operating Conditions : fast_hv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last_tmr3[4]:ALn
  Delay (ns):              4.338
  Slack (ns):              1.340
  Arrival (ns):           11.316
  Required (ns):          12.656
  Recovery (ns):           0.209
  Minimum Period (ns):     4.660
  Skew (ns):               0.113
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last_tmr3[6]:ALn
  Delay (ns):              4.338
  Slack (ns):              1.340
  Arrival (ns):           11.316
  Required (ns):          12.656
  Recovery (ns):           0.209
  Minimum Period (ns):     4.660
  Skew (ns):               0.113
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7_tmr2[4]:ALn
  Delay (ns):              4.332
  Slack (ns):              1.341
  Arrival (ns):           11.310
  Required (ns):          12.651
  Recovery (ns):           0.209
  Minimum Period (ns):     4.659
  Skew (ns):               0.118
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7_tmr3[4]:ALn
  Delay (ns):              4.332
  Slack (ns):              1.341
  Arrival (ns):           11.310
  Required (ns):          12.651
  Recovery (ns):           0.209
  Minimum Period (ns):     4.659
  Skew (ns):               0.118
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last[4]:ALn
  Delay (ns):              4.337
  Slack (ns):              1.341
  Arrival (ns):           11.315
  Required (ns):          12.656
  Recovery (ns):           0.209
  Minimum Period (ns):     4.659
  Skew (ns):               0.113
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last_tmr3[4]:ALn
  data required time                                 12.656
  data arrival time                          -       11.316
  slack                                               1.340
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.673          Clock generation
  4.673                        
               +     0.219          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.892                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  5.033                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.654          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.687                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.180          cell: ADLIB:GB
  5.867                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.431          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  6.298                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3:A (r)
               +     0.059          cell: ADLIB:RGB
  6.357                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3:Y (f)
               +     0.621          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
  6.978                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK (r)
               +     0.209          cell: ADLIB:SLE
  7.187                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:Q (r)
               +     0.177          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0vl_andbuf_out
  7.364                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD:C (r)
               +     0.171          cell: ADLIB:CFG3
  7.535                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD:Y (r)
               +     2.534          net: DDR3_0_0/un1_cal_l_r_req4_arst_i
  10.069                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0:A (r)
               +     0.126          cell: ADLIB:GB
  10.195                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0:Y (r)
               +     0.433          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_Y
  10.628                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  10.687                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_RGB1_RGB0:Y (f)
               +     0.629          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_RGB1_RGB0_rgb_net_1
  11.316                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last_tmr3[4]:ALn (r)
                                    
  11.316                       data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.238          Clock generation
  10.238                       
               +     0.199          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.437                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.559                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.593          net: DDR3_0_0/CCC_0/clkint_4_NET
  11.152                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.164          cell: ADLIB:GB
  11.316                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.395          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.711                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  11.763                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.544          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  12.307                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last_tmr3[4]:CLK (r)
               +     0.558          
  12.865                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  12.656                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last_tmr3[4]:ALn
                                    
  12.656                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain TCK

SET Register to Register

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  Delay (ns):             12.101
  Slack (ns):              6.403
  Arrival (ns):           12.101
  Required (ns):          18.504
  Setup (ns):              0.000
  Minimum Period (ns):    20.524
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr3:D
  Delay (ns):             12.101
  Slack (ns):              6.403
  Arrival (ns):           12.101
  Required (ns):          18.504
  Setup (ns):              0.000
  Minimum Period (ns):    20.524
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:D
  Delay (ns):             12.100
  Slack (ns):              6.404
  Arrival (ns):           12.100
  Required (ns):          18.504
  Setup (ns):              0.000
  Minimum Period (ns):    20.522
  Operating Conditions: slow_lv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$_tmr3:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D
  Delay (ns):              0.915
  Slack (ns):             10.768
  Arrival (ns):            7.914
  Required (ns):          18.682
  Setup (ns):              0.000
  Minimum Period (ns):    11.794
  Operating Conditions: slow_lv_ht

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$_tmr3:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_tmr3:D
  Delay (ns):              0.914
  Slack (ns):             10.769
  Arrival (ns):            7.913
  Required (ns):          18.682
  Setup (ns):              0.000
  Minimum Period (ns):    11.792
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  data required time                                 18.504
  data arrival time                          -       12.101
  slack                                               6.403
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     8.262          cell: ADLIB:UJTAG_SEC
  8.262                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     1.018          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  9.280                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  9.530                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.139          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  9.669                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  9.919                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.366          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  10.285                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  10.535                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.486          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  11.021                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_1_3:A (r)
               +     0.088          cell: ADLIB:CFG3
  11.109                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_1_3:Y (f)
               +     0.110          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_1_3_Z
  11.219                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5:D (f)
               +     0.047          cell: ADLIB:CFG4
  11.266                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5:Y (f)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_Z
  11.375                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m7:B (f)
               +     0.047          cell: ADLIB:CFG3
  11.422                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m7:Y (f)
               +     0.303          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero
  11.725                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:A (f)
               +     0.047          cell: ADLIB:CFG2
  11.772                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:Y (f)
               +     0.329          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_Z
  12.101                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D (f)
                                    
  12.101                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.167          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.832                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.197          cell: ADLIB:ICB_CLKINT
  17.029                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.423          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.452                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.155          cell: ADLIB:GB
  17.607                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.352          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.959                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.056          cell: ADLIB:RGB
  18.015                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.489          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.504                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.504                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  18.504                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
                                    
  18.504                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_tmr2:D
  Delay (ns):             11.980
  Arrival (ns):           11.980
  Setup (ns):              0.000
  External Setup (ns):     6.549
  Operating Conditions: slow_lv_lt

Path 2
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_tmr3:D
  Delay (ns):             11.968
  Arrival (ns):           11.968
  Setup (ns):              0.000
  External Setup (ns):     6.537
  Operating Conditions: slow_lv_lt

Path 3
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D
  Delay (ns):             11.886
  Arrival (ns):           11.886
  Setup (ns):              0.000
  External Setup (ns):     6.455
  Operating Conditions: slow_lv_lt

Path 4
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_31_tmr3:D
  Delay (ns):             11.725
  Arrival (ns):           11.725
  Setup (ns):              0.000
  External Setup (ns):     6.274
  Operating Conditions: slow_lv_lt

Path 5
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D
  Delay (ns):             11.723
  Arrival (ns):           11.723
  Setup (ns):              0.000
  External Setup (ns):     6.273
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: TDI
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_tmr2:D
  data required time                                    N/C
  data arrival time                          -       11.980
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TDI (r)
               +     0.000          net: TDI
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     1.018          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  1.018                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  1.268                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.139          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  1.407                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  1.657                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.366          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  2.023                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  2.273                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.502          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  2.775                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.826                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]
  2.937                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.988                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y (r)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]
  3.097                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.148                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y (r)
               +     0.064          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]
  3.212                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.263                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y (r)
               +     0.759          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]
  4.022                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  4.073                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y (r)
               +     0.054          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]
  4.127                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  4.178                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y (r)
               +     0.055          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]
  4.233                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  4.284                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]
  4.403                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  4.454                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]
  4.573                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  4.624                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y (r)
               +     0.561          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]
  5.185                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  5.264                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y (r)
               +     0.067          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]
  5.331                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A (r)
               +     0.125          cell: ADLIB:CFG1
  5.456                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y (r)
               +     0.140          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]
  5.596                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  5.675                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y (r)
               +     0.071          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]
  5.746                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  5.825                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y (r)
               +     0.083          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]
  5.908                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  5.987                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y (r)
               +     0.126          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]
  6.113                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  6.192                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y (r)
               +     0.124          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]
  6.316                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  6.395                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y (r)
               +     0.078          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]
  6.473                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  6.552                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y (r)
               +     0.969          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]
  7.521                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A (r)
               +     0.083          cell: ADLIB:CFG1
  7.604                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y (r)
               +     0.063          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]
  7.667                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  7.718                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y (r)
               +     0.114          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]
  7.832                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  7.883                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y (r)
               +     0.108          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]
  7.991                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  8.042                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y (r)
               +     0.066          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]
  8.108                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  8.159                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y (r)
               +     0.051          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]
  8.210                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  8.261                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y (r)
               +     0.063          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]
  8.324                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  8.375                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y (r)
               +     0.122          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]
  8.497                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  8.548                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]
  8.659                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  8.710                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y (r)
               +     0.064          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]
  8.774                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  8.825                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]
  8.936                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  8.987                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y (r)
               +     0.610          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]
  9.597                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  9.648                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y (r)
               +     0.108          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]
  9.756                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  9.807                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y (r)
               +     0.125          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]
  9.932                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  9.983                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]
  10.094                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  10.145                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y (r)
               +     0.110          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]
  10.255                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  10.306                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]
  10.425                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  10.476                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y (r)
               +     0.776          net: COREJTAGDebug_0_0_TGT_TDI_0
  11.252                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_i_m2:D (r)
               +     0.079          cell: ADLIB:CFG4
  11.331                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_i_m2:Y (r)
               +     0.347          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/N_14441
  11.678                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_0:B (r)
               +     0.174          cell: ADLIB:CFG4
  11.852                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_0:Y (r)
               +     0.128          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_0_Z
  11.980                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_tmr2:D (r)
                                    
  11.980                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.161          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.176          cell: ADLIB:ICB_CLKINT
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.433          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.163          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.348          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:A (r)
               +     0.053          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:Y (f)
               +     0.492          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0_rgb_net_1
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A (r)
               +     0.105          cell: ADLIB:CFG4
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y (f)
               +     2.515          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A (f)
               +     0.111          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y (f)
               +     0.348          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:A (f)
               +     0.056          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:Y (r)
               +     0.470          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1_rgb_net_1
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_tmr2:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_tmr2:D


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   TDO
  Delay (ns):              1.500
  Arrival (ns):            3.506
  Clock to Out (ns):       3.506
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr3:CLK
  To:   TDO
  Delay (ns):              1.480
  Arrival (ns):            3.486
  Clock to Out (ns):       3.486
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   TDO
  Delay (ns):              1.461
  Arrival (ns):            3.467
  Clock to Out (ns):       3.467
  Operating Conditions: slow_lv_lt

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr2:CLK
  To:   TDO
  Delay (ns):              1.457
  Arrival (ns):            3.463
  Clock to Out (ns):       3.463
  Operating Conditions: slow_lv_lt

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_tmr3:CLK
  To:   TDO
  Delay (ns):              1.455
  Arrival (ns):            3.461
  Clock to Out (ns):       3.461
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To: TDO
  data required time                                    N/C
  data arrival time                          -        3.506
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.177          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  0.177                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.203          cell: ADLIB:ICB_CLKINT
  0.380                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.476          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  0.856                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.179          cell: ADLIB:GB
  1.035                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.384          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  1.419                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:A (r)
               +     0.061          cell: ADLIB:RGB
  1.480                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:Y (f)
               +     0.526          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0_rgb_net_1
  2.006                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK (r)
               +     0.218          cell: ADLIB:SLE
  2.224                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:Q (r)
               +     0.107          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRVvl_andbuf_out
  2.331                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr2_RNILPPF:C (r)
               +     0.148          cell: ADLIB:CFG3
  2.479                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr2_RNILPPF:Y (r)
               +     0.115          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODRVInt[0]
  2.594                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:B (r)
               +     0.083          cell: ADLIB:CFG2
  2.677                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:Y (r)
               +     0.829          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]
  3.506                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  3.506                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO (r)
               +     0.000          net: TDO
  3.506                        TDO (r)
                                    
  3.506                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
                                    
  N/C                          TDO (r)


Operating Conditions : slow_lv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:ALn
  Delay (ns):              6.370
  Slack (ns):             11.937
  Arrival (ns):            6.370
  Required (ns):          18.307
  Recovery (ns):           0.197
  Minimum Period (ns):     9.456
  Skew (ns):              -1.839
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr3:ALn
  Delay (ns):              6.370
  Slack (ns):             11.937
  Arrival (ns):            6.370
  Required (ns):          18.307
  Recovery (ns):           0.197
  Minimum Period (ns):     9.456
  Skew (ns):              -1.839
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn
  Delay (ns):              6.370
  Slack (ns):             11.937
  Arrival (ns):            6.370
  Required (ns):          18.307
  Recovery (ns):           0.197
  Minimum Period (ns):     9.456
  Skew (ns):              -1.839
  Operating Conditions: slow_lv_lt

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb_tmr2:ALn
  Delay (ns):              6.370
  Slack (ns):             11.937
  Arrival (ns):            6.370
  Required (ns):          18.307
  Recovery (ns):           0.197
  Minimum Period (ns):     9.456
  Skew (ns):              -1.839
  Operating Conditions: slow_lv_lt

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb_tmr3:ALn
  Delay (ns):              6.370
  Slack (ns):             11.937
  Arrival (ns):            6.370
  Required (ns):          18.307
  Recovery (ns):           0.197
  Minimum Period (ns):     9.456
  Skew (ns):              -1.839
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:ALn
  data required time                                 18.307
  data arrival time                          -        6.370
  slack                                              11.937
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     3.341          cell: ADLIB:UJTAG_SEC
  3.341                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB (r)
               +     1.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB
  4.461                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A (r)
               +     0.250          cell: ADLIB:CFG1D
  4.711                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y (r)
               +     0.149          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_2
  4.860                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A (r)
               +     0.250          cell: ADLIB:CFG1D
  5.110                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y (r)
               +     0.153          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_3
  5.263                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A (r)
               +     0.250          cell: ADLIB:CFG1D
  5.513                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y (r)
               +     0.857          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst
  6.370                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:ALn (r)
                                    
  6.370                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.167          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.832                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.197          cell: ADLIB:ICB_CLKINT
  17.029                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.423          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.452                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.155          cell: ADLIB:GB
  17.607                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.352          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.959                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.056          cell: ADLIB:RGB
  18.015                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.489          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.504                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:CLK (r)
               +     0.000          
  18.504                       clock reconvergence pessimism
               -     0.197          Library recovery time: ADLIB:SLE
  18.307                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:ALn
                                    
  18.307                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

