// Seed: 1405456834
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wire id_5, id_6, id_7, id_8 = id_6;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4 = id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_4
  );
  wire id_5, id_6;
  assign id_2[1] = -1;
  wire id_7;
  wire id_8;
endmodule
