INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XLINIX/viv_projects/project_14/assigment_a132.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XLINIX/viv_projects/project_14/assigment_a132.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
