<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:synthFlowMode="None" bd:tool_version="2014.4" bd:top="axis_to_fifo" bd:version="1.00.a">

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>axis_to_fifo</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:parameters>
      <spirit:parameter>
        <spirit:name>isTop</spirit:name>
        <spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value>
      </spirit:parameter>
    </spirit:parameters>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>FIFO_WR</spirit:name>
        <spirit:slave/>
        <spirit:busType spirit:library="interface" spirit:name="fifo_write" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="fifo_write_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>FIFO_RD</spirit:name>
        <spirit:slave/>
        <spirit:busType spirit:library="interface" spirit:name="fifo_read" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="fifo_read_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="axis_to_fifo_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>FIFO_RD_RST</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>S_AXIS_CLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>FIFO_RD_CLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>axis_to_fifo_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:componentInstances>
      <spirit:componentInstance>
        <spirit:instanceName>fifo_gen_axis_to_fifo</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="fifo_generator" spirit:vendor="xilinx.com" spirit:version="12.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">axis_to_fifo_fifo_generator_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Fifo_Implementation">Independent_Clocks_Block_RAM</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="synchronization_stages">3</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Input_Data_Width">32</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Output_Data_Width">32</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Full_Flags_Reset_Value">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Use_Dout_Reset">true</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
    </spirit:componentInstances>
    <spirit:interconnections/>
    <spirit:adHocConnections>
      <spirit:adHocConnection>
        <spirit:name>rst_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="FIFO_RD_RST"/>
        <spirit:internalPortReference spirit:componentRef="fifo_gen_axis_to_fifo" spirit:portRef="rst"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>wr_clk_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="S_AXIS_CLK"/>
        <spirit:internalPortReference spirit:componentRef="fifo_gen_axis_to_fifo" spirit:portRef="wr_clk"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>rd_clk_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="FIFO_RD_CLK"/>
        <spirit:internalPortReference spirit:componentRef="fifo_gen_axis_to_fifo" spirit:portRef="rd_clk"/>
      </spirit:adHocConnection>
    </spirit:adHocConnections>
    <spirit:hierConnections>
      <spirit:hierConnection spirit:interfaceRef="FIFO_WR/FIFO_WRITE_1">
        <spirit:activeInterface spirit:busRef="FIFO_WRITE" spirit:componentRef="fifo_gen_axis_to_fifo"/>
      </spirit:hierConnection>
      <spirit:hierConnection spirit:interfaceRef="FIFO_RD/FIFO_READ_1">
        <spirit:activeInterface spirit:busRef="FIFO_READ" spirit:componentRef="fifo_gen_axis_to_fifo"/>
      </spirit:hierConnection>
    </spirit:hierConnections>
  </spirit:design>

</bd:repository>
