#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fb66fe0400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fb66fdc7b0 .scope module, "adder_fu_tb" "adder_fu_tb" 3 3;
 .timescale -9 -12;
P_000001fb66fddcb0 .param/l "num_inputs" 1 3 7, +C4<00000000000000000000000000000100>;
P_000001fb66fddce8 .param/l "total_inputs" 1 3 8, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_000001fb66fddd20 .param/l "width" 1 3 6, +C4<00000000000000000000000000010000>;
v000001fb6703af10_0 .array/port v000001fb6703af10, 0;
L_000001fb66fc4290 .functor BUFZ 16, v000001fb6703af10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fb6703af10_1 .array/port v000001fb6703af10, 1;
L_000001fb66fc48b0 .functor BUFZ 16, v000001fb6703af10_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fb6703af10_2 .array/port v000001fb6703af10, 2;
L_000001fb66fc3ff0 .functor BUFZ 16, v000001fb6703af10_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fb6703af10_3 .array/port v000001fb6703af10, 3;
L_000001fb66fc45a0 .functor BUFZ 16, v000001fb6703af10_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fb6703af10_4 .array/port v000001fb6703af10, 4;
L_000001fb66fc4a70 .functor BUFZ 16, v000001fb6703af10_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fb6703af10_5 .array/port v000001fb6703af10, 5;
L_000001fb66fc40d0 .functor BUFZ 16, v000001fb6703af10_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fb6703af10_6 .array/port v000001fb6703af10, 6;
L_000001fb66fc4ae0 .functor BUFZ 16, v000001fb6703af10_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fb6703af10_7 .array/port v000001fb6703af10, 7;
L_000001fb66fc4920 .functor BUFZ 16, v000001fb6703af10_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001fb66fc4140 .functor BUFZ 16, v000001fb66faf3e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001fb66fc41b0 .functor BUFZ 16, v000001fb670393c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001fb66fc3c00 .functor BUFZ 16, v000001fb670386a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001fb66fc3c70 .functor BUFZ 16, v000001fb67038d80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001fb67039e30_0 .net "ack", 0 0, v000001fb67039750_0;  1 drivers
v000001fb6703ad30_0 .var "clk", 0 0;
v000001fb6703add0_0 .var "config_in", 15 0;
v000001fb6703ae70_0 .net "dest_info", 3 0, L_000001fb67039890;  1 drivers
v000001fb6703af10 .array "inputs", 0 7, 15 0;
v000001fb6703a650_0 .var "on_off", 0 0;
v000001fb6703a0b0 .array "outputs", 0 3;
v000001fb6703a0b0_0 .net v000001fb6703a0b0 0, 15 0, L_000001fb66fc4140; 1 drivers
v000001fb6703a0b0_1 .net v000001fb6703a0b0 1, 15 0, L_000001fb66fc41b0; 1 drivers
v000001fb6703a0b0_2 .net v000001fb6703a0b0 2, 15 0, L_000001fb66fc3c00; 1 drivers
v000001fb6703a0b0_3 .net v000001fb6703a0b0 3, 15 0, L_000001fb66fc3c70; 1 drivers
v000001fb6703a1f0_0 .var "reset", 0 0;
S_000001fb66fe0020 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 49, 3 49 0, S_000001fb66fdc7b0;
 .timescale -9 -12;
v000001fb66fdafd0_0 .var/2s "i", 31 0;
S_000001fb66fe26b0 .scope module, "adder_fu_inst" "adder_fu" 3 24, 4 10 0, S_000001fb66fdc7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 128 "inputs";
    .port_info 3 /INPUT 1 "on_off";
    .port_info 4 /INPUT 16 "config_in";
    .port_info 5 /OUTPUT 64 "outputs";
    .port_info 6 /OUTPUT 4 "dest_info";
    .port_info 7 /OUTPUT 1 "ack";
P_000001fb66fe59d0 .param/l "num_inputs" 0 4 12, +C4<00000000000000000000000000000100>;
P_000001fb66fe5a08 .param/l "total_inputs" 0 4 13, +C4<000000000000000000000000000001000>;
P_000001fb66fe5a40 .param/l "width" 0 4 11, +C4<00000000000000000000000000010000>;
v000001fb67039ed0_0 .var "a1_on_off", 0 0;
v000001fb67039f70_0 .var "a2_on_off", 0 0;
v000001fb670399d0_0 .var "a3_on_off", 0 0;
v000001fb6703a290_0 .var "a4_on_off", 0 0;
v000001fb67039750_0 .var "ack", 0 0;
v000001fb67039a70_0 .net "ack1", 0 0, v000001fb66fb4410_0;  1 drivers
v000001fb6703a150_0 .net "ack2", 0 0, v000001fb67039320_0;  1 drivers
v000001fb67039cf0_0 .net "ack3", 0 0, v000001fb670391e0_0;  1 drivers
v000001fb6703a470_0 .net "ack4", 0 0, v000001fb670387e0_0;  1 drivers
v000001fb6703aa10_0 .net "adder_config", 1 0, L_000001fb670394d0;  1 drivers
v000001fb6703a330_0 .net "carry1", 0 0, v000001fb66fddd60_0;  1 drivers
v000001fb6703a010_0 .net "carry2", 0 0, v000001fb67039140_0;  1 drivers
v000001fb6703a510_0 .net "carry3", 0 0, v000001fb67038560_0;  1 drivers
v000001fb67039bb0_0 .net "carry4", 0 0, v000001fb6703a8d0_0;  1 drivers
v000001fb6703a3d0_0 .net "clk", 0 0, v000001fb6703ad30_0;  1 drivers
v000001fb6703a5b0_0 .net "config_in", 15 0, v000001fb6703add0_0;  1 drivers
v000001fb67039930_0 .net "dest_info", 3 0, L_000001fb67039890;  alias, 1 drivers
v000001fb670397f0 .array "inputs", 0 7;
v000001fb670397f0_0 .net v000001fb670397f0 0, 15 0, L_000001fb66fc4290; 1 drivers
v000001fb670397f0_1 .net v000001fb670397f0 1, 15 0, L_000001fb66fc48b0; 1 drivers
v000001fb670397f0_2 .net v000001fb670397f0 2, 15 0, L_000001fb66fc3ff0; 1 drivers
v000001fb670397f0_3 .net v000001fb670397f0 3, 15 0, L_000001fb66fc45a0; 1 drivers
v000001fb670397f0_4 .net v000001fb670397f0 4, 15 0, L_000001fb66fc4a70; 1 drivers
v000001fb670397f0_5 .net v000001fb670397f0 5, 15 0, L_000001fb66fc40d0; 1 drivers
v000001fb670397f0_6 .net v000001fb670397f0 6, 15 0, L_000001fb66fc4ae0; 1 drivers
v000001fb670397f0_7 .net v000001fb670397f0 7, 15 0, L_000001fb66fc4920; 1 drivers
v000001fb6703ac90_0 .net "on_off", 0 0, v000001fb6703a650_0;  1 drivers
v000001fb67039c50 .array "outputs", 0 3;
v000001fb67039c50_0 .net v000001fb67039c50 0, 15 0, v000001fb66faf3e0_0; 1 drivers
v000001fb67039c50_1 .net v000001fb67039c50 1, 15 0, v000001fb670393c0_0; 1 drivers
v000001fb67039c50_2 .net v000001fb67039c50 2, 15 0, v000001fb670386a0_0; 1 drivers
v000001fb67039c50_3 .net v000001fb67039c50 3, 15 0, v000001fb67038d80_0; 1 drivers
v000001fb67039d90_0 .net "reset", 0 0, v000001fb6703a1f0_0;  1 drivers
L_000001fb670394d0 .part v000001fb6703add0_0, 0, 2;
L_000001fb67039890 .part v000001fb6703add0_0, 2, 4;
L_000001fb67039570 .part v000001fb6703add0_0, 0, 1;
L_000001fb6703afb0 .part v000001fb6703add0_0, 1, 1;
L_000001fb6703a6f0 .part v000001fb6703add0_0, 0, 1;
S_000001fb66fe13b0 .scope module, "adder1" "half_adder" 4 71, 5 1 0, S_000001fb66fe26b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /OUTPUT 16 "c";
    .port_info 5 /OUTPUT 1 "carry_out";
    .port_info 6 /OUTPUT 1 "ack";
    .port_info 7 /INPUT 1 "on_off";
P_000001fb66fe3fd0 .param/l "width" 0 5 1, +C4<00000000000000000000000000010000>;
v000001fb66fe2840_0 .net "a", 15 0, L_000001fb66fc4290;  alias, 1 drivers
v000001fb66fb4410_0 .var "ack", 0 0;
v000001fb66fb05e0_0 .net "b", 15 0, L_000001fb66fc48b0;  alias, 1 drivers
v000001fb66faf3e0_0 .var "c", 15 0;
v000001fb66fddd60_0 .var "carry_out", 0 0;
v000001fb66fe1540_0 .net "clk", 0 0, v000001fb6703ad30_0;  alias, 1 drivers
v000001fb66fe15e0_0 .net "on_off", 0 0, v000001fb67039ed0_0;  1 drivers
v000001fb66fe1680_0 .net "reset", 0 0, v000001fb6703a1f0_0;  alias, 1 drivers
E_000001fb66fe3850 .event posedge, v000001fb66fe1540_0;
S_000001fb66fbdf80 .scope module, "adder2" "full_adder" 4 82, 6 1 0, S_000001fb66fe26b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /INPUT 1 "carry_listen";
    .port_info 9 /INPUT 1 "on_off";
P_000001fb66fe38d0 .param/l "width" 0 6 1, +C4<00000000000000000000000000010000>;
v000001fb66fbe1c0_0 .net "a", 15 0, L_000001fb66fc3ff0;  alias, 1 drivers
v000001fb67039320_0 .var "ack", 0 0;
v000001fb67038a60_0 .net "b", 15 0, L_000001fb66fc45a0;  alias, 1 drivers
v000001fb670393c0_0 .var "c", 15 0;
v000001fb67039000_0 .net "carry_in", 0 0, v000001fb66fddd60_0;  alias, 1 drivers
v000001fb67038e20_0 .net "carry_listen", 0 0, L_000001fb67039570;  1 drivers
v000001fb67039140_0 .var "carry_out", 0 0;
v000001fb670389c0_0 .net "clk", 0 0, v000001fb6703ad30_0;  alias, 1 drivers
v000001fb670390a0_0 .net "on_off", 0 0, v000001fb67039f70_0;  1 drivers
v000001fb67038b00_0 .net "reset", 0 0, v000001fb6703a1f0_0;  alias, 1 drivers
S_000001fb66fbe260 .scope module, "adder3" "full_adder" 4 95, 6 1 0, S_000001fb66fe26b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /INPUT 1 "carry_listen";
    .port_info 9 /INPUT 1 "on_off";
P_000001fb66fe3ed0 .param/l "width" 0 6 1, +C4<00000000000000000000000000010000>;
v000001fb67038ba0_0 .net "a", 15 0, L_000001fb66fc4a70;  alias, 1 drivers
v000001fb670391e0_0 .var "ack", 0 0;
v000001fb67038740_0 .net "b", 15 0, L_000001fb66fc40d0;  alias, 1 drivers
v000001fb670386a0_0 .var "c", 15 0;
v000001fb67038f60_0 .net "carry_in", 0 0, v000001fb67039140_0;  alias, 1 drivers
v000001fb670384c0_0 .net "carry_listen", 0 0, L_000001fb6703afb0;  1 drivers
v000001fb67038560_0 .var "carry_out", 0 0;
v000001fb67038ec0_0 .net "clk", 0 0, v000001fb6703ad30_0;  alias, 1 drivers
v000001fb67038c40_0 .net "on_off", 0 0, v000001fb670399d0_0;  1 drivers
v000001fb67038600_0 .net "reset", 0 0, v000001fb6703a1f0_0;  alias, 1 drivers
S_000001fb66fc91a0 .scope module, "adder4" "full_adder" 4 108, 6 1 0, S_000001fb66fe26b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /INPUT 1 "carry_listen";
    .port_info 9 /INPUT 1 "on_off";
P_000001fb66fe3a90 .param/l "width" 0 6 1, +C4<00000000000000000000000000010000>;
v000001fb67038ce0_0 .net "a", 15 0, L_000001fb66fc4ae0;  alias, 1 drivers
v000001fb670387e0_0 .var "ack", 0 0;
v000001fb67039280_0 .net "b", 15 0, L_000001fb66fc4920;  alias, 1 drivers
v000001fb67038d80_0 .var "c", 15 0;
v000001fb67038880_0 .net "carry_in", 0 0, v000001fb67038560_0;  alias, 1 drivers
v000001fb67038920_0 .net "carry_listen", 0 0, L_000001fb6703a6f0;  1 drivers
v000001fb6703a8d0_0 .var "carry_out", 0 0;
v000001fb6703aab0_0 .net "clk", 0 0, v000001fb6703ad30_0;  alias, 1 drivers
v000001fb67039b10_0 .net "on_off", 0 0, v000001fb6703a290_0;  1 drivers
v000001fb6703b370_0 .net "reset", 0 0, v000001fb6703a1f0_0;  alias, 1 drivers
    .scope S_000001fb66fe13b0;
T_0 ;
    %wait E_000001fb66fe3850;
    %load/vec4 v000001fb66fe1680_0;
    %flag_set/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fb66fe15e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fb66faf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb66fddd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb66fb4410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fb66fe2840_0;
    %pad/u 17;
    %load/vec4 v000001fb66fb05e0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001fb66faf3e0_0, 0;
    %assign/vec4 v000001fb66fddd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb66fb4410_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fb66fbdf80;
T_1 ;
    %wait E_000001fb66fe3850;
    %load/vec4 v000001fb67038b00_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v000001fb670390a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fb670393c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb67039140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb67039320_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fb67038e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v000001fb66fbe1c0_0;
    %pad/u 17;
    %load/vec4 v000001fb67038a60_0;
    %pad/u 17;
    %add;
    %load/vec4 v000001fb67039000_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001fb670393c0_0, 0;
    %assign/vec4 v000001fb67039140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb67039320_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001fb66fbe1c0_0;
    %pad/u 17;
    %load/vec4 v000001fb67038a60_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001fb670393c0_0, 0;
    %assign/vec4 v000001fb67039140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb67039320_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fb66fbe260;
T_2 ;
    %wait E_000001fb66fe3850;
    %load/vec4 v000001fb67038600_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001fb67038c40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fb670386a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb67038560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb670391e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fb670384c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v000001fb67038ba0_0;
    %pad/u 17;
    %load/vec4 v000001fb67038740_0;
    %pad/u 17;
    %add;
    %load/vec4 v000001fb67038f60_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001fb670386a0_0, 0;
    %assign/vec4 v000001fb67038560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb670391e0_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001fb67038ba0_0;
    %pad/u 17;
    %load/vec4 v000001fb67038740_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001fb670386a0_0, 0;
    %assign/vec4 v000001fb67038560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb670391e0_0, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fb66fc91a0;
T_3 ;
    %wait E_000001fb66fe3850;
    %load/vec4 v000001fb6703b370_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v000001fb67039b10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fb67038d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb6703a8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb670387e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fb67038920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v000001fb67038ce0_0;
    %pad/u 17;
    %load/vec4 v000001fb67039280_0;
    %pad/u 17;
    %add;
    %load/vec4 v000001fb67038880_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001fb67038d80_0, 0;
    %assign/vec4 v000001fb6703a8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb670387e0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001fb67038ce0_0;
    %pad/u 17;
    %load/vec4 v000001fb67039280_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001fb67038d80_0, 0;
    %assign/vec4 v000001fb6703a8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb670387e0_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fb66fe26b0;
T_4 ;
    %wait E_000001fb66fe3850;
    %load/vec4 v000001fb67039d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb67039ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb67039f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb670399d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb6703a290_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fb6703aa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb67039ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb67039f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb670399d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb6703a290_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v000001fb6703ac90_0;
    %assign/vec4 v000001fb67039ed0_0, 0;
    %load/vec4 v000001fb6703ac90_0;
    %assign/vec4 v000001fb67039f70_0, 0;
    %load/vec4 v000001fb6703ac90_0;
    %assign/vec4 v000001fb670399d0_0, 0;
    %load/vec4 v000001fb6703ac90_0;
    %assign/vec4 v000001fb6703a290_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v000001fb6703ac90_0;
    %assign/vec4 v000001fb67039ed0_0, 0;
    %load/vec4 v000001fb6703ac90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.7, 8;
    %load/vec4 v000001fb67039a70_0;
    %and;
T_4.7;
    %assign/vec4 v000001fb67039f70_0, 0;
    %load/vec4 v000001fb6703ac90_0;
    %assign/vec4 v000001fb670399d0_0, 0;
    %load/vec4 v000001fb6703ac90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.8, 8;
    %load/vec4 v000001fb67039cf0_0;
    %and;
T_4.8;
    %assign/vec4 v000001fb6703a290_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v000001fb6703ac90_0;
    %assign/vec4 v000001fb67039ed0_0, 0;
    %load/vec4 v000001fb6703ac90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.9, 8;
    %load/vec4 v000001fb67039a70_0;
    %and;
T_4.9;
    %assign/vec4 v000001fb67039f70_0, 0;
    %load/vec4 v000001fb6703ac90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v000001fb6703a150_0;
    %and;
T_4.10;
    %assign/vec4 v000001fb670399d0_0, 0;
    %load/vec4 v000001fb6703ac90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.11, 8;
    %load/vec4 v000001fb67039cf0_0;
    %and;
T_4.11;
    %assign/vec4 v000001fb6703a290_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %load/vec4 v000001fb6703a470_0;
    %assign/vec4 v000001fb67039750_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fb66fdc7b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb6703ad30_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v000001fb6703ad30_0;
    %inv;
    %store/vec4 v000001fb6703ad30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001fb66fdc7b0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb6703a1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb6703a650_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fb6703add0_0, 0, 16;
    %fork t_1, S_000001fb66fe0020;
    %jmp t_0;
    .scope S_000001fb66fe0020;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb66fdafd0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001fb66fdafd0_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001fb66fdafd0_0;
    %muli 10000, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v000001fb66fdafd0_0;
    %store/vec4a v000001fb6703af10, 4, 0;
    %load/vec4 v000001fb66fdafd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001fb66fdafd0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001fb66fdc7b0;
t_0 %join;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb6703a1f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fb6703add0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb6703a650_0, 0, 1;
    %delay 90000, 0;
    %vpi_call/w 3 61 "$display", "4x16b Adders:" {0 0 0};
    %vpi_call/w 3 62 "$display", "outputs[0] = %0d, outputs[1] = %0d, outputs[2] = %0d, outputs[3] = %0d", v000001fb6703a0b0_0, v000001fb6703a0b0_1, v000001fb6703a0b0_2, v000001fb6703a0b0_3 {0 0 0};
    %vpi_call/w 3 63 "$display", "dest_info = %0d, ack = %0b", v000001fb6703ae70_0, v000001fb67039e30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001fb6703add0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb6703a650_0, 0, 1;
    %delay 90000, 0;
    %vpi_call/w 3 70 "$display", "2x32b Adders:" {0 0 0};
    %vpi_call/w 3 71 "$display", "outputs[0] = %0d, outputs[1] = %0d, outputs[2] = %0d, outputs[3] = %0d", v000001fb6703a0b0_0, v000001fb6703a0b0_1, v000001fb6703a0b0_2, v000001fb6703a0b0_3 {0 0 0};
    %vpi_call/w 3 72 "$display", "dest_info = %0d, ack = %0b", v000001fb6703ae70_0, v000001fb67039e30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001fb6703add0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb6703a650_0, 0, 1;
    %delay 90000, 0;
    %vpi_call/w 3 79 "$display", "1x64b Adder:" {0 0 0};
    %vpi_call/w 3 80 "$display", "outputs[0] = %0d, outputs[1] = %0d, outputs[2] = %0d, outputs[3] = %0d", v000001fb6703a0b0_0, v000001fb6703a0b0_1, v000001fb6703a0b0_2, v000001fb6703a0b0_3 {0 0 0};
    %vpi_call/w 3 81 "$display", "dest_info = %0d, ack = %0b", v000001fb6703ae70_0, v000001fb67039e30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001fb6703add0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb6703a650_0, 0, 1;
    %delay 80000, 0;
    %vpi_call/w 3 88 "$display", "Invalid Config:" {0 0 0};
    %vpi_call/w 3 89 "$display", "outputs[0] = %0d, outputs[1] = %0d, outputs[2] = %0d, outputs[3] = %0d", v000001fb6703a0b0_0, v000001fb6703a0b0_1, v000001fb6703a0b0_2, v000001fb6703a0b0_3 {0 0 0};
    %vpi_call/w 3 90 "$display", "dest_info = %0d, ack = %0b", v000001fb6703ae70_0, v000001fb67039e30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 52, 0, 16;
    %store/vec4 v000001fb6703add0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb6703a650_0, 0, 1;
    %delay 80000, 0;
    %vpi_call/w 3 97 "$display", "dest_info test:" {0 0 0};
    %vpi_call/w 3 98 "$display", "outputs[0] = %0d, outputs[1] = %0d, outputs[2] = %0d, outputs[3] = %0d", v000001fb6703a0b0_0, v000001fb6703a0b0_1, v000001fb6703a0b0_2, v000001fb6703a0b0_3 {0 0 0};
    %vpi_call/w 3 99 "$display", "dest_info = %0d, ack = %0b", v000001fb6703ae70_0, v000001fb67039e30_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "adder_fu_tb.sv";
    "../../../src/v_tile/adder_fu/adder_fu.sv";
    "./../../../src/v_tile/adder_fu/half_adder.sv";
    "./../../../src/v_tile/adder_fu/full_adder.sv";
