INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
