--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 19.670 ns
From           : slot_id[1]
To             : dispatch:cc_dispatch_block|altsyncram:buf|altsyncram_a9p3:auto_generated|ram_block1a2~porta_datain_reg21
From Clock     : --
To Clock       : inclk14
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.903 ns
From           : cc_reset:cc_reset_block|current_state2.DONE_SUBRACK_BCLR
To             : ttl_tx1
From Clock     : fibre_rx_clkr
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.243 ns
From           : manchester_sigdet
To             : ylw_led
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.526 ns
From           : fibre_rx_data[1]
To             : issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|dpram_i4v:fiforam|altsyncram_9nf1:altsyncram6|ram_block7a1~porta_datain_reg0
From Clock     : --
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.148 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 50.37 MHz ( period = 19.852 ns )
From           : frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[29]
To             : sync_gen:sync_gen_slave|sync_gen_core:sgc|current_state.SEND_BIT0
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 1.580 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reg:par_id_reg|reg_o[7]
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a24~porta_address_reg4
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 3.415 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 151.86 MHz ( period = 6.585 ns )
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver_a|binary_counter:sample_counter|count[0]
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver_a|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14|ram_block15a28~porta_datain_reg31
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'fibre_rx_clkr'
Slack          : 13.865 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 163.00 MHz ( period = 6.135 ns )
From           : cc_reset:cc_reset_block|current_state2.DONE_SUBRACK_BCLR
To             : cc_reset:cc_reset_block|us_timer:timeout_timer2|us_count[29]
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'manch_pll:manch_pll_block|altpll:altpll_component|_clk0'
Slack          : 18.746 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 398.72 MHz ( period = 2.508 ns )
From           : dv_rx:dv_rx_slave|manch_dat_temp
To             : dv_rx:dv_rx_slave|manch_dat~0
From Clock     : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
To Clock       : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 34.871 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 194.97 MHz ( period = 5.129 ns )
From           : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|pres_state.IDLE
To             : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|pres_state.SEND_BYTE1
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'fibre_rx_clkr'
Slack          : 0.445 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|a_graycounter_v16:wrptr_g|counter5a[7]~3
To             : issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|a_graycounter_v16:wrptr_g|counter5a[7]~3
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.643 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|cmd_translator:i_cmd_translator|f_rx_card_addr[3]
To             : issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|reg:card_addr_reg|reg_o[3]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'manch_pll:manch_pll_block|altpll:altpll_component|_clk0'
Slack          : 0.665 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : dv_rx:dv_rx_slave|shift_reg:rx_buffer|reg[5]
To             : dv_rx:dv_rx_slave|shift_reg:rx_buffer|reg[6]
From Clock     : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
To Clock       : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 0.666 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|alt_synch_pipe_lc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe9|dffe10a[4]
To             : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|alt_synch_pipe_lc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe9|dffe11a[4]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 0.683 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver_b|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|cntr_aua:cntr1|safe_q[4]
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver_b|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dffe7a[4]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 2.989 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a22~porta_datain_reg4
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a22~porta_memory_reg4
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

