
Pokemon_Legends_ZA_Macros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6e4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  0800b874  0800b874  0000c874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcec  0800bcec  0000d19c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bcec  0800bcec  0000ccec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcf4  0800bcf4  0000d19c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800bcf4  0800bcf4  0000ccf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bcfc  0800bcfc  0000ccfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000019c  20000000  0800bd00  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a6c  2000019c  0800be9c  0000d19c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c08  0800be9c  0000dc08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d19c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ae81  00000000  00000000  0000d1cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004bde  00000000  00000000  0002804d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001610  00000000  00000000  0002cc30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010b6  00000000  00000000  0002e240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a127  00000000  00000000  0002f2f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ec1a  00000000  00000000  0005941d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da009  00000000  00000000  00078037  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152040  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061c4  00000000  00000000  00152084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00158248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000019c 	.word	0x2000019c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b85c 	.word	0x0800b85c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001a0 	.word	0x200001a0
 80001cc:	0800b85c 	.word	0x0800b85c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <USBD_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
extern USB_JoystickReport_Output joystick_output;
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
 8000288:	460b      	mov	r3, r1
 800028a:	70fb      	strb	r3, [r7, #3]

  uint8_t ret = 0;
 800028c:	2300      	movs	r3, #0
 800028e:	73fb      	strb	r3, [r7, #15]
  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8000290:	4b16      	ldr	r3, [pc, #88]	@ (80002ec <USBD_HID_Init+0x6c>)
 8000292:	7819      	ldrb	r1, [r3, #0]
 8000294:	2340      	movs	r3, #64	@ 0x40
 8000296:	2203      	movs	r2, #3
 8000298:	6878      	ldr	r0, [r7, #4]
 800029a:	f004 f98b 	bl	80045b4 <USBD_LL_OpenEP>

  /* Open EP OUT */
  pdev->pClassData = USBD_malloc(sizeof (USBD_HID_HandleTypeDef));
 800029e:	2010      	movs	r0, #16
 80002a0:	f004 fb74 	bl	800498c <USBD_static_malloc>
 80002a4:	4602      	mov	r2, r0
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  USBD_LL_PrepareReceive(pdev, HID_EPOUT_ADDR, (uint8_t*)&joystick_output, sizeof(USB_JoystickReport_Output));
 80002ac:	2308      	movs	r3, #8
 80002ae:	4a10      	ldr	r2, [pc, #64]	@ (80002f0 <USBD_HID_Init+0x70>)
 80002b0:	2102      	movs	r1, #2
 80002b2:	6878      	ldr	r0, [r7, #4]
 80002b4:	f004 fafa 	bl	80048ac <USBD_LL_PrepareReceive>
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 80002b8:	4b0c      	ldr	r3, [pc, #48]	@ (80002ec <USBD_HID_Init+0x6c>)
 80002ba:	7819      	ldrb	r1, [r3, #0]
 80002bc:	2340      	movs	r3, #64	@ 0x40
 80002be:	2203      	movs	r2, #3
 80002c0:	6878      	ldr	r0, [r7, #4]
 80002c2:	f004 f977 	bl	80045b4 <USBD_LL_OpenEP>

  if (pdev->pClassData == NULL)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d102      	bne.n	80002d6 <USBD_HID_Init+0x56>
	  ret = 1;
 80002d0:	2301      	movs	r3, #1
 80002d2:	73fb      	strb	r3, [r7, #15]
 80002d4:	e004      	b.n	80002e0 <USBD_HID_Init+0x60>
  else
  {
	  ((USBD_HID_HandleTypeDef*)pdev->pClassData)->state = USBD_HID_IDLE;
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80002dc:	2200      	movs	r2, #0
 80002de:	731a      	strb	r2, [r3, #12]
  }


  return ret;
 80002e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80002e2:	4618      	mov	r0, r3
 80002e4:	3710      	adds	r7, #16
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	200000d2 	.word	0x200000d2
 80002f0:	20000290 	.word	0x20000290

080002f4 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
 80002fc:	460b      	mov	r3, r1
 80002fe:	70fb      	strb	r3, [r7, #3]
	  /* Close HID EPs */
	  USBD_LL_CloseEP(pdev,
 8000300:	2181      	movs	r1, #129	@ 0x81
 8000302:	6878      	ldr	r0, [r7, #4]
 8000304:	f004 f994 	bl	8004630 <USBD_LL_CloseEP>
	                  HID_EPIN_ADDR);

	  /* FRee allocated memory */
	  if(pdev->pClassData != NULL)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800030e:	2b00      	cmp	r3, #0
 8000310:	d009      	beq.n	8000326 <USBD_HID_DeInit+0x32>
	  {
	    USBD_free(pdev->pClassData);
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000318:	4618      	mov	r0, r3
 800031a:	f004 fb45 	bl	80049a8 <USBD_static_free>
	    pdev->pClassData = NULL;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	2200      	movs	r2, #0
 8000322:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
	  }

	  return USBD_OK;
 8000326:	2300      	movs	r3, #0
}
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b086      	sub	sp, #24
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 800033a:	2300      	movs	r3, #0
 800033c:	82fb      	strh	r3, [r7, #22]
  uint8_t *pbuf = NULL;
 800033e:	2300      	movs	r3, #0
 8000340:	613b      	str	r3, [r7, #16]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000348:	60fb      	str	r3, [r7, #12]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800034a:	683b      	ldr	r3, [r7, #0]
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000352:	2b00      	cmp	r3, #0
 8000354:	d044      	beq.n	80003e0 <USBD_HID_Setup+0xb0>
 8000356:	2b20      	cmp	r3, #32
 8000358:	f040 8080 	bne.w	800045c <USBD_HID_Setup+0x12c>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800035c:	683b      	ldr	r3, [r7, #0]
 800035e:	785b      	ldrb	r3, [r3, #1]
 8000360:	3b02      	subs	r3, #2
 8000362:	2b09      	cmp	r3, #9
 8000364:	d835      	bhi.n	80003d2 <USBD_HID_Setup+0xa2>
 8000366:	a201      	add	r2, pc, #4	@ (adr r2, 800036c <USBD_HID_Setup+0x3c>)
 8000368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800036c:	080003c3 	.word	0x080003c3
 8000370:	080003a3 	.word	0x080003a3
 8000374:	080003d3 	.word	0x080003d3
 8000378:	080003d3 	.word	0x080003d3
 800037c:	080003d3 	.word	0x080003d3
 8000380:	080003d3 	.word	0x080003d3
 8000384:	080003d3 	.word	0x080003d3
 8000388:	080003d3 	.word	0x080003d3
 800038c:	080003b1 	.word	0x080003b1
 8000390:	08000395 	.word	0x08000395
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	885b      	ldrh	r3, [r3, #2]
 8000398:	b2db      	uxtb	r3, r3
 800039a:	461a      	mov	r2, r3
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	601a      	str	r2, [r3, #0]
          break;
 80003a0:	e01d      	b.n	80003de <USBD_HID_Setup+0xae>

        case USBD_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 80003a2:	68fb      	ldr	r3, [r7, #12]
 80003a4:	2201      	movs	r2, #1
 80003a6:	4619      	mov	r1, r3
 80003a8:	6878      	ldr	r0, [r7, #4]
 80003aa:	f000 ffb9 	bl	8001320 <USBD_CtlSendData>
          break;
 80003ae:	e016      	b.n	80003de <USBD_HID_Setup+0xae>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80003b0:	683b      	ldr	r3, [r7, #0]
 80003b2:	885b      	ldrh	r3, [r3, #2]
 80003b4:	0a1b      	lsrs	r3, r3, #8
 80003b6:	b29b      	uxth	r3, r3
 80003b8:	b2db      	uxtb	r3, r3
 80003ba:	461a      	mov	r2, r3
 80003bc:	68fb      	ldr	r3, [r7, #12]
 80003be:	605a      	str	r2, [r3, #4]
          break;
 80003c0:	e00d      	b.n	80003de <USBD_HID_Setup+0xae>

        case USBD_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	3304      	adds	r3, #4
 80003c6:	2201      	movs	r2, #1
 80003c8:	4619      	mov	r1, r3
 80003ca:	6878      	ldr	r0, [r7, #4]
 80003cc:	f000 ffa8 	bl	8001320 <USBD_CtlSendData>
          break;
 80003d0:	e005      	b.n	80003de <USBD_HID_Setup+0xae>

        default:
          USBD_CtlError(pdev, req);
 80003d2:	6839      	ldr	r1, [r7, #0]
 80003d4:	6878      	ldr	r0, [r7, #4]
 80003d6:	f000 ff37 	bl	8001248 <USBD_CtlError>
          return USBD_FAIL;
 80003da:	2303      	movs	r3, #3
 80003dc:	e03f      	b.n	800045e <USBD_HID_Setup+0x12e>
      }
      break;
 80003de:	e03d      	b.n	800045c <USBD_HID_Setup+0x12c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80003e0:	683b      	ldr	r3, [r7, #0]
 80003e2:	785b      	ldrb	r3, [r3, #1]
 80003e4:	2b0b      	cmp	r3, #11
 80003e6:	d032      	beq.n	800044e <USBD_HID_Setup+0x11e>
 80003e8:	2b0b      	cmp	r3, #11
 80003ea:	dc37      	bgt.n	800045c <USBD_HID_Setup+0x12c>
 80003ec:	2b06      	cmp	r3, #6
 80003ee:	d002      	beq.n	80003f6 <USBD_HID_Setup+0xc6>
 80003f0:	2b0a      	cmp	r3, #10
 80003f2:	d024      	beq.n	800043e <USBD_HID_Setup+0x10e>
 80003f4:	e032      	b.n	800045c <USBD_HID_Setup+0x12c>
      {

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 80003f6:	683b      	ldr	r3, [r7, #0]
 80003f8:	885b      	ldrh	r3, [r3, #2]
 80003fa:	0a1b      	lsrs	r3, r3, #8
 80003fc:	b29b      	uxth	r3, r3
 80003fe:	2b22      	cmp	r3, #34	@ 0x22
 8000400:	d108      	bne.n	8000414 <USBD_HID_Setup+0xe4>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8000402:	683b      	ldr	r3, [r7, #0]
 8000404:	88db      	ldrh	r3, [r3, #6]
 8000406:	2b56      	cmp	r3, #86	@ 0x56
 8000408:	bf28      	it	cs
 800040a:	2356      	movcs	r3, #86	@ 0x56
 800040c:	82fb      	strh	r3, [r7, #22]
            pbuf = HID_MOUSE_ReportDesc;
 800040e:	4b16      	ldr	r3, [pc, #88]	@ (8000468 <USBD_HID_Setup+0x138>)
 8000410:	613b      	str	r3, [r7, #16]
 8000412:	e00d      	b.n	8000430 <USBD_HID_Setup+0x100>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8000414:	683b      	ldr	r3, [r7, #0]
 8000416:	885b      	ldrh	r3, [r3, #2]
 8000418:	0a1b      	lsrs	r3, r3, #8
 800041a:	b29b      	uxth	r3, r3
 800041c:	2b21      	cmp	r3, #33	@ 0x21
 800041e:	d107      	bne.n	8000430 <USBD_HID_Setup+0x100>
          {
            pbuf = USBD_HID_Desc;
 8000420:	4b12      	ldr	r3, [pc, #72]	@ (800046c <USBD_HID_Setup+0x13c>)
 8000422:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8000424:	683b      	ldr	r3, [r7, #0]
 8000426:	88db      	ldrh	r3, [r3, #6]
 8000428:	2b09      	cmp	r3, #9
 800042a:	bf28      	it	cs
 800042c:	2309      	movcs	r3, #9
 800042e:	82fb      	strh	r3, [r7, #22]
          }
          USBD_CtlSendData(pdev, pbuf, len);
 8000430:	8afb      	ldrh	r3, [r7, #22]
 8000432:	461a      	mov	r2, r3
 8000434:	6939      	ldr	r1, [r7, #16]
 8000436:	6878      	ldr	r0, [r7, #4]
 8000438:	f000 ff72 	bl	8001320 <USBD_CtlSendData>
          break;
 800043c:	e00e      	b.n	800045c <USBD_HID_Setup+0x12c>

        case USB_REQ_GET_INTERFACE :
        	USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	3308      	adds	r3, #8
 8000442:	2201      	movs	r2, #1
 8000444:	4619      	mov	r1, r3
 8000446:	6878      	ldr	r0, [r7, #4]
 8000448:	f000 ff6a 	bl	8001320 <USBD_CtlSendData>
        	break;
 800044c:	e006      	b.n	800045c <USBD_HID_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
        	hhid->AltSetting = (uint8_t)(req->wValue);
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	885b      	ldrh	r3, [r3, #2]
 8000452:	b2db      	uxtb	r3, r3
 8000454:	461a      	mov	r2, r3
 8000456:	68fb      	ldr	r3, [r7, #12]
 8000458:	609a      	str	r2, [r3, #8]
        	break;
 800045a:	bf00      	nop

      }
  }
  return USBD_OK;
 800045c:	2300      	movs	r3, #0
}
 800045e:	4618      	mov	r0, r3
 8000460:	3718      	adds	r7, #24
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	2000007c 	.word	0x2000007c
 800046c:	20000064 	.word	0x20000064

08000470 <USBD_HID_SendReport>:
  * @param  ClassId: The Class ID
  * @retval status
  */

uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b086      	sub	sp, #24
 8000474:	af00      	add	r7, sp, #0
 8000476:	60f8      	str	r0, [r7, #12]
 8000478:	60b9      	str	r1, [r7, #8]
 800047a:	4613      	mov	r3, r2
 800047c:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000484:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800048c:	b2db      	uxtb	r3, r3
 800048e:	2b03      	cmp	r3, #3
 8000490:	d10d      	bne.n	80004ae <USBD_HID_SendReport+0x3e>
  {
    if (hhid->state == USBD_HID_IDLE)
 8000492:	697b      	ldr	r3, [r7, #20]
 8000494:	7b1b      	ldrb	r3, [r3, #12]
 8000496:	2b00      	cmp	r3, #0
 8000498:	d109      	bne.n	80004ae <USBD_HID_SendReport+0x3e>
    {
      hhid->state = USBD_HID_BUSY;
 800049a:	697b      	ldr	r3, [r7, #20]
 800049c:	2201      	movs	r2, #1
 800049e:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev, HIDInEpAdd, report, len);
 80004a0:	4b05      	ldr	r3, [pc, #20]	@ (80004b8 <USBD_HID_SendReport+0x48>)
 80004a2:	7819      	ldrb	r1, [r3, #0]
 80004a4:	88fb      	ldrh	r3, [r7, #6]
 80004a6:	68ba      	ldr	r2, [r7, #8]
 80004a8:	68f8      	ldr	r0, [r7, #12]
 80004aa:	f004 f9c5 	bl	8004838 <USBD_LL_Transmit>
    }
  }

  return USBD_OK;
 80004ae:	2300      	movs	r3, #0
}
 80004b0:	4618      	mov	r0, r3
 80004b2:	3718      	adds	r7, #24
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	200000d2 	.word	0x200000d2

080004bc <USBD_HID_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetCfgDesc (uint16_t *length)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_HID_CfgDesc);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	2229      	movs	r2, #41	@ 0x29
 80004c8:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80004ca:	4b03      	ldr	r3, [pc, #12]	@ (80004d8 <USBD_HID_GetCfgDesc+0x1c>)
}
 80004cc:	4618      	mov	r0, r3
 80004ce:	370c      	adds	r7, #12
 80004d0:	46bd      	mov	sp, r7
 80004d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d6:	4770      	bx	lr
 80004d8:	20000038 	.word	0x20000038

080004dc <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	460b      	mov	r3, r1
 80004e6:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = USBD_HID_IDLE;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80004ee:	2200      	movs	r2, #0
 80004f0:	731a      	strb	r2, [r3, #12]
  return USBD_OK;
 80004f2:	2300      	movs	r3, #0
}
 80004f4:	4618      	mov	r0, r3
 80004f6:	370c      	adds	r7, #12
 80004f8:	46bd      	mov	sp, r7
 80004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fe:	4770      	bx	lr

08000500 <USBD_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
/* for Nintendo Switch */
static uint8_t  USBD_HID_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	460b      	mov	r3, r1
 800050a:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_Receive(hUsbDeviceFS.pData, HID_EPOUT_ADDR, (uint8_t*)&joystick_output, sizeof(USB_JoystickReport_Output));
 800050c:	4b06      	ldr	r3, [pc, #24]	@ (8000528 <USBD_HID_DataOut+0x28>)
 800050e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8000512:	2308      	movs	r3, #8
 8000514:	4a05      	ldr	r2, [pc, #20]	@ (800052c <USBD_HID_DataOut+0x2c>)
 8000516:	2102      	movs	r1, #2
 8000518:	f005 fa94 	bl	8005a44 <HAL_PCD_EP_Receive>
  // ignore
  return USBD_OK;
 800051c:	2300      	movs	r3, #0
}
 800051e:	4618      	mov	r0, r3
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	20000298 	.word	0x20000298
 800052c:	20000290 	.word	0x20000290

08000530 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	220a      	movs	r2, #10
 800053c:	801a      	strh	r2, [r3, #0]
  return USBD_HID_DeviceQualifierDesc;
 800053e:	4b03      	ldr	r3, [pc, #12]	@ (800054c <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8000540:	4618      	mov	r0, r3
 8000542:	370c      	adds	r7, #12
 8000544:	46bd      	mov	sp, r7
 8000546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054a:	4770      	bx	lr
 800054c:	20000070 	.word	0x20000070

08000550 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	60f8      	str	r0, [r7, #12]
 8000558:	60b9      	str	r1, [r7, #8]
 800055a:	4613      	mov	r3, r2
 800055c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d101      	bne.n	8000568 <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL;
 8000564:	2303      	movs	r3, #3
 8000566:	e01a      	b.n	800059e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800056e:	2b00      	cmp	r3, #0
 8000570:	d003      	beq.n	800057a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	2200      	movs	r2, #0
 8000576:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800057a:	68bb      	ldr	r3, [r7, #8]
 800057c:	2b00      	cmp	r3, #0
 800057e:	d003      	beq.n	8000588 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	68ba      	ldr	r2, [r7, #8]
 8000584:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	2201      	movs	r2, #1
 800058c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	79fa      	ldrb	r2, [r7, #7]
 8000594:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8000596:	68f8      	ldr	r0, [r7, #12]
 8000598:	f003 ff8a 	bl	80044b0 <USBD_LL_Init>

  return USBD_OK;
 800059c:	2300      	movs	r3, #0
}
 800059e:	4618      	mov	r0, r3
 80005a0:	3710      	adds	r7, #16
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}

080005a6 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80005a6:	b480      	push	{r7}
 80005a8:	b085      	sub	sp, #20
 80005aa:	af00      	add	r7, sp, #0
 80005ac:	6078      	str	r0, [r7, #4]
 80005ae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 80005b0:	2300      	movs	r3, #0
 80005b2:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d006      	beq.n	80005c8 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	683a      	ldr	r2, [r7, #0]
 80005be:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
    status = USBD_OK;
 80005c2:	2300      	movs	r3, #0
 80005c4:	73fb      	strb	r3, [r7, #15]
 80005c6:	e001      	b.n	80005cc <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL;
 80005c8:	2303      	movs	r3, #3
 80005ca:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	b082      	sub	sp, #8
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f003 ffb4 	bl	8004550 <USBD_LL_Start>

  return USBD_OK;
 80005e8:	2300      	movs	r3, #0
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	3708      	adds	r7, #8
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}

080005f2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 80005f2:	b480      	push	{r7}
 80005f4:	b083      	sub	sp, #12
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 80005fa:	2300      	movs	r3, #0
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8000614:	2303      	movs	r3, #3
 8000616:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800061e:	2b00      	cmp	r3, #0
 8000620:	d00c      	beq.n	800063c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	78fa      	ldrb	r2, [r7, #3]
 800062c:	4611      	mov	r1, r2
 800062e:	6878      	ldr	r0, [r7, #4]
 8000630:	4798      	blx	r3
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d101      	bne.n	800063c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8000638:	2300      	movs	r3, #0
 800063a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800063c:	7bfb      	ldrb	r3, [r7, #15]
}
 800063e:	4618      	mov	r0, r3
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}

08000646 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8000646:	b580      	push	{r7, lr}
 8000648:	b082      	sub	sp, #8
 800064a:	af00      	add	r7, sp, #0
 800064c:	6078      	str	r0, [r7, #4]
 800064e:	460b      	mov	r3, r1
 8000650:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000658:	685b      	ldr	r3, [r3, #4]
 800065a:	78fa      	ldrb	r2, [r7, #3]
 800065c:	4611      	mov	r1, r2
 800065e:	6878      	ldr	r0, [r7, #4]
 8000660:	4798      	blx	r3
  return USBD_OK;
 8000662:	2300      	movs	r3, #0
}
 8000664:	4618      	mov	r0, r3
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800067c:	6839      	ldr	r1, [r7, #0]
 800067e:	4618      	mov	r0, r3
 8000680:	f000 fdb6 	bl	80011f0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2201      	movs	r2, #1
 8000688:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8000692:	461a      	mov	r2, r3
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1F)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80006a0:	f003 031f 	and.w	r3, r3, #31
 80006a4:	2b02      	cmp	r3, #2
 80006a6:	d016      	beq.n	80006d6 <USBD_LL_SetupStage+0x6a>
 80006a8:	2b02      	cmp	r3, #2
 80006aa:	dc1c      	bgt.n	80006e6 <USBD_LL_SetupStage+0x7a>
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d002      	beq.n	80006b6 <USBD_LL_SetupStage+0x4a>
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d008      	beq.n	80006c6 <USBD_LL_SetupStage+0x5a>
 80006b4:	e017      	b.n	80006e6 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80006bc:	4619      	mov	r1, r3
 80006be:	6878      	ldr	r0, [r7, #4]
 80006c0:	f000 f9b0 	bl	8000a24 <USBD_StdDevReq>
    break;
 80006c4:	e01a      	b.n	80006fc <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80006cc:	4619      	mov	r1, r3
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f000 f9f8 	bl	8000ac4 <USBD_StdItfReq>
    break;
 80006d4:	e012      	b.n	80006fc <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80006dc:	4619      	mov	r1, r3
 80006de:	6878      	ldr	r0, [r7, #4]
 80006e0:	f000 fa24 	bl	8000b2c <USBD_StdEPReq>
    break;
 80006e4:	e00a      	b.n	80006fc <USBD_LL_SetupStage+0x90>

  default:
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80006ec:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	4619      	mov	r1, r3
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f003 ffd1 	bl	800469c <USBD_LL_StallEP>
    break;
 80006fa:	bf00      	nop
  }
  return USBD_OK;
 80006fc:	2300      	movs	r3, #0
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	b086      	sub	sp, #24
 800070a:	af00      	add	r7, sp, #0
 800070c:	60f8      	str	r0, [r7, #12]
 800070e:	460b      	mov	r3, r1
 8000710:	607a      	str	r2, [r7, #4]
 8000712:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0)
 8000714:	7afb      	ldrb	r3, [r7, #11]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d139      	bne.n	800078e <USBD_LL_DataOutStage+0x88>
  {
    pep = &pdev->ep_out[0];
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8000720:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000728:	2b03      	cmp	r3, #3
 800072a:	d144      	bne.n	80007b6 <USBD_LL_DataOutStage+0xb0>
    {
      if(pep->rem_length > pep->maxpacket)
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	689a      	ldr	r2, [r3, #8]
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	429a      	cmp	r2, r3
 8000736:	d914      	bls.n	8000762 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	689a      	ldr	r2, [r3, #8]
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	1ad2      	subs	r2, r2, r3
 8000742:	697b      	ldr	r3, [r7, #20]
 8000744:	609a      	str	r2, [r3, #8]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8000746:	697b      	ldr	r3, [r7, #20]
 8000748:	68da      	ldr	r2, [r3, #12]
 800074a:	697b      	ldr	r3, [r7, #20]
 800074c:	689b      	ldr	r3, [r3, #8]
 800074e:	4293      	cmp	r3, r2
 8000750:	bf28      	it	cs
 8000752:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev,
 8000754:	b29b      	uxth	r3, r3
 8000756:	461a      	mov	r2, r3
 8000758:	6879      	ldr	r1, [r7, #4]
 800075a:	68f8      	ldr	r0, [r7, #12]
 800075c:	f000 fe0e 	bl	800137c <USBD_CtlContinueRx>
 8000760:	e029      	b.n	80007b6 <USBD_LL_DataOutStage+0xb0>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000768:	691b      	ldr	r3, [r3, #16]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d00b      	beq.n	8000786 <USBD_LL_DataOutStage+0x80>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000774:	b2db      	uxtb	r3, r3
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8000776:	2b03      	cmp	r3, #3
 8000778:	d105      	bne.n	8000786 <USBD_LL_DataOutStage+0x80>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000780:	691b      	ldr	r3, [r3, #16]
 8000782:	68f8      	ldr	r0, [r7, #12]
 8000784:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8000786:	68f8      	ldr	r0, [r7, #12]
 8000788:	f000 fe0a 	bl	80013a0 <USBD_CtlSendStatus>
 800078c:	e013      	b.n	80007b6 <USBD_LL_DataOutStage+0xb0>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000794:	699b      	ldr	r3, [r3, #24]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d00d      	beq.n	80007b6 <USBD_LL_DataOutStage+0xb0>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80007a0:	b2db      	uxtb	r3, r3
  else if((pdev->pClass->DataOut != NULL)&&
 80007a2:	2b03      	cmp	r3, #3
 80007a4:	d107      	bne.n	80007b6 <USBD_LL_DataOutStage+0xb0>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80007ac:	699b      	ldr	r3, [r3, #24]
 80007ae:	7afa      	ldrb	r2, [r7, #11]
 80007b0:	4611      	mov	r1, r2
 80007b2:	68f8      	ldr	r0, [r7, #12]
 80007b4:	4798      	blx	r3
  }
  return USBD_OK;
 80007b6:	2300      	movs	r3, #0
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3718      	adds	r7, #24
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	460b      	mov	r3, r1
 80007ca:	607a      	str	r2, [r7, #4]
 80007cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0)
 80007ce:	7afb      	ldrb	r3, [r7, #11]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d16d      	bne.n	80008b0 <USBD_LL_DataInStage+0xf0>
  {
    pep = &pdev->ep_in[0];
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	3314      	adds	r3, #20
 80007d8:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80007e0:	2b02      	cmp	r3, #2
 80007e2:	d158      	bne.n	8000896 <USBD_LL_DataInStage+0xd6>
    {
      if(pep->rem_length > pep->maxpacket)
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	689a      	ldr	r2, [r3, #8]
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d915      	bls.n	800081c <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	689a      	ldr	r2, [r3, #8]
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	68db      	ldr	r3, [r3, #12]
 80007f8:	1ad2      	subs	r2, r2, r3
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	609a      	str	r2, [r3, #8]

        USBD_CtlContinueSendData (pdev,
                                  pdata,
                                  pep->rem_length);
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev,
 8000802:	b29b      	uxth	r3, r3
 8000804:	461a      	mov	r2, r3
 8000806:	6879      	ldr	r1, [r7, #4]
 8000808:	68f8      	ldr	r0, [r7, #12]
 800080a:	f000 fda5 	bl	8001358 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800080e:	2300      	movs	r3, #0
 8000810:	2200      	movs	r2, #0
 8000812:	2100      	movs	r1, #0
 8000814:	68f8      	ldr	r0, [r7, #12]
 8000816:	f004 f849 	bl	80048ac <USBD_LL_PrepareReceive>
 800081a:	e03c      	b.n	8000896 <USBD_LL_DataInStage+0xd6>
                                NULL,
                                0);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	697a      	ldr	r2, [r7, #20]
 8000822:	68d2      	ldr	r2, [r2, #12]
 8000824:	fbb3 f1f2 	udiv	r1, r3, r2
 8000828:	fb01 f202 	mul.w	r2, r1, r2
 800082c:	1a9b      	subs	r3, r3, r2
 800082e:	2b00      	cmp	r3, #0
 8000830:	d11c      	bne.n	800086c <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	685a      	ldr	r2, [r3, #4]
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 800083a:	429a      	cmp	r2, r3
 800083c:	d316      	bcc.n	800086c <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	685a      	ldr	r2, [r3, #4]
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
           (pep->total_length >= pep->maxpacket) &&
 8000848:	429a      	cmp	r2, r3
 800084a:	d20f      	bcs.n	800086c <USBD_LL_DataInStage+0xac>
        {

          USBD_CtlContinueSendData(pdev , NULL, 0);
 800084c:	2200      	movs	r2, #0
 800084e:	2100      	movs	r1, #0
 8000850:	68f8      	ldr	r0, [r7, #12]
 8000852:	f000 fd81 	bl	8001358 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	2200      	movs	r2, #0
 800085a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800085e:	2300      	movs	r3, #0
 8000860:	2200      	movs	r2, #0
 8000862:	2100      	movs	r1, #0
 8000864:	68f8      	ldr	r0, [r7, #12]
 8000866:	f004 f821 	bl	80048ac <USBD_LL_PrepareReceive>
 800086a:	e014      	b.n	8000896 <USBD_LL_DataInStage+0xd6>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d00b      	beq.n	8000890 <USBD_LL_DataInStage+0xd0>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800087e:	b2db      	uxtb	r3, r3
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8000880:	2b03      	cmp	r3, #3
 8000882:	d105      	bne.n	8000890 <USBD_LL_DataInStage+0xd0>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800088a:	68db      	ldr	r3, [r3, #12]
 800088c:	68f8      	ldr	r0, [r7, #12]
 800088e:	4798      	blx	r3
          }
          USBD_CtlReceiveStatus(pdev);
 8000890:	68f8      	ldr	r0, [r7, #12]
 8000892:	f000 fd98 	bl	80013c6 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800089c:	2b01      	cmp	r3, #1
 800089e:	d11b      	bne.n	80008d8 <USBD_LL_DataInStage+0x118>
    {
      USBD_RunTestMode(pdev);
 80008a0:	68f8      	ldr	r0, [r7, #12]
 80008a2:	f7ff fea6 	bl	80005f2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	2200      	movs	r2, #0
 80008aa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80008ae:	e013      	b.n	80008d8 <USBD_LL_DataInStage+0x118>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&&
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80008b6:	695b      	ldr	r3, [r3, #20]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d00d      	beq.n	80008d8 <USBD_LL_DataInStage+0x118>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80008c2:	b2db      	uxtb	r3, r3
  else if((pdev->pClass->DataIn != NULL)&&
 80008c4:	2b03      	cmp	r3, #3
 80008c6:	d107      	bne.n	80008d8 <USBD_LL_DataInStage+0x118>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80008ce:	695b      	ldr	r3, [r3, #20]
 80008d0:	7afa      	ldrb	r2, [r7, #11]
 80008d2:	4611      	mov	r1, r2
 80008d4:	68f8      	ldr	r0, [r7, #12]
 80008d6:	4798      	blx	r3
  }
  return USBD_OK;
 80008d8:	2300      	movs	r3, #0
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3718      	adds	r7, #24
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b082      	sub	sp, #8
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 80008ea:	2340      	movs	r3, #64	@ 0x40
 80008ec:	2200      	movs	r2, #0
 80008ee:	2100      	movs	r1, #0
 80008f0:	6878      	ldr	r0, [r7, #4]
 80008f2:	f003 fe5f 	bl	80045b4 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2240      	movs	r2, #64	@ 0x40
 80008fa:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 80008fe:	2340      	movs	r3, #64	@ 0x40
 8000900:	2200      	movs	r2, #0
 8000902:	2180      	movs	r1, #128	@ 0x80
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f003 fe55 	bl	80045b4 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	2240      	movs	r2, #64	@ 0x40
 800090e:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2201      	movs	r2, #1
 8000914:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClassData)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800091e:	2b00      	cmp	r3, #0
 8000920:	d009      	beq.n	8000936 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	6852      	ldr	r2, [r2, #4]
 800092e:	b2d2      	uxtb	r2, r2
 8000930:	4611      	mov	r1, r2
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	4798      	blx	r3


  return USBD_OK;
 8000936:	2300      	movs	r3, #0
}
 8000938:	4618      	mov	r0, r3
 800093a:	3708      	adds	r7, #8
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	460b      	mov	r3, r1
 800094a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	78fa      	ldrb	r2, [r7, #3]
 8000950:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8000952:	2300      	movs	r3, #0
}
 8000954:	4618      	mov	r0, r3
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800096e:	b2da      	uxtb	r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2204      	movs	r2, #4
 800097a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  return USBD_OK;
 800097e:	2300      	movs	r3, #0
}
 8000980:	4618      	mov	r0, r3
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800099a:	b2da      	uxtb	r2, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  return USBD_OK;
 80009a2:	2300      	movs	r3, #0
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	2b03      	cmp	r3, #3
 80009c2:	d10b      	bne.n	80009dc <USBD_LL_SOF+0x2c>
  {
    if(pdev->pClass->SOF != NULL)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80009ca:	69db      	ldr	r3, [r3, #28]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d005      	beq.n	80009dc <USBD_LL_SOF+0x2c>
    {
      pdev->pClass->SOF(pdev);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80009d6:	69db      	ldr	r3, [r3, #28]
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	4798      	blx	r3
    }
  }
  return USBD_OK;
 80009dc:	2300      	movs	r3, #0
}
 80009de:	4618      	mov	r0, r3
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80009e6:	b480      	push	{r7}
 80009e8:	b087      	sub	sp, #28
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	3301      	adds	r3, #1
 80009fc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8000a04:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000a08:	021b      	lsls	r3, r3, #8
 8000a0a:	b21a      	sxth	r2, r3
 8000a0c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	b21b      	sxth	r3, r3
 8000a14:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8000a16:	89fb      	ldrh	r3, [r7, #14]
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	371c      	adds	r7, #28
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	73fb      	strb	r3, [r7, #15]

  switch (req->bRequest)
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	785b      	ldrb	r3, [r3, #1]
 8000a36:	2b09      	cmp	r3, #9
 8000a38:	d839      	bhi.n	8000aae <USBD_StdDevReq+0x8a>
 8000a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000a40 <USBD_StdDevReq+0x1c>)
 8000a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a40:	08000a91 	.word	0x08000a91
 8000a44:	08000aa5 	.word	0x08000aa5
 8000a48:	08000aaf 	.word	0x08000aaf
 8000a4c:	08000a9b 	.word	0x08000a9b
 8000a50:	08000aaf 	.word	0x08000aaf
 8000a54:	08000a73 	.word	0x08000a73
 8000a58:	08000a69 	.word	0x08000a69
 8000a5c:	08000aaf 	.word	0x08000aaf
 8000a60:	08000a87 	.word	0x08000a87
 8000a64:	08000a7d 	.word	0x08000a7d
  {
  case USB_REQ_GET_DESCRIPTOR:

    USBD_GetDescriptor (pdev, req) ;
 8000a68:	6839      	ldr	r1, [r7, #0]
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	f000 f944 	bl	8000cf8 <USBD_GetDescriptor>
    break;
 8000a70:	e022      	b.n	8000ab8 <USBD_StdDevReq+0x94>

  case USB_REQ_SET_ADDRESS:
    USBD_SetAddress(pdev, req);
 8000a72:	6839      	ldr	r1, [r7, #0]
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	f000 fa4f 	bl	8000f18 <USBD_SetAddress>
    break;
 8000a7a:	e01d      	b.n	8000ab8 <USBD_StdDevReq+0x94>

  case USB_REQ_SET_CONFIGURATION:
    USBD_SetConfig (pdev , req);
 8000a7c:	6839      	ldr	r1, [r7, #0]
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f000 fa8a 	bl	8000f98 <USBD_SetConfig>
    break;
 8000a84:	e018      	b.n	8000ab8 <USBD_StdDevReq+0x94>

  case USB_REQ_GET_CONFIGURATION:
    USBD_GetConfig (pdev , req);
 8000a86:	6839      	ldr	r1, [r7, #0]
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f000 fb0f 	bl	80010ac <USBD_GetConfig>
    break;
 8000a8e:	e013      	b.n	8000ab8 <USBD_StdDevReq+0x94>

  case USB_REQ_GET_STATUS:
    USBD_GetStatus (pdev , req);
 8000a90:	6839      	ldr	r1, [r7, #0]
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	f000 fb3d 	bl	8001112 <USBD_GetStatus>
    break;
 8000a98:	e00e      	b.n	8000ab8 <USBD_StdDevReq+0x94>


  case USB_REQ_SET_FEATURE:
    USBD_SetFeature (pdev , req);
 8000a9a:	6839      	ldr	r1, [r7, #0]
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f000 fb63 	bl	8001168 <USBD_SetFeature>
    break;
 8000aa2:	e009      	b.n	8000ab8 <USBD_StdDevReq+0x94>

  case USB_REQ_CLEAR_FEATURE:
    USBD_ClrFeature (pdev , req);
 8000aa4:	6839      	ldr	r1, [r7, #0]
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f000 fb79 	bl	800119e <USBD_ClrFeature>
    break;
 8000aac:	e004      	b.n	8000ab8 <USBD_StdDevReq+0x94>

  default:
    USBD_CtlError(pdev , req);
 8000aae:	6839      	ldr	r1, [r7, #0]
 8000ab0:	6878      	ldr	r0, [r7, #4]
 8000ab2:	f000 fbc9 	bl	8001248 <USBD_CtlError>
    break;
 8000ab6:	bf00      	nop
  }

  return ret;
 8000ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop

08000ac4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	73fb      	strb	r3, [r7, #15]

  switch (pdev->dev_state)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	2b03      	cmp	r3, #3
 8000adc:	d11b      	bne.n	8000b16 <USBD_StdItfReq+0x52>
  {
  case USBD_STATE_CONFIGURED:

    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	889b      	ldrh	r3, [r3, #4]
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d811      	bhi.n	8000b0c <USBD_StdItfReq+0x48>
    {
      pdev->pClass->Setup (pdev, req);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000aee:	689b      	ldr	r3, [r3, #8]
 8000af0:	6839      	ldr	r1, [r7, #0]
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	4798      	blx	r3

      if((req->wLength == 0)&& (ret == USBD_OK))
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	88db      	ldrh	r3, [r3, #6]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d110      	bne.n	8000b20 <USBD_StdItfReq+0x5c>
 8000afe:	7bfb      	ldrb	r3, [r7, #15]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d10d      	bne.n	8000b20 <USBD_StdItfReq+0x5c>
      {
         USBD_CtlSendStatus(pdev);
 8000b04:	6878      	ldr	r0, [r7, #4]
 8000b06:	f000 fc4b 	bl	80013a0 <USBD_CtlSendStatus>
    }
    else
    {
       USBD_CtlError(pdev , req);
    }
    break;
 8000b0a:	e009      	b.n	8000b20 <USBD_StdItfReq+0x5c>
       USBD_CtlError(pdev , req);
 8000b0c:	6839      	ldr	r1, [r7, #0]
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	f000 fb9a 	bl	8001248 <USBD_CtlError>
    break;
 8000b14:	e004      	b.n	8000b20 <USBD_StdItfReq+0x5c>

  default:
     USBD_CtlError(pdev , req);
 8000b16:	6839      	ldr	r1, [r7, #0]
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f000 fb95 	bl	8001248 <USBD_CtlError>
    break;
 8000b1e:	e000      	b.n	8000b22 <USBD_StdItfReq+0x5e>
    break;
 8000b20:	bf00      	nop
  }
  return USBD_OK;
 8000b22:	2300      	movs	r3, #0
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	3710      	adds	r7, #16
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8000b36:	2300      	movs	r3, #0
 8000b38:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	889b      	ldrh	r3, [r3, #4]
 8000b3e:	73bb      	strb	r3, [r7, #14]

  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000b48:	2b20      	cmp	r3, #32
 8000b4a:	d108      	bne.n	8000b5e <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000b52:	689b      	ldr	r3, [r3, #8]
 8000b54:	6839      	ldr	r1, [r7, #0]
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	4798      	blx	r3

    return USBD_OK;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	e0c8      	b.n	8000cf0 <USBD_StdEPReq+0x1c4>
  }

  switch (req->bRequest)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	785b      	ldrb	r3, [r3, #1]
 8000b62:	2b03      	cmp	r3, #3
 8000b64:	d007      	beq.n	8000b76 <USBD_StdEPReq+0x4a>
 8000b66:	2b03      	cmp	r3, #3
 8000b68:	f300 80c0 	bgt.w	8000cec <USBD_StdEPReq+0x1c0>
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d06f      	beq.n	8000c50 <USBD_StdEPReq+0x124>
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d036      	beq.n	8000be2 <USBD_StdEPReq+0xb6>
      break;
    }
    break;

  default:
    break;
 8000b74:	e0ba      	b.n	8000cec <USBD_StdEPReq+0x1c0>
    switch (pdev->dev_state)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	2b02      	cmp	r3, #2
 8000b80:	d002      	beq.n	8000b88 <USBD_StdEPReq+0x5c>
 8000b82:	2b03      	cmp	r3, #3
 8000b84:	d00c      	beq.n	8000ba0 <USBD_StdEPReq+0x74>
 8000b86:	e025      	b.n	8000bd4 <USBD_StdEPReq+0xa8>
      if ((ep_addr != 0x00) && (ep_addr != 0x80))
 8000b88:	7bbb      	ldrb	r3, [r7, #14]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d027      	beq.n	8000bde <USBD_StdEPReq+0xb2>
 8000b8e:	7bbb      	ldrb	r3, [r7, #14]
 8000b90:	2b80      	cmp	r3, #128	@ 0x80
 8000b92:	d024      	beq.n	8000bde <USBD_StdEPReq+0xb2>
        USBD_LL_StallEP(pdev , ep_addr);
 8000b94:	7bbb      	ldrb	r3, [r7, #14]
 8000b96:	4619      	mov	r1, r3
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f003 fd7f 	bl	800469c <USBD_LL_StallEP>
      break;
 8000b9e:	e01e      	b.n	8000bde <USBD_StdEPReq+0xb2>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	885b      	ldrh	r3, [r3, #2]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d10a      	bne.n	8000bbe <USBD_StdEPReq+0x92>
        if ((ep_addr != 0x00) && (ep_addr != 0x80))
 8000ba8:	7bbb      	ldrb	r3, [r7, #14]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d007      	beq.n	8000bbe <USBD_StdEPReq+0x92>
 8000bae:	7bbb      	ldrb	r3, [r7, #14]
 8000bb0:	2b80      	cmp	r3, #128	@ 0x80
 8000bb2:	d004      	beq.n	8000bbe <USBD_StdEPReq+0x92>
          USBD_LL_StallEP(pdev , ep_addr);
 8000bb4:	7bbb      	ldrb	r3, [r7, #14]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f003 fd6f 	bl	800469c <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	6839      	ldr	r1, [r7, #0]
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f000 fbe7 	bl	80013a0 <USBD_CtlSendStatus>
      break;
 8000bd2:	e005      	b.n	8000be0 <USBD_StdEPReq+0xb4>
      USBD_CtlError(pdev , req);
 8000bd4:	6839      	ldr	r1, [r7, #0]
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f000 fb36 	bl	8001248 <USBD_CtlError>
      break;
 8000bdc:	e000      	b.n	8000be0 <USBD_StdEPReq+0xb4>
      break;
 8000bde:	bf00      	nop
    break;
 8000be0:	e085      	b.n	8000cee <USBD_StdEPReq+0x1c2>
    switch (pdev->dev_state)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d002      	beq.n	8000bf4 <USBD_StdEPReq+0xc8>
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	d00c      	beq.n	8000c0c <USBD_StdEPReq+0xe0>
 8000bf2:	e024      	b.n	8000c3e <USBD_StdEPReq+0x112>
      if ((ep_addr != 0x00) && (ep_addr != 0x80))
 8000bf4:	7bbb      	ldrb	r3, [r7, #14]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d026      	beq.n	8000c48 <USBD_StdEPReq+0x11c>
 8000bfa:	7bbb      	ldrb	r3, [r7, #14]
 8000bfc:	2b80      	cmp	r3, #128	@ 0x80
 8000bfe:	d023      	beq.n	8000c48 <USBD_StdEPReq+0x11c>
        USBD_LL_StallEP(pdev , ep_addr);
 8000c00:	7bbb      	ldrb	r3, [r7, #14]
 8000c02:	4619      	mov	r1, r3
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	f003 fd49 	bl	800469c <USBD_LL_StallEP>
      break;
 8000c0a:	e01d      	b.n	8000c48 <USBD_StdEPReq+0x11c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	885b      	ldrh	r3, [r3, #2]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d11b      	bne.n	8000c4c <USBD_StdEPReq+0x120>
        if ((ep_addr & 0x7F) != 0x00)
 8000c14:	7bbb      	ldrb	r3, [r7, #14]
 8000c16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d00b      	beq.n	8000c36 <USBD_StdEPReq+0x10a>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8000c1e:	7bbb      	ldrb	r3, [r7, #14]
 8000c20:	4619      	mov	r1, r3
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f003 fd70 	bl	8004708 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	6839      	ldr	r1, [r7, #0]
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f000 fbb2 	bl	80013a0 <USBD_CtlSendStatus>
      break;
 8000c3c:	e006      	b.n	8000c4c <USBD_StdEPReq+0x120>
      USBD_CtlError(pdev , req);
 8000c3e:	6839      	ldr	r1, [r7, #0]
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f000 fb01 	bl	8001248 <USBD_CtlError>
      break;
 8000c46:	e002      	b.n	8000c4e <USBD_StdEPReq+0x122>
      break;
 8000c48:	bf00      	nop
 8000c4a:	e050      	b.n	8000cee <USBD_StdEPReq+0x1c2>
      break;
 8000c4c:	bf00      	nop
    break;
 8000c4e:	e04e      	b.n	8000cee <USBD_StdEPReq+0x1c2>
    switch (pdev->dev_state)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	2b02      	cmp	r3, #2
 8000c5a:	d002      	beq.n	8000c62 <USBD_StdEPReq+0x136>
 8000c5c:	2b03      	cmp	r3, #3
 8000c5e:	d00b      	beq.n	8000c78 <USBD_StdEPReq+0x14c>
 8000c60:	e03d      	b.n	8000cde <USBD_StdEPReq+0x1b2>
      if ((ep_addr & 0x7F) != 0x00)
 8000c62:	7bbb      	ldrb	r3, [r7, #14]
 8000c64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d03d      	beq.n	8000ce8 <USBD_StdEPReq+0x1bc>
        USBD_LL_StallEP(pdev , ep_addr);
 8000c6c:	7bbb      	ldrb	r3, [r7, #14]
 8000c6e:	4619      	mov	r1, r3
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f003 fd13 	bl	800469c <USBD_LL_StallEP>
      break;
 8000c76:	e037      	b.n	8000ce8 <USBD_StdEPReq+0x1bc>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8000c78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	da0b      	bge.n	8000c98 <USBD_StdEPReq+0x16c>
 8000c80:	7bbb      	ldrb	r3, [r7, #14]
 8000c82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8000c86:	4613      	mov	r3, r2
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	4413      	add	r3, r2
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	3310      	adds	r3, #16
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	4413      	add	r3, r2
 8000c94:	3304      	adds	r3, #4
 8000c96:	e00b      	b.n	8000cb0 <USBD_StdEPReq+0x184>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8000c98:	7bbb      	ldrb	r3, [r7, #14]
 8000c9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8000c9e:	4613      	mov	r3, r2
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	4413      	add	r3, r2
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8000caa:	687a      	ldr	r2, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	3304      	adds	r3, #4
 8000cb0:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8000cb2:	7bbb      	ldrb	r3, [r7, #14]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f003 fd5c 	bl	8004774 <USBD_LL_IsStallEP>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d003      	beq.n	8000cca <USBD_StdEPReq+0x19e>
        pep->status = 0x0001;
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	e002      	b.n	8000cd0 <USBD_StdEPReq+0x1a4>
        pep->status = 0x0000;
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8000cd0:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8000cd2:	2202      	movs	r2, #2
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f000 fb22 	bl	8001320 <USBD_CtlSendData>
      break;
 8000cdc:	e005      	b.n	8000cea <USBD_StdEPReq+0x1be>
      USBD_CtlError(pdev , req);
 8000cde:	6839      	ldr	r1, [r7, #0]
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f000 fab1 	bl	8001248 <USBD_CtlError>
      break;
 8000ce6:	e000      	b.n	8000cea <USBD_StdEPReq+0x1be>
      break;
 8000ce8:	bf00      	nop
    break;
 8000cea:	e000      	b.n	8000cee <USBD_StdEPReq+0x1c2>
    break;
 8000cec:	bf00      	nop
  }
  return ret;
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3710      	adds	r7, #16
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	885b      	ldrh	r3, [r3, #2]
 8000d06:	0a1b      	lsrs	r3, r3, #8
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	2b0e      	cmp	r3, #14
 8000d0e:	f200 80e5 	bhi.w	8000edc <USBD_GetDescriptor+0x1e4>
 8000d12:	a201      	add	r2, pc, #4	@ (adr r2, 8000d18 <USBD_GetDescriptor+0x20>)
 8000d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d18:	08000d6d 	.word	0x08000d6d
 8000d1c:	08000d85 	.word	0x08000d85
 8000d20:	08000dc5 	.word	0x08000dc5
 8000d24:	08000edd 	.word	0x08000edd
 8000d28:	08000edd 	.word	0x08000edd
 8000d2c:	08000e89 	.word	0x08000e89
 8000d30:	08000eaf 	.word	0x08000eaf
 8000d34:	08000edd 	.word	0x08000edd
 8000d38:	08000edd 	.word	0x08000edd
 8000d3c:	08000edd 	.word	0x08000edd
 8000d40:	08000edd 	.word	0x08000edd
 8000d44:	08000edd 	.word	0x08000edd
 8000d48:	08000edd 	.word	0x08000edd
 8000d4c:	08000edd 	.word	0x08000edd
 8000d50:	08000d55 	.word	0x08000d55
  {
#if (USBD_LPM_ENABLED == 1)
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000d5a:	69db      	ldr	r3, [r3, #28]
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	7c12      	ldrb	r2, [r2, #16]
 8000d60:	f107 010a 	add.w	r1, r7, #10
 8000d64:	4610      	mov	r0, r2
 8000d66:	4798      	blx	r3
 8000d68:	60f8      	str	r0, [r7, #12]
    break;
 8000d6a:	e0bc      	b.n	8000ee6 <USBD_GetDescriptor+0x1ee>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	7c12      	ldrb	r2, [r2, #16]
 8000d78:	f107 010a 	add.w	r1, r7, #10
 8000d7c:	4610      	mov	r0, r2
 8000d7e:	4798      	blx	r3
 8000d80:	60f8      	str	r0, [r7, #12]
    break;
 8000d82:	e0b0      	b.n	8000ee6 <USBD_GetDescriptor+0x1ee>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	7c1b      	ldrb	r3, [r3, #16]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d10d      	bne.n	8000da8 <USBD_GetDescriptor+0xb0>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d94:	f107 020a 	add.w	r2, r7, #10
 8000d98:	4610      	mov	r0, r2
 8000d9a:	4798      	blx	r3
 8000d9c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	3301      	adds	r3, #1
 8000da2:	2202      	movs	r2, #2
 8000da4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8000da6:	e09e      	b.n	8000ee6 <USBD_GetDescriptor+0x1ee>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000db0:	f107 020a 	add.w	r2, r7, #10
 8000db4:	4610      	mov	r0, r2
 8000db6:	4798      	blx	r3
 8000db8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	701a      	strb	r2, [r3, #0]
    break;
 8000dc2:	e090      	b.n	8000ee6 <USBD_GetDescriptor+0x1ee>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	885b      	ldrh	r3, [r3, #2]
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	2b05      	cmp	r3, #5
 8000dcc:	d856      	bhi.n	8000e7c <USBD_GetDescriptor+0x184>
 8000dce:	a201      	add	r2, pc, #4	@ (adr r2, 8000dd4 <USBD_GetDescriptor+0xdc>)
 8000dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dd4:	08000ded 	.word	0x08000ded
 8000dd8:	08000e05 	.word	0x08000e05
 8000ddc:	08000e1d 	.word	0x08000e1d
 8000de0:	08000e35 	.word	0x08000e35
 8000de4:	08000e4d 	.word	0x08000e4d
 8000de8:	08000e65 	.word	0x08000e65
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	687a      	ldr	r2, [r7, #4]
 8000df6:	7c12      	ldrb	r2, [r2, #16]
 8000df8:	f107 010a 	add.w	r1, r7, #10
 8000dfc:	4610      	mov	r0, r2
 8000dfe:	4798      	blx	r3
 8000e00:	60f8      	str	r0, [r7, #12]
      break;
 8000e02:	e040      	b.n	8000e86 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	7c12      	ldrb	r2, [r2, #16]
 8000e10:	f107 010a 	add.w	r1, r7, #10
 8000e14:	4610      	mov	r0, r2
 8000e16:	4798      	blx	r3
 8000e18:	60f8      	str	r0, [r7, #12]
      break;
 8000e1a:	e034      	b.n	8000e86 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	7c12      	ldrb	r2, [r2, #16]
 8000e28:	f107 010a 	add.w	r1, r7, #10
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	4798      	blx	r3
 8000e30:	60f8      	str	r0, [r7, #12]
      break;
 8000e32:	e028      	b.n	8000e86 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000e3a:	691b      	ldr	r3, [r3, #16]
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	7c12      	ldrb	r2, [r2, #16]
 8000e40:	f107 010a 	add.w	r1, r7, #10
 8000e44:	4610      	mov	r0, r2
 8000e46:	4798      	blx	r3
 8000e48:	60f8      	str	r0, [r7, #12]
      break;
 8000e4a:	e01c      	b.n	8000e86 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000e52:	695b      	ldr	r3, [r3, #20]
 8000e54:	687a      	ldr	r2, [r7, #4]
 8000e56:	7c12      	ldrb	r2, [r2, #16]
 8000e58:	f107 010a 	add.w	r1, r7, #10
 8000e5c:	4610      	mov	r0, r2
 8000e5e:	4798      	blx	r3
 8000e60:	60f8      	str	r0, [r7, #12]
      break;
 8000e62:	e010      	b.n	8000e86 <USBD_GetDescriptor+0x18e>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	7c12      	ldrb	r2, [r2, #16]
 8000e70:	f107 010a 	add.w	r1, r7, #10
 8000e74:	4610      	mov	r0, r2
 8000e76:	4798      	blx	r3
 8000e78:	60f8      	str	r0, [r7, #12]
      break;
 8000e7a:	e004      	b.n	8000e86 <USBD_GetDescriptor+0x18e>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 8000e7c:	6839      	ldr	r1, [r7, #0]
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f000 f9e2 	bl	8001248 <USBD_CtlError>
      return;
 8000e84:	e044      	b.n	8000f10 <USBD_GetDescriptor+0x218>
#endif
    }
    break;
 8000e86:	e02e      	b.n	8000ee6 <USBD_GetDescriptor+0x1ee>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	7c1b      	ldrb	r3, [r3, #16]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d109      	bne.n	8000ea4 <USBD_GetDescriptor+0x1ac>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e98:	f107 020a 	add.w	r2, r7, #10
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	4798      	blx	r3
 8000ea0:	60f8      	str	r0, [r7, #12]
      break;
 8000ea2:	e020      	b.n	8000ee6 <USBD_GetDescriptor+0x1ee>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8000ea4:	6839      	ldr	r1, [r7, #0]
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f000 f9ce 	bl	8001248 <USBD_CtlError>
      return;
 8000eac:	e030      	b.n	8000f10 <USBD_GetDescriptor+0x218>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	7c1b      	ldrb	r3, [r3, #16]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d10d      	bne.n	8000ed2 <USBD_GetDescriptor+0x1da>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	f107 020a 	add.w	r2, r7, #10
 8000ec2:	4610      	mov	r0, r2
 8000ec4:	4798      	blx	r3
 8000ec6:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	2207      	movs	r2, #7
 8000ece:	701a      	strb	r2, [r3, #0]
      break;
 8000ed0:	e009      	b.n	8000ee6 <USBD_GetDescriptor+0x1ee>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8000ed2:	6839      	ldr	r1, [r7, #0]
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f000 f9b7 	bl	8001248 <USBD_CtlError>
      return;
 8000eda:	e019      	b.n	8000f10 <USBD_GetDescriptor+0x218>
    }

  default:
     USBD_CtlError(pdev , req);
 8000edc:	6839      	ldr	r1, [r7, #0]
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f000 f9b2 	bl	8001248 <USBD_CtlError>
    return;
 8000ee4:	e014      	b.n	8000f10 <USBD_GetDescriptor+0x218>
  }

  if((len != 0)&& (req->wLength != 0))
 8000ee6:	897b      	ldrh	r3, [r7, #10]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d011      	beq.n	8000f10 <USBD_GetDescriptor+0x218>
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	88db      	ldrh	r3, [r3, #6]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d00d      	beq.n	8000f10 <USBD_GetDescriptor+0x218>
  {

    len = MIN(len , req->wLength);
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	88da      	ldrh	r2, [r3, #6]
 8000ef8:	897b      	ldrh	r3, [r7, #10]
 8000efa:	4293      	cmp	r3, r2
 8000efc:	bf28      	it	cs
 8000efe:	4613      	movcs	r3, r2
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev,
 8000f04:	897b      	ldrh	r3, [r7, #10]
 8000f06:	461a      	mov	r2, r3
 8000f08:	68f9      	ldr	r1, [r7, #12]
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f000 fa08 	bl	8001320 <USBD_CtlSendData>
                      pbuf,
                      len);
  }

}
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop

08000f18 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0) && (req->wLength == 0))
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	889b      	ldrh	r3, [r3, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d12d      	bne.n	8000f86 <USBD_SetAddress+0x6e>
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	88db      	ldrh	r3, [r3, #6]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d129      	bne.n	8000f86 <USBD_SetAddress+0x6e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	885b      	ldrh	r3, [r3, #2]
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f3c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2b03      	cmp	r3, #3
 8000f48:	d104      	bne.n	8000f54 <USBD_SetAddress+0x3c>
    {
      USBD_CtlError(pdev , req);
 8000f4a:	6839      	ldr	r1, [r7, #0]
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f000 f97b 	bl	8001248 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000f52:	e01d      	b.n	8000f90 <USBD_SetAddress+0x78>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	7bfa      	ldrb	r2, [r7, #15]
 8000f58:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	4619      	mov	r1, r3
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f003 fc33 	bl	80047cc <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f000 fa1a 	bl	80013a0 <USBD_CtlSendStatus>

      if (dev_addr != 0)
 8000f6c:	7bfb      	ldrb	r3, [r7, #15]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d004      	beq.n	8000f7c <USBD_SetAddress+0x64>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2202      	movs	r2, #2
 8000f76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000f7a:	e009      	b.n	8000f90 <USBD_SetAddress+0x78>
      }
      else
      {
        pdev->dev_state  = USBD_STATE_DEFAULT;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000f84:	e004      	b.n	8000f90 <USBD_SetAddress+0x78>
      }
    }
  }
  else
  {
     USBD_CtlError(pdev , req);
 8000f86:	6839      	ldr	r1, [r7, #0]
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f000 f95d 	bl	8001248 <USBD_CtlError>
  }
}
 8000f8e:	bf00      	nop
 8000f90:	bf00      	nop
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev ,
                           USBD_SetupReqTypedef *req)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]

  static uint8_t  cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	885b      	ldrh	r3, [r3, #2]
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	4b3f      	ldr	r3, [pc, #252]	@ (80010a8 <USBD_SetConfig+0x110>)
 8000faa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION )
 8000fac:	4b3e      	ldr	r3, [pc, #248]	@ (80010a8 <USBD_SetConfig+0x110>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d904      	bls.n	8000fbe <USBD_SetConfig+0x26>
  {
     USBD_CtlError(pdev , req);
 8000fb4:	6839      	ldr	r1, [r7, #0]
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 f946 	bl	8001248 <USBD_CtlError>
 8000fbc:	e070      	b.n	80010a0 <USBD_SetConfig+0x108>
  }
  else
  {
    switch (pdev->dev_state)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d002      	beq.n	8000fd0 <USBD_SetConfig+0x38>
 8000fca:	2b03      	cmp	r3, #3
 8000fcc:	d023      	beq.n	8001016 <USBD_SetConfig+0x7e>
 8000fce:	e062      	b.n	8001096 <USBD_SetConfig+0xfe>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 8000fd0:	4b35      	ldr	r3, [pc, #212]	@ (80010a8 <USBD_SetConfig+0x110>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d01a      	beq.n	800100e <USBD_SetConfig+0x76>
      {
        pdev->dev_config = cfgidx;
 8000fd8:	4b33      	ldr	r3, [pc, #204]	@ (80010a8 <USBD_SetConfig+0x110>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8000fea:	4b2f      	ldr	r3, [pc, #188]	@ (80010a8 <USBD_SetConfig+0x110>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	4619      	mov	r1, r3
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff fb09 	bl	8000608 <USBD_SetClassConfig>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b03      	cmp	r3, #3
 8000ffa:	d104      	bne.n	8001006 <USBD_SetConfig+0x6e>
        {
          USBD_CtlError(pdev , req);
 8000ffc:	6839      	ldr	r1, [r7, #0]
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f000 f922 	bl	8001248 <USBD_CtlError>
          return;
 8001004:	e04c      	b.n	80010a0 <USBD_SetConfig+0x108>
        }
        USBD_CtlSendStatus(pdev);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 f9ca 	bl	80013a0 <USBD_CtlSendStatus>
      }
      else
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 800100c:	e048      	b.n	80010a0 <USBD_SetConfig+0x108>
         USBD_CtlSendStatus(pdev);
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 f9c6 	bl	80013a0 <USBD_CtlSendStatus>
      break;
 8001014:	e044      	b.n	80010a0 <USBD_SetConfig+0x108>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0)
 8001016:	4b24      	ldr	r3, [pc, #144]	@ (80010a8 <USBD_SetConfig+0x110>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d112      	bne.n	8001044 <USBD_SetConfig+0xac>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2202      	movs	r2, #2
 8001022:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8001026:	4b20      	ldr	r3, [pc, #128]	@ (80010a8 <USBD_SetConfig+0x110>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8001030:	4b1d      	ldr	r3, [pc, #116]	@ (80010a8 <USBD_SetConfig+0x110>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	4619      	mov	r1, r3
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff fb05 	bl	8000646 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f000 f9af 	bl	80013a0 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8001042:	e02d      	b.n	80010a0 <USBD_SetConfig+0x108>
      else  if (cfgidx != pdev->dev_config)
 8001044:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <USBD_SetConfig+0x110>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	429a      	cmp	r2, r3
 8001050:	d01d      	beq.n	800108e <USBD_SetConfig+0xf6>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	b2db      	uxtb	r3, r3
 8001058:	4619      	mov	r1, r3
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff faf3 	bl	8000646 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8001060:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <USBD_SetConfig+0x110>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	461a      	mov	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800106a:	4b0f      	ldr	r3, [pc, #60]	@ (80010a8 <USBD_SetConfig+0x110>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	4619      	mov	r1, r3
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff fac9 	bl	8000608 <USBD_SetClassConfig>
 8001076:	4603      	mov	r3, r0
 8001078:	2b03      	cmp	r3, #3
 800107a:	d104      	bne.n	8001086 <USBD_SetConfig+0xee>
          USBD_CtlError(pdev , req);
 800107c:	6839      	ldr	r1, [r7, #0]
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f000 f8e2 	bl	8001248 <USBD_CtlError>
          return;
 8001084:	e00c      	b.n	80010a0 <USBD_SetConfig+0x108>
        USBD_CtlSendStatus(pdev);
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f000 f98a 	bl	80013a0 <USBD_CtlSendStatus>
      break;
 800108c:	e008      	b.n	80010a0 <USBD_SetConfig+0x108>
        USBD_CtlSendStatus(pdev);
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f000 f986 	bl	80013a0 <USBD_CtlSendStatus>
      break;
 8001094:	e004      	b.n	80010a0 <USBD_SetConfig+0x108>

    default:
       USBD_CtlError(pdev , req);
 8001096:	6839      	ldr	r1, [r7, #0]
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f000 f8d5 	bl	8001248 <USBD_CtlError>
      break;
 800109e:	bf00      	nop
    }
  }
}
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	200001b8 	.word	0x200001b8

080010ac <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev ,
                           USBD_SetupReqTypedef *req)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	88db      	ldrh	r3, [r3, #6]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d004      	beq.n	80010c8 <USBD_GetConfig+0x1c>
  {
     USBD_CtlError(pdev , req);
 80010be:	6839      	ldr	r1, [r7, #0]
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f000 f8c1 	bl	8001248 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80010c6:	e020      	b.n	800110a <USBD_GetConfig+0x5e>
    switch (pdev->dev_state )
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d002      	beq.n	80010da <USBD_GetConfig+0x2e>
 80010d4:	2b03      	cmp	r3, #3
 80010d6:	d00b      	beq.n	80010f0 <USBD_GetConfig+0x44>
 80010d8:	e012      	b.n	8001100 <USBD_GetConfig+0x54>
      pdev->dev_default_config = 0;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev,
 80010e4:	2201      	movs	r2, #1
 80010e6:	4619      	mov	r1, r3
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f000 f919 	bl	8001320 <USBD_CtlSendData>
      break;
 80010ee:	e00c      	b.n	800110a <USBD_GetConfig+0x5e>
                        (uint8_t *)&pdev->dev_config,
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev,
 80010f4:	2201      	movs	r2, #1
 80010f6:	4619      	mov	r1, r3
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f000 f911 	bl	8001320 <USBD_CtlSendData>
      break;
 80010fe:	e004      	b.n	800110a <USBD_GetConfig+0x5e>
       USBD_CtlError(pdev , req);
 8001100:	6839      	ldr	r1, [r7, #0]
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f000 f8a0 	bl	8001248 <USBD_CtlError>
      break;
 8001108:	bf00      	nop
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev ,
                           USBD_SetupReqTypedef *req)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b082      	sub	sp, #8
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
 800111a:	6039      	str	r1, [r7, #0]


  switch (pdev->dev_state)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001122:	b2db      	uxtb	r3, r3
 8001124:	3b02      	subs	r3, #2
 8001126:	2b01      	cmp	r3, #1
 8001128:	d815      	bhi.n	8001156 <USBD_GetStatus+0x44>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:

#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;
#endif

    if (pdev->dev_remote_wakeup)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8001136:	2b00      	cmp	r3, #0
 8001138:	d005      	beq.n	8001146 <USBD_GetStatus+0x34>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	f043 0202 	orr.w	r2, r3, #2
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev,
                      (uint8_t *)& pdev->dev_config_status,
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev,
 800114a:	2202      	movs	r2, #2
 800114c:	4619      	mov	r1, r3
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f000 f8e6 	bl	8001320 <USBD_CtlSendData>
                      2);
    break;
 8001154:	e004      	b.n	8001160 <USBD_GetStatus+0x4e>

  default :
    USBD_CtlError(pdev , req);
 8001156:	6839      	ldr	r1, [r7, #0]
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f000 f875 	bl	8001248 <USBD_CtlError>
    break;
 800115e:	bf00      	nop
  }
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	885b      	ldrh	r3, [r3, #2]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d10d      	bne.n	8001196 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2201      	movs	r2, #1
 800117e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    pdev->pClass->Setup (pdev, req);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	6839      	ldr	r1, [r7, #0]
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f000 f905 	bl	80013a0 <USBD_CtlSendStatus>
  }

}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
 80011a6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	3b02      	subs	r3, #2
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d812      	bhi.n	80011dc <USBD_ClrFeature+0x3e>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	885b      	ldrh	r3, [r3, #2]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d113      	bne.n	80011e6 <USBD_ClrFeature+0x48>
    {
      pdev->dev_remote_wakeup = 0;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
      pdev->pClass->Setup (pdev, req);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	6839      	ldr	r1, [r7, #0]
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f000 f8e3 	bl	80013a0 <USBD_CtlSendStatus>
    }
    break;
 80011da:	e004      	b.n	80011e6 <USBD_ClrFeature+0x48>

  default :
     USBD_CtlError(pdev , req);
 80011dc:	6839      	ldr	r1, [r7, #0]
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f000 f832 	bl	8001248 <USBD_CtlError>
    break;
 80011e4:	e000      	b.n	80011e8 <USBD_ClrFeature+0x4a>
    break;
 80011e6:	bf00      	nop
  }
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	781a      	ldrb	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	785a      	ldrb	r2, [r3, #1]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	3302      	adds	r3, #2
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff fbe9 	bl	80009e6 <SWAPBYTE>
 8001214:	4603      	mov	r3, r0
 8001216:	461a      	mov	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	3304      	adds	r3, #4
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff fbe0 	bl	80009e6 <SWAPBYTE>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	3306      	adds	r3, #6
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff fbd7 	bl	80009e6 <SWAPBYTE>
 8001238:	4603      	mov	r3, r0
 800123a:	461a      	mov	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	80da      	strh	r2, [r3, #6]

}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8001252:	2180      	movs	r1, #128	@ 0x80
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f003 fa21 	bl	800469c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 800125a:	2100      	movs	r1, #0
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f003 fa1d 	bl	800469c <USBD_LL_StallEP>
}
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b086      	sub	sp, #24
 800126e:	af00      	add	r7, sp, #0
 8001270:	60f8      	str	r0, [r7, #12]
 8001272:	60b9      	str	r1, [r7, #8]
 8001274:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d033      	beq.n	80012e8 <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;
 8001280:	68f8      	ldr	r0, [r7, #12]
 8001282:	f000 f835 	bl	80012f0 <USBD_GetLen>
 8001286:	4603      	mov	r3, r0
 8001288:	3301      	adds	r3, #1
 800128a:	b29b      	uxth	r3, r3
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	b29a      	uxth	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	881a      	ldrh	r2, [r3, #0]
 8001298:	7dfb      	ldrb	r3, [r7, #23]
 800129a:	1c59      	adds	r1, r3, #1
 800129c:	75f9      	strb	r1, [r7, #23]
 800129e:	4619      	mov	r1, r3
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	440b      	add	r3, r1
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80012a8:	7dfb      	ldrb	r3, [r7, #23]
 80012aa:	1c5a      	adds	r2, r3, #1
 80012ac:	75fa      	strb	r2, [r7, #23]
 80012ae:	461a      	mov	r2, r3
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	4413      	add	r3, r2
 80012b4:	2203      	movs	r2, #3
 80012b6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80012b8:	e012      	b.n	80012e0 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	1c5a      	adds	r2, r3, #1
 80012be:	60fa      	str	r2, [r7, #12]
 80012c0:	7dfa      	ldrb	r2, [r7, #23]
 80012c2:	1c51      	adds	r1, r2, #1
 80012c4:	75f9      	strb	r1, [r7, #23]
 80012c6:	4611      	mov	r1, r2
 80012c8:	68ba      	ldr	r2, [r7, #8]
 80012ca:	440a      	add	r2, r1
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 80012d0:	7dfb      	ldrb	r3, [r7, #23]
 80012d2:	1c5a      	adds	r2, r3, #1
 80012d4:	75fa      	strb	r2, [r7, #23]
 80012d6:	461a      	mov	r2, r3
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	4413      	add	r3, r2
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1e8      	bne.n	80012ba <USBD_GetString+0x50>
    }
  }
}
 80012e8:	bf00      	nop
 80012ea:	3718      	adds	r7, #24
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 80012fc:	e005      	b.n	800130a <USBD_GetLen+0x1a>
    {
        len++;
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	3301      	adds	r3, #1
 8001302:	73fb      	strb	r3, [r7, #15]
        buf++;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3301      	adds	r3, #1
 8001308:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d1f5      	bne.n	80012fe <USBD_GetLen+0xe>
    }

    return len;
 8001312:	7bfb      	ldrb	r3, [r7, #15]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev,
                               uint8_t *pbuf,
                               uint16_t len)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	4613      	mov	r3, r2
 800132c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2202      	movs	r2, #2
 8001332:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8001336:	88fa      	ldrh	r2, [r7, #6]
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 800133c:	88fa      	ldrh	r2, [r7, #6]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);
 8001342:	88fb      	ldrh	r3, [r7, #6]
 8001344:	68ba      	ldr	r2, [r7, #8]
 8001346:	2100      	movs	r1, #0
 8001348:	68f8      	ldr	r0, [r7, #12]
 800134a:	f003 fa75 	bl	8004838 <USBD_LL_Transmit>

  return USBD_OK;
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev,
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	60f8      	str	r0, [r7, #12]
 8001360:	60b9      	str	r1, [r7, #8]
 8001362:	4613      	mov	r3, r2
 8001364:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);
 8001366:	88fb      	ldrh	r3, [r7, #6]
 8001368:	68ba      	ldr	r2, [r7, #8]
 800136a:	2100      	movs	r1, #0
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	f003 fa63 	bl	8004838 <USBD_LL_Transmit>

  return USBD_OK;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev,
                                          uint8_t *pbuf,
                                          uint16_t len)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	4613      	mov	r3, r2
 8001388:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 800138a:	88fb      	ldrh	r3, [r7, #6]
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	2100      	movs	r1, #0
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	f003 fa8b 	bl	80048ac <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                          len);
  return USBD_OK;
 8001396:	2300      	movs	r3, #0
}
 8001398:	4618      	mov	r0, r3
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2204      	movs	r2, #4
 80013ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);
 80013b0:	2300      	movs	r3, #0
 80013b2:	2200      	movs	r2, #0
 80013b4:	2100      	movs	r1, #0
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f003 fa3e 	bl	8004838 <USBD_LL_Transmit>

  return USBD_OK;
 80013bc:	2300      	movs	r3, #0
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b082      	sub	sp, #8
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2205      	movs	r2, #5
 80013d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

 /* Start the transfer */
  USBD_LL_PrepareReceive ( pdev,
 80013d6:	2300      	movs	r3, #0
 80013d8:	2200      	movs	r2, #0
 80013da:	2100      	movs	r1, #0
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f003 fa65 	bl	80048ac <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);

  return USBD_OK;
 80013e2:	2300      	movs	r3, #0
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <_ZN6ButtonC1Ev>:
 */

#include "ButtonDriver.h"


Button::Button() {}
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4618      	mov	r0, r3
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <_ZN6Button6UpdateEP12GPIO_TypeDefh>:

uint8_t Button::Update(GPIO_TypeDef * port, uint8_t pin)
{
 8001402:	b480      	push	{r7}
 8001404:	b087      	sub	sp, #28
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	4613      	mov	r3, r2
 800140e:	71fb      	strb	r3, [r7, #7]
	uint8_t pressed = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	75fb      	strb	r3, [r7, #23]

	if (READ(port,pin) == 0)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	691b      	ldr	r3, [r3, #16]
 8001418:	79fa      	ldrb	r2, [r7, #7]
 800141a:	2101      	movs	r1, #1
 800141c:	fa01 f202 	lsl.w	r2, r1, r2
 8001420:	4013      	ands	r3, r2
 8001422:	2b00      	cmp	r3, #0
 8001424:	bf0c      	ite	eq
 8001426:	2301      	moveq	r3, #1
 8001428:	2300      	movne	r3, #0
 800142a:	b2db      	uxtb	r3, r3
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <_ZN6Button6UpdateEP12GPIO_TypeDefh+0x34>
		pressed = 1;
 8001430:	2301      	movs	r3, #1
 8001432:	75fb      	strb	r3, [r7, #23]
 8001434:	e001      	b.n	800143a <_ZN6Button6UpdateEP12GPIO_TypeDefh+0x38>
	else
		pressed = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	75fb      	strb	r3, [r7, #23]

	return pressed;
 800143a:	7dfb      	ldrb	r3, [r7, #23]
}
 800143c:	4618      	mov	r0, r3
 800143e:	371c      	adds	r7, #28
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <_ZN11InputDriverC1EP5queueS1_>:
 */

#include "InputDriver.h"


InputDriver::InputDriver(queue* Sem, queue* qI)
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff ffc8 	bl	80013ec <_ZN6ButtonC1Ev>
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	3301      	adds	r3, #1
 8001460:	4618      	mov	r0, r3
 8001462:	f002 fc3b 	bl	8003cdc <_ZN6SwitchC1Ev>
{
	Semaphore = Sem;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	68ba      	ldr	r2, [r7, #8]
 800146a:	609a      	str	r2, [r3, #8]
	qInputs = qI;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	605a      	str	r2, [r3, #4]

	devices.Button = 0;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	2200      	movs	r2, #0
 8001476:	735a      	strb	r2, [r3, #13]
	devices.Switch = 0;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2200      	movs	r2, #0
 800147c:	731a      	strb	r2, [r3, #12]

	prevDevices.Button = 0;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2200      	movs	r2, #0
 8001482:	73da      	strb	r2, [r3, #15]
	prevDevices.Switch = 0;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2200      	movs	r2, #0
 8001488:	739a      	strb	r2, [r3, #14]
}
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	4618      	mov	r0, r3
 800148e:	3710      	adds	r7, #16
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <_ZN11InputDriver6UpdateEv>:

void InputDriver::Update()
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	void* data_ptr;
//	if (Semaphore->dequeue(&data_ptr) == false)
//		return;
	uint8_t inc = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	73fb      	strb	r3, [r7, #15]
	uint8_t dec = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	73bb      	strb	r3, [r7, #14]

	inc = macro.Update(PA, 4);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2204      	movs	r2, #4
 80014a8:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ffa8 	bl	8001402 <_ZN6Button6UpdateEP12GPIO_TypeDefh>
 80014b2:	4603      	mov	r3, r0
 80014b4:	73fb      	strb	r3, [r7, #15]
	dec = macro.Update(PB, 1);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2201      	movs	r2, #1
 80014ba:	4925      	ldr	r1, [pc, #148]	@ (8001550 <_ZN11InputDriver6UpdateEv+0xbc>)
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ffa0 	bl	8001402 <_ZN6Button6UpdateEP12GPIO_TypeDefh>
 80014c2:	4603      	mov	r3, r0
 80014c4:	73bb      	strb	r3, [r7, #14]

	if (inc == 1 && dec == 0)
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d106      	bne.n	80014da <_ZN11InputDriver6UpdateEv+0x46>
 80014cc:	7bbb      	ldrb	r3, [r7, #14]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d103      	bne.n	80014da <_ZN11InputDriver6UpdateEv+0x46>
		devices.Button = 1;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2201      	movs	r2, #1
 80014d6:	735a      	strb	r2, [r3, #13]
 80014d8:	e00c      	b.n	80014f4 <_ZN11InputDriver6UpdateEv+0x60>
	else if (inc == 0 && dec == 1)
 80014da:	7bfb      	ldrb	r3, [r7, #15]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d106      	bne.n	80014ee <_ZN11InputDriver6UpdateEv+0x5a>
 80014e0:	7bbb      	ldrb	r3, [r7, #14]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d103      	bne.n	80014ee <_ZN11InputDriver6UpdateEv+0x5a>
		devices.Button = -1;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	22ff      	movs	r2, #255	@ 0xff
 80014ea:	735a      	strb	r2, [r3, #13]
 80014ec:	e002      	b.n	80014f4 <_ZN11InputDriver6UpdateEv+0x60>
	else
		devices.Button = 0;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	735a      	strb	r2, [r3, #13]

	devices.Switch = state.Update();
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3301      	adds	r3, #1
 80014f8:	4618      	mov	r0, r3
 80014fa:	f002 fbfa 	bl	8003cf2 <_ZN6Switch6UpdateEv>
 80014fe:	4603      	mov	r3, r0
 8001500:	461a      	mov	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	731a      	strb	r2, [r3, #12]

	if ((devices.Button != prevDevices.Button) || (devices.Switch != prevDevices.Switch))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f993 200d 	ldrsb.w	r2, [r3, #13]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f993 300f 	ldrsb.w	r3, [r3, #15]
 8001512:	429a      	cmp	r2, r3
 8001514:	d105      	bne.n	8001522 <_ZN11InputDriver6UpdateEv+0x8e>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	7b1a      	ldrb	r2, [r3, #12]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	7b9b      	ldrb	r3, [r3, #14]
 800151e:	429a      	cmp	r2, r3
 8001520:	d011      	beq.n	8001546 <_ZN11InputDriver6UpdateEv+0xb2>
	{
		prevDevices.Button = devices.Button;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f993 200d 	ldrsb.w	r2, [r3, #13]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	73da      	strb	r2, [r3, #15]
		prevDevices.Switch = devices.Switch;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	7b1a      	ldrb	r2, [r3, #12]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	739a      	strb	r2, [r3, #14]

		qInputs->enqueue((void*)&devices);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	330c      	adds	r3, #12
 800153c:	4619      	mov	r1, r3
 800153e:	4610      	mov	r0, r2
 8001540:	f002 fcf9 	bl	8003f36 <_ZN5queue7enqueueEPv>
	}
	return;
 8001544:	bf00      	nop
 8001546:	bf00      	nop
}
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	48000400 	.word	0x48000400

08001554 <_ZN6MacrosC1EP5queue>:



extern USB_JoystickReport_Input joystick_input;

Macros::Macros(queue* qMS)
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
{
	qMacroState = qMS;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	683a      	ldr	r2, [r7, #0]
 8001562:	601a      	str	r2, [r3, #0]
	State.CurrentMacro = ZONE1;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	715a      	strb	r2, [r3, #5]
	State.CurrentState = START;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	711a      	strb	r2, [r3, #4]
}
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4618      	mov	r0, r3
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
	...

08001580 <_ZN6Macros6UpdateEv>:
	}
	return;
}

void Macros::Update()
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	void* data_ptr;
	StateChange* value_ptr;

	if (qMacroState->dequeue(&data_ptr) == false)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f107 0208 	add.w	r2, r7, #8
 8001590:	4611      	mov	r1, r2
 8001592:	4618      	mov	r0, r3
 8001594:	f002 fd0f 	bl	8003fb6 <_ZN5queue7dequeueEPPv>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	bf0c      	ite	eq
 800159e:	2301      	moveq	r3, #1
 80015a0:	2300      	movne	r3, #0
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f040 80ae 	bne.w	8001706 <_ZN6Macros6UpdateEv+0x186>
		return;

	value_ptr = (StateChange*)data_ptr;
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	60fb      	str	r3, [r7, #12]
	State = *value_ptr;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	3304      	adds	r3, #4
 80015b4:	8812      	ldrh	r2, [r2, #0]
 80015b6:	801a      	strh	r2, [r3, #0]


	if (State.CurrentState == RUNNING)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	791b      	ldrb	r3, [r3, #4]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	f040 8093 	bne.w	80016e8 <_ZN6Macros6UpdateEv+0x168>
	{
		switch (State.CurrentMacro)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	795b      	ldrb	r3, [r3, #5]
 80015c6:	2b16      	cmp	r3, #22
 80015c8:	f200 8093 	bhi.w	80016f2 <_ZN6Macros6UpdateEv+0x172>
 80015cc:	a201      	add	r2, pc, #4	@ (adr r2, 80015d4 <_ZN6Macros6UpdateEv+0x54>)
 80015ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d2:	bf00      	nop
 80015d4:	08001631 	.word	0x08001631
 80015d8:	08001639 	.word	0x08001639
 80015dc:	08001641 	.word	0x08001641
 80015e0:	08001649 	.word	0x08001649
 80015e4:	08001651 	.word	0x08001651
 80015e8:	08001659 	.word	0x08001659
 80015ec:	08001661 	.word	0x08001661
 80015f0:	08001669 	.word	0x08001669
 80015f4:	08001671 	.word	0x08001671
 80015f8:	08001679 	.word	0x08001679
 80015fc:	08001681 	.word	0x08001681
 8001600:	08001689 	.word	0x08001689
 8001604:	08001691 	.word	0x08001691
 8001608:	08001699 	.word	0x08001699
 800160c:	080016a1 	.word	0x080016a1
 8001610:	080016a9 	.word	0x080016a9
 8001614:	080016b1 	.word	0x080016b1
 8001618:	080016b9 	.word	0x080016b9
 800161c:	080016c1 	.word	0x080016c1
 8001620:	080016c9 	.word	0x080016c9
 8001624:	080016d1 	.word	0x080016d1
 8001628:	080016d9 	.word	0x080016d9
 800162c:	080016e1 	.word	0x080016e1
		{
			case ZONE1:
			{
				wild_zone_1();
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f000 f871 	bl	8001718 <_ZN6Macros11wild_zone_1Ev>
				break;
 8001636:	e05d      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE2:
			{
				wild_zone_2();
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f000 f8d5 	bl	80017e8 <_ZN6Macros11wild_zone_2Ev>
				break;
 800163e:	e059      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE3:
			{
				wild_zone_3();
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 f939 	bl	80018b8 <_ZN6Macros11wild_zone_3Ev>
				break;
 8001646:	e055      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE4:
			{
				wild_zone_4();
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f000 f99d 	bl	8001988 <_ZN6Macros11wild_zone_4Ev>
				break;
 800164e:	e051      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE5:
			{
				wild_zone_5();
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f000 fa01 	bl	8001a58 <_ZN6Macros11wild_zone_5Ev>
				break;
 8001656:	e04d      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE6:
			{
				wild_zone_6();
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f000 fa65 	bl	8001b28 <_ZN6Macros11wild_zone_6Ev>
				break;
 800165e:	e049      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE7:
			{
				wild_zone_7();
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f000 fac9 	bl	8001bf8 <_ZN6Macros11wild_zone_7Ev>
				break;
 8001666:	e045      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE8:
			{
				wild_zone_8();
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 fb2d 	bl	8001cc8 <_ZN6Macros11wild_zone_8Ev>
				break;
 800166e:	e041      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE9:
			{
				wild_zone_9();
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f000 fb91 	bl	8001d98 <_ZN6Macros11wild_zone_9Ev>
				break;
 8001676:	e03d      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE10:
			{
				wild_zone_10();
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f000 fbf5 	bl	8001e68 <_ZN6Macros12wild_zone_10Ev>
				break;
 800167e:	e039      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE11:
			{
				wild_zone_11();
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f000 fc59 	bl	8001f38 <_ZN6Macros12wild_zone_11Ev>
				break;
 8001686:	e035      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE12:
			{
				wild_zone_12();
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f000 fcc1 	bl	8002010 <_ZN6Macros12wild_zone_12Ev>
				break;
 800168e:	e031      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE13:
			{
				wild_zone_13();
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f000 fd25 	bl	80020e0 <_ZN6Macros12wild_zone_13Ev>
				break;
 8001696:	e02d      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE14:
			{
				wild_zone_14();
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f000 fd89 	bl	80021b0 <_ZN6Macros12wild_zone_14Ev>
				break;
 800169e:	e029      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE15:
			{
				wild_zone_15();
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f000 fded 	bl	8002280 <_ZN6Macros12wild_zone_15Ev>
				break;
 80016a6:	e025      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE16:
			{
				wild_zone_16();
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f000 fe51 	bl	8002350 <_ZN6Macros12wild_zone_16Ev>
				break;
 80016ae:	e021      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE17:
			{
				wild_zone_17();
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f000 feb5 	bl	8002420 <_ZN6Macros12wild_zone_17Ev>
				break;
 80016b6:	e01d      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE18:
			{
				wild_zone_18();
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 ff19 	bl	80024f0 <_ZN6Macros12wild_zone_18Ev>
				break;
 80016be:	e019      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE19:
			{
				wild_zone_19();
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f000 ff81 	bl	80025c8 <_ZN6Macros12wild_zone_19Ev>
				break;
 80016c6:	e015      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case ZONE20:
			{
				wild_zone_20();
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f000 ffe5 	bl	8002698 <_ZN6Macros12wild_zone_20Ev>
				break;
 80016ce:	e011      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case BENCHRESET:
			{
				bench_reset();
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f001 f849 	bl	8002768 <_ZN6Macros11bench_resetEv>
				break;
 80016d6:	e00d      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case AUTOBATTE:
			{
				auto_battle();
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f001 f889 	bl	80027f0 <_ZN6Macros11auto_battleEv>
				break;
 80016de:	e009      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}

			case TURBOA:
			{
				turbo_a();
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f001 f8af 	bl	8002844 <_ZN6Macros7turbo_aEv>
				break;
 80016e6:	e005      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
			}
		}
	}
	else
	{
		ResetReport(&hUsbDeviceFS, &joystick_input);
 80016e8:	4909      	ldr	r1, [pc, #36]	@ (8001710 <_ZN6Macros6UpdateEv+0x190>)
 80016ea:	480a      	ldr	r0, [pc, #40]	@ (8001714 <_ZN6Macros6UpdateEv+0x194>)
 80016ec:	f002 fbb5 	bl	8003e5a <ResetReport>
 80016f0:	e000      	b.n	80016f4 <_ZN6Macros6UpdateEv+0x174>
				break;
 80016f2:	bf00      	nop
	}
//	USB_Busy();
	qMacroState->enqueue((void*)&State);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	3304      	adds	r3, #4
 80016fc:	4619      	mov	r1, r3
 80016fe:	4610      	mov	r0, r2
 8001700:	f002 fc19 	bl	8003f36 <_ZN5queue7enqueueEPv>
	return;
 8001704:	e000      	b.n	8001708 <_ZN6Macros6UpdateEv+0x188>
		return;
 8001706:	bf00      	nop
}
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000288 	.word	0x20000288
 8001714:	20000298 	.word	0x20000298

08001718 <_ZN6Macros11wild_zone_1Ev>:



void Macros::wild_zone_1()
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001720:	492f      	ldr	r1, [pc, #188]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 8001722:	4830      	ldr	r0, [pc, #192]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 8001724:	f002 fb99 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8001728:	2064      	movs	r0, #100	@ 0x64
 800172a:	f003 fd45 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 800172e:	4b2c      	ldr	r3, [pc, #176]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 8001730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001734:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001736:	2296      	movs	r2, #150	@ 0x96
 8001738:	4929      	ldr	r1, [pc, #164]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 800173a:	482a      	ldr	r0, [pc, #168]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 800173c:	f002 fbcd 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8001740:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001744:	f003 fd38 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001748:	4925      	ldr	r1, [pc, #148]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 800174a:	4826      	ldr	r0, [pc, #152]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 800174c:	f002 fb85 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001750:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001754:	f003 fd30 	bl	80051b8 <HAL_Delay>


	joystick_input.LX = STICK_MIN;
 8001758:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 800175a:	2200      	movs	r2, #0
 800175c:	70da      	strb	r2, [r3, #3]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 800175e:	2296      	movs	r2, #150	@ 0x96
 8001760:	491f      	ldr	r1, [pc, #124]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 8001762:	4820      	ldr	r0, [pc, #128]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 8001764:	f002 fbb9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001768:	491d      	ldr	r1, [pc, #116]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 800176a:	481e      	ldr	r0, [pc, #120]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 800176c:	f002 fb75 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001770:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001774:	f003 fd20 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001778:	4b19      	ldr	r3, [pc, #100]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 800177a:	2204      	movs	r2, #4
 800177c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800177e:	2296      	movs	r2, #150	@ 0x96
 8001780:	4917      	ldr	r1, [pc, #92]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 8001782:	4818      	ldr	r0, [pc, #96]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 8001784:	f002 fba9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001788:	4915      	ldr	r1, [pc, #84]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 800178a:	4816      	ldr	r0, [pc, #88]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 800178c:	f002 fb65 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001790:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001794:	f003 fd10 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001798:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 800179a:	2204      	movs	r2, #4
 800179c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800179e:	2296      	movs	r2, #150	@ 0x96
 80017a0:	490f      	ldr	r1, [pc, #60]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 80017a2:	4810      	ldr	r0, [pc, #64]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 80017a4:	f002 fb99 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80017a8:	490d      	ldr	r1, [pc, #52]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 80017aa:	480e      	ldr	r0, [pc, #56]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 80017ac:	f002 fb55 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 80017b0:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80017b4:	f003 fd00 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 80017b8:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 80017ba:	2204      	movs	r2, #4
 80017bc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80017be:	2296      	movs	r2, #150	@ 0x96
 80017c0:	4907      	ldr	r1, [pc, #28]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 80017c2:	4808      	ldr	r0, [pc, #32]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 80017c4:	f002 fb89 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80017c8:	4905      	ldr	r1, [pc, #20]	@ (80017e0 <_ZN6Macros11wild_zone_1Ev+0xc8>)
 80017ca:	4806      	ldr	r0, [pc, #24]	@ (80017e4 <_ZN6Macros11wild_zone_1Ev+0xcc>)
 80017cc:	f002 fb45 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 80017d0:	f640 60a6 	movw	r0, #3750	@ 0xea6
 80017d4:	f003 fcf0 	bl	80051b8 <HAL_Delay>

	return;
 80017d8:	bf00      	nop
}
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000288 	.word	0x20000288
 80017e4:	20000298 	.word	0x20000298

080017e8 <_ZN6Macros11wild_zone_2Ev>:

void Macros::wild_zone_2()
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 80017f0:	492f      	ldr	r1, [pc, #188]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 80017f2:	4830      	ldr	r0, [pc, #192]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 80017f4:	f002 fb31 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 80017f8:	2064      	movs	r0, #100	@ 0x64
 80017fa:	f003 fcdd 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 80017fe:	4b2c      	ldr	r3, [pc, #176]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 8001800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001804:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001806:	2296      	movs	r2, #150	@ 0x96
 8001808:	4929      	ldr	r1, [pc, #164]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800180a:	482a      	ldr	r0, [pc, #168]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 800180c:	f002 fb65 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8001810:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001814:	f003 fcd0 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001818:	4925      	ldr	r1, [pc, #148]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800181a:	4826      	ldr	r0, [pc, #152]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 800181c:	f002 fb1d 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001820:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001824:	f003 fcc8 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MIN;
 8001828:	4b21      	ldr	r3, [pc, #132]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800182a:	2200      	movs	r2, #0
 800182c:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 800182e:	2296      	movs	r2, #150	@ 0x96
 8001830:	491f      	ldr	r1, [pc, #124]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 8001832:	4820      	ldr	r0, [pc, #128]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 8001834:	f002 fb51 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001838:	491d      	ldr	r1, [pc, #116]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800183a:	481e      	ldr	r0, [pc, #120]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 800183c:	f002 fb0d 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001840:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001844:	f003 fcb8 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001848:	4b19      	ldr	r3, [pc, #100]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800184a:	2204      	movs	r2, #4
 800184c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800184e:	2296      	movs	r2, #150	@ 0x96
 8001850:	4917      	ldr	r1, [pc, #92]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 8001852:	4818      	ldr	r0, [pc, #96]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 8001854:	f002 fb41 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001858:	4915      	ldr	r1, [pc, #84]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800185a:	4816      	ldr	r0, [pc, #88]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 800185c:	f002 fafd 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001860:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001864:	f003 fca8 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800186a:	2204      	movs	r2, #4
 800186c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800186e:	2296      	movs	r2, #150	@ 0x96
 8001870:	490f      	ldr	r1, [pc, #60]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 8001872:	4810      	ldr	r0, [pc, #64]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 8001874:	f002 fb31 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001878:	490d      	ldr	r1, [pc, #52]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800187a:	480e      	ldr	r0, [pc, #56]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 800187c:	f002 faed 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001880:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001884:	f003 fc98 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001888:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800188a:	2204      	movs	r2, #4
 800188c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800188e:	2296      	movs	r2, #150	@ 0x96
 8001890:	4907      	ldr	r1, [pc, #28]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 8001892:	4808      	ldr	r0, [pc, #32]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 8001894:	f002 fb21 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001898:	4905      	ldr	r1, [pc, #20]	@ (80018b0 <_ZN6Macros11wild_zone_2Ev+0xc8>)
 800189a:	4806      	ldr	r0, [pc, #24]	@ (80018b4 <_ZN6Macros11wild_zone_2Ev+0xcc>)
 800189c:	f002 fadd 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 80018a0:	f640 60a6 	movw	r0, #3750	@ 0xea6
 80018a4:	f003 fc88 	bl	80051b8 <HAL_Delay>
	return;
 80018a8:	bf00      	nop
}
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20000288 	.word	0x20000288
 80018b4:	20000298 	.word	0x20000298

080018b8 <_ZN6Macros11wild_zone_3Ev>:

void Macros::wild_zone_3()
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 80018c0:	492f      	ldr	r1, [pc, #188]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 80018c2:	4830      	ldr	r0, [pc, #192]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 80018c4:	f002 fac9 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 80018c8:	2064      	movs	r0, #100	@ 0x64
 80018ca:	f003 fc75 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 80018ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 80018d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018d4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80018d6:	2296      	movs	r2, #150	@ 0x96
 80018d8:	4929      	ldr	r1, [pc, #164]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 80018da:	482a      	ldr	r0, [pc, #168]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 80018dc:	f002 fafd 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 80018e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018e4:	f003 fc68 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80018e8:	4925      	ldr	r1, [pc, #148]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 80018ea:	4826      	ldr	r0, [pc, #152]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 80018ec:	f002 fab5 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 80018f0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80018f4:	f003 fc60 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MIN;
 80018f8:	4b21      	ldr	r3, [pc, #132]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 80018fe:	2296      	movs	r2, #150	@ 0x96
 8001900:	491f      	ldr	r1, [pc, #124]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 8001902:	4820      	ldr	r0, [pc, #128]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 8001904:	f002 fae9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001908:	491d      	ldr	r1, [pc, #116]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 800190a:	481e      	ldr	r0, [pc, #120]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 800190c:	f002 faa5 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001910:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001914:	f003 fc50 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001918:	4b19      	ldr	r3, [pc, #100]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 800191a:	2204      	movs	r2, #4
 800191c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800191e:	2296      	movs	r2, #150	@ 0x96
 8001920:	4917      	ldr	r1, [pc, #92]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 8001922:	4818      	ldr	r0, [pc, #96]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 8001924:	f002 fad9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001928:	4915      	ldr	r1, [pc, #84]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 800192a:	4816      	ldr	r0, [pc, #88]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 800192c:	f002 fa95 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001930:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001934:	f003 fc40 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001938:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 800193a:	2204      	movs	r2, #4
 800193c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800193e:	2296      	movs	r2, #150	@ 0x96
 8001940:	490f      	ldr	r1, [pc, #60]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 8001942:	4810      	ldr	r0, [pc, #64]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 8001944:	f002 fac9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001948:	490d      	ldr	r1, [pc, #52]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 800194a:	480e      	ldr	r0, [pc, #56]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 800194c:	f002 fa85 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001950:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001954:	f003 fc30 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001958:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 800195a:	2204      	movs	r2, #4
 800195c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800195e:	2296      	movs	r2, #150	@ 0x96
 8001960:	4907      	ldr	r1, [pc, #28]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 8001962:	4808      	ldr	r0, [pc, #32]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 8001964:	f002 fab9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001968:	4905      	ldr	r1, [pc, #20]	@ (8001980 <_ZN6Macros11wild_zone_3Ev+0xc8>)
 800196a:	4806      	ldr	r0, [pc, #24]	@ (8001984 <_ZN6Macros11wild_zone_3Ev+0xcc>)
 800196c:	f002 fa75 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8001970:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8001974:	f003 fc20 	bl	80051b8 <HAL_Delay>
	return;
 8001978:	bf00      	nop
}
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000288 	.word	0x20000288
 8001984:	20000298 	.word	0x20000298

08001988 <_ZN6Macros11wild_zone_4Ev>:

void Macros::wild_zone_4()
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001990:	492f      	ldr	r1, [pc, #188]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 8001992:	4830      	ldr	r0, [pc, #192]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 8001994:	f002 fa61 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8001998:	2064      	movs	r0, #100	@ 0x64
 800199a:	f003 fc0d 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 800199e:	4b2c      	ldr	r3, [pc, #176]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 80019a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019a4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80019a6:	2296      	movs	r2, #150	@ 0x96
 80019a8:	4929      	ldr	r1, [pc, #164]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 80019aa:	482a      	ldr	r0, [pc, #168]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 80019ac:	f002 fa95 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 80019b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019b4:	f003 fc00 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80019b8:	4925      	ldr	r1, [pc, #148]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 80019ba:	4826      	ldr	r0, [pc, #152]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 80019bc:	f002 fa4d 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 80019c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019c4:	f003 fbf8 	bl	80051b8 <HAL_Delay>


	joystick_input.LX = STICK_MAX;
 80019c8:	4b21      	ldr	r3, [pc, #132]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 80019ca:	22ff      	movs	r2, #255	@ 0xff
 80019cc:	70da      	strb	r2, [r3, #3]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 80019ce:	2296      	movs	r2, #150	@ 0x96
 80019d0:	491f      	ldr	r1, [pc, #124]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 80019d2:	4820      	ldr	r0, [pc, #128]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 80019d4:	f002 fa81 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80019d8:	491d      	ldr	r1, [pc, #116]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 80019da:	481e      	ldr	r0, [pc, #120]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 80019dc:	f002 fa3d 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 80019e0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019e4:	f003 fbe8 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 80019e8:	4b19      	ldr	r3, [pc, #100]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 80019ea:	2204      	movs	r2, #4
 80019ec:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80019ee:	2296      	movs	r2, #150	@ 0x96
 80019f0:	4917      	ldr	r1, [pc, #92]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 80019f2:	4818      	ldr	r0, [pc, #96]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 80019f4:	f002 fa71 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80019f8:	4915      	ldr	r1, [pc, #84]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 80019fa:	4816      	ldr	r0, [pc, #88]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 80019fc:	f002 fa2d 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001a00:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a04:	f003 fbd8 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001a08:	4b11      	ldr	r3, [pc, #68]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 8001a0a:	2204      	movs	r2, #4
 8001a0c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001a0e:	2296      	movs	r2, #150	@ 0x96
 8001a10:	490f      	ldr	r1, [pc, #60]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 8001a12:	4810      	ldr	r0, [pc, #64]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 8001a14:	f002 fa61 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001a18:	490d      	ldr	r1, [pc, #52]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 8001a1a:	480e      	ldr	r0, [pc, #56]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 8001a1c:	f002 fa1d 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001a20:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001a24:	f003 fbc8 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001a28:	4b09      	ldr	r3, [pc, #36]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 8001a2a:	2204      	movs	r2, #4
 8001a2c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001a2e:	2296      	movs	r2, #150	@ 0x96
 8001a30:	4907      	ldr	r1, [pc, #28]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 8001a32:	4808      	ldr	r0, [pc, #32]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 8001a34:	f002 fa51 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001a38:	4905      	ldr	r1, [pc, #20]	@ (8001a50 <_ZN6Macros11wild_zone_4Ev+0xc8>)
 8001a3a:	4806      	ldr	r0, [pc, #24]	@ (8001a54 <_ZN6Macros11wild_zone_4Ev+0xcc>)
 8001a3c:	f002 fa0d 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8001a40:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8001a44:	f003 fbb8 	bl	80051b8 <HAL_Delay>
	return;
 8001a48:	bf00      	nop
}
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20000288 	.word	0x20000288
 8001a54:	20000298 	.word	0x20000298

08001a58 <_ZN6Macros11wild_zone_5Ev>:

void Macros::wild_zone_5()
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001a60:	492f      	ldr	r1, [pc, #188]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001a62:	4830      	ldr	r0, [pc, #192]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001a64:	f002 f9f9 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8001a68:	2064      	movs	r0, #100	@ 0x64
 8001a6a:	f003 fba5 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8001a6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001a70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a74:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001a76:	2296      	movs	r2, #150	@ 0x96
 8001a78:	4929      	ldr	r1, [pc, #164]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001a7a:	482a      	ldr	r0, [pc, #168]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001a7c:	f002 fa2d 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8001a80:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a84:	f003 fb98 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001a88:	4925      	ldr	r1, [pc, #148]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001a8a:	4826      	ldr	r0, [pc, #152]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001a8c:	f002 f9e5 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001a90:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a94:	f003 fb90 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MIN;
 8001a98:	4b21      	ldr	r3, [pc, #132]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8001a9e:	2296      	movs	r2, #150	@ 0x96
 8001aa0:	491f      	ldr	r1, [pc, #124]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001aa2:	4820      	ldr	r0, [pc, #128]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001aa4:	f002 fa19 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001aa8:	491d      	ldr	r1, [pc, #116]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001aaa:	481e      	ldr	r0, [pc, #120]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001aac:	f002 f9d5 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001ab0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ab4:	f003 fb80 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001ab8:	4b19      	ldr	r3, [pc, #100]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001aba:	2204      	movs	r2, #4
 8001abc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001abe:	2296      	movs	r2, #150	@ 0x96
 8001ac0:	4917      	ldr	r1, [pc, #92]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001ac2:	4818      	ldr	r0, [pc, #96]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001ac4:	f002 fa09 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001ac8:	4915      	ldr	r1, [pc, #84]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001aca:	4816      	ldr	r0, [pc, #88]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001acc:	f002 f9c5 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001ad0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ad4:	f003 fb70 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001ad8:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001ada:	2204      	movs	r2, #4
 8001adc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001ade:	2296      	movs	r2, #150	@ 0x96
 8001ae0:	490f      	ldr	r1, [pc, #60]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001ae2:	4810      	ldr	r0, [pc, #64]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001ae4:	f002 f9f9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001ae8:	490d      	ldr	r1, [pc, #52]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001aea:	480e      	ldr	r0, [pc, #56]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001aec:	f002 f9b5 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001af0:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001af4:	f003 fb60 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001af8:	4b09      	ldr	r3, [pc, #36]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001afa:	2204      	movs	r2, #4
 8001afc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001afe:	2296      	movs	r2, #150	@ 0x96
 8001b00:	4907      	ldr	r1, [pc, #28]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001b02:	4808      	ldr	r0, [pc, #32]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001b04:	f002 f9e9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001b08:	4905      	ldr	r1, [pc, #20]	@ (8001b20 <_ZN6Macros11wild_zone_5Ev+0xc8>)
 8001b0a:	4806      	ldr	r0, [pc, #24]	@ (8001b24 <_ZN6Macros11wild_zone_5Ev+0xcc>)
 8001b0c:	f002 f9a5 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8001b10:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8001b14:	f003 fb50 	bl	80051b8 <HAL_Delay>
	return;
 8001b18:	bf00      	nop
}
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20000288 	.word	0x20000288
 8001b24:	20000298 	.word	0x20000298

08001b28 <_ZN6Macros11wild_zone_6Ev>:

void Macros::wild_zone_6()
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001b30:	492f      	ldr	r1, [pc, #188]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b32:	4830      	ldr	r0, [pc, #192]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001b34:	f002 f991 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8001b38:	2064      	movs	r0, #100	@ 0x64
 8001b3a:	f003 fb3d 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8001b3e:	4b2c      	ldr	r3, [pc, #176]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b44:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001b46:	2296      	movs	r2, #150	@ 0x96
 8001b48:	4929      	ldr	r1, [pc, #164]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b4a:	482a      	ldr	r0, [pc, #168]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001b4c:	f002 f9c5 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8001b50:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b54:	f003 fb30 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001b58:	4925      	ldr	r1, [pc, #148]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b5a:	4826      	ldr	r0, [pc, #152]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001b5c:	f002 f97d 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001b60:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b64:	f003 fb28 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MIN;
 8001b68:	4b21      	ldr	r3, [pc, #132]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8001b6e:	2296      	movs	r2, #150	@ 0x96
 8001b70:	491f      	ldr	r1, [pc, #124]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b72:	4820      	ldr	r0, [pc, #128]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001b74:	f002 f9b1 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001b78:	491d      	ldr	r1, [pc, #116]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b7a:	481e      	ldr	r0, [pc, #120]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001b7c:	f002 f96d 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001b80:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b84:	f003 fb18 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001b88:	4b19      	ldr	r3, [pc, #100]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001b8e:	2296      	movs	r2, #150	@ 0x96
 8001b90:	4917      	ldr	r1, [pc, #92]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b92:	4818      	ldr	r0, [pc, #96]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001b94:	f002 f9a1 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001b98:	4915      	ldr	r1, [pc, #84]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001b9a:	4816      	ldr	r0, [pc, #88]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001b9c:	f002 f95d 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001ba0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ba4:	f003 fb08 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001baa:	2204      	movs	r2, #4
 8001bac:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001bae:	2296      	movs	r2, #150	@ 0x96
 8001bb0:	490f      	ldr	r1, [pc, #60]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001bb2:	4810      	ldr	r0, [pc, #64]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001bb4:	f002 f991 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001bb8:	490d      	ldr	r1, [pc, #52]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001bba:	480e      	ldr	r0, [pc, #56]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001bbc:	f002 f94d 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001bc0:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001bc4:	f003 faf8 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001bc8:	4b09      	ldr	r3, [pc, #36]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001bca:	2204      	movs	r2, #4
 8001bcc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001bce:	2296      	movs	r2, #150	@ 0x96
 8001bd0:	4907      	ldr	r1, [pc, #28]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001bd2:	4808      	ldr	r0, [pc, #32]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001bd4:	f002 f981 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001bd8:	4905      	ldr	r1, [pc, #20]	@ (8001bf0 <_ZN6Macros11wild_zone_6Ev+0xc8>)
 8001bda:	4806      	ldr	r0, [pc, #24]	@ (8001bf4 <_ZN6Macros11wild_zone_6Ev+0xcc>)
 8001bdc:	f002 f93d 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8001be0:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8001be4:	f003 fae8 	bl	80051b8 <HAL_Delay>
	return;
 8001be8:	bf00      	nop
}
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20000288 	.word	0x20000288
 8001bf4:	20000298 	.word	0x20000298

08001bf8 <_ZN6Macros11wild_zone_7Ev>:

void Macros::wild_zone_7()
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001c00:	492f      	ldr	r1, [pc, #188]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c02:	4830      	ldr	r0, [pc, #192]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001c04:	f002 f929 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8001c08:	2064      	movs	r0, #100	@ 0x64
 8001c0a:	f003 fad5 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8001c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c14:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001c16:	2296      	movs	r2, #150	@ 0x96
 8001c18:	4929      	ldr	r1, [pc, #164]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c1a:	482a      	ldr	r0, [pc, #168]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001c1c:	f002 f95d 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8001c20:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c24:	f003 fac8 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001c28:	4925      	ldr	r1, [pc, #148]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c2a:	4826      	ldr	r0, [pc, #152]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001c2c:	f002 f915 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001c30:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c34:	f003 fac0 	bl	80051b8 <HAL_Delay>


	joystick_input.LX = STICK_MIN;
 8001c38:	4b21      	ldr	r3, [pc, #132]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	70da      	strb	r2, [r3, #3]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8001c3e:	2296      	movs	r2, #150	@ 0x96
 8001c40:	491f      	ldr	r1, [pc, #124]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c42:	4820      	ldr	r0, [pc, #128]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001c44:	f002 f949 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001c48:	491d      	ldr	r1, [pc, #116]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c4a:	481e      	ldr	r0, [pc, #120]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001c4c:	f002 f905 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001c50:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c54:	f003 fab0 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001c58:	4b19      	ldr	r3, [pc, #100]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c5a:	2204      	movs	r2, #4
 8001c5c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001c5e:	2296      	movs	r2, #150	@ 0x96
 8001c60:	4917      	ldr	r1, [pc, #92]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c62:	4818      	ldr	r0, [pc, #96]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001c64:	f002 f939 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001c68:	4915      	ldr	r1, [pc, #84]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c6a:	4816      	ldr	r0, [pc, #88]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001c6c:	f002 f8f5 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001c70:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c74:	f003 faa0 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001c78:	4b11      	ldr	r3, [pc, #68]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001c7e:	2296      	movs	r2, #150	@ 0x96
 8001c80:	490f      	ldr	r1, [pc, #60]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c82:	4810      	ldr	r0, [pc, #64]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001c84:	f002 f929 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001c88:	490d      	ldr	r1, [pc, #52]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c8a:	480e      	ldr	r0, [pc, #56]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001c8c:	f002 f8e5 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001c90:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001c94:	f003 fa90 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001c98:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001c9a:	2204      	movs	r2, #4
 8001c9c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001c9e:	2296      	movs	r2, #150	@ 0x96
 8001ca0:	4907      	ldr	r1, [pc, #28]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001ca2:	4808      	ldr	r0, [pc, #32]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001ca4:	f002 f919 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001ca8:	4905      	ldr	r1, [pc, #20]	@ (8001cc0 <_ZN6Macros11wild_zone_7Ev+0xc8>)
 8001caa:	4806      	ldr	r0, [pc, #24]	@ (8001cc4 <_ZN6Macros11wild_zone_7Ev+0xcc>)
 8001cac:	f002 f8d5 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8001cb0:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8001cb4:	f003 fa80 	bl	80051b8 <HAL_Delay>
	return;
 8001cb8:	bf00      	nop
}
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000288 	.word	0x20000288
 8001cc4:	20000298 	.word	0x20000298

08001cc8 <_ZN6Macros11wild_zone_8Ev>:

void Macros::wild_zone_8()
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001cd0:	492f      	ldr	r1, [pc, #188]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001cd2:	4830      	ldr	r0, [pc, #192]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001cd4:	f002 f8c1 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8001cd8:	2064      	movs	r0, #100	@ 0x64
 8001cda:	f003 fa6d 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8001cde:	4b2c      	ldr	r3, [pc, #176]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001ce0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ce4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001ce6:	2296      	movs	r2, #150	@ 0x96
 8001ce8:	4929      	ldr	r1, [pc, #164]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001cea:	482a      	ldr	r0, [pc, #168]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001cec:	f002 f8f5 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8001cf0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cf4:	f003 fa60 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001cf8:	4925      	ldr	r1, [pc, #148]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001cfa:	4826      	ldr	r0, [pc, #152]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001cfc:	f002 f8ad 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001d00:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d04:	f003 fa58 	bl	80051b8 <HAL_Delay>


	joystick_input.LX = STICK_MIN;
 8001d08:	4b21      	ldr	r3, [pc, #132]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	70da      	strb	r2, [r3, #3]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8001d0e:	2296      	movs	r2, #150	@ 0x96
 8001d10:	491f      	ldr	r1, [pc, #124]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d12:	4820      	ldr	r0, [pc, #128]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001d14:	f002 f8e1 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001d18:	491d      	ldr	r1, [pc, #116]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d1a:	481e      	ldr	r0, [pc, #120]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001d1c:	f002 f89d 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001d20:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d24:	f003 fa48 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001d28:	4b19      	ldr	r3, [pc, #100]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d2a:	2204      	movs	r2, #4
 8001d2c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001d2e:	2296      	movs	r2, #150	@ 0x96
 8001d30:	4917      	ldr	r1, [pc, #92]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d32:	4818      	ldr	r0, [pc, #96]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001d34:	f002 f8d1 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001d38:	4915      	ldr	r1, [pc, #84]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d3a:	4816      	ldr	r0, [pc, #88]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001d3c:	f002 f88d 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001d40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d44:	f003 fa38 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001d48:	4b11      	ldr	r3, [pc, #68]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d4a:	2204      	movs	r2, #4
 8001d4c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001d4e:	2296      	movs	r2, #150	@ 0x96
 8001d50:	490f      	ldr	r1, [pc, #60]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d52:	4810      	ldr	r0, [pc, #64]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001d54:	f002 f8c1 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001d58:	490d      	ldr	r1, [pc, #52]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d5a:	480e      	ldr	r0, [pc, #56]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001d5c:	f002 f87d 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001d60:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001d64:	f003 fa28 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001d68:	4b09      	ldr	r3, [pc, #36]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d6a:	2204      	movs	r2, #4
 8001d6c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001d6e:	2296      	movs	r2, #150	@ 0x96
 8001d70:	4907      	ldr	r1, [pc, #28]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d72:	4808      	ldr	r0, [pc, #32]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001d74:	f002 f8b1 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001d78:	4905      	ldr	r1, [pc, #20]	@ (8001d90 <_ZN6Macros11wild_zone_8Ev+0xc8>)
 8001d7a:	4806      	ldr	r0, [pc, #24]	@ (8001d94 <_ZN6Macros11wild_zone_8Ev+0xcc>)
 8001d7c:	f002 f86d 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8001d80:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8001d84:	f003 fa18 	bl	80051b8 <HAL_Delay>
	return;
 8001d88:	bf00      	nop
}
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000288 	.word	0x20000288
 8001d94:	20000298 	.word	0x20000298

08001d98 <_ZN6Macros11wild_zone_9Ev>:

void Macros::wild_zone_9()
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001da0:	492f      	ldr	r1, [pc, #188]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001da2:	4830      	ldr	r0, [pc, #192]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001da4:	f002 f859 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8001da8:	2064      	movs	r0, #100	@ 0x64
 8001daa:	f003 fa05 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8001dae:	4b2c      	ldr	r3, [pc, #176]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001db0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001db4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001db6:	2296      	movs	r2, #150	@ 0x96
 8001db8:	4929      	ldr	r1, [pc, #164]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001dba:	482a      	ldr	r0, [pc, #168]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001dbc:	f002 f88d 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8001dc0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001dc4:	f003 f9f8 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001dc8:	4925      	ldr	r1, [pc, #148]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001dca:	4826      	ldr	r0, [pc, #152]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001dcc:	f002 f845 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001dd0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001dd4:	f003 f9f0 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MIN;
 8001dd8:	4b21      	ldr	r3, [pc, #132]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8001dde:	2296      	movs	r2, #150	@ 0x96
 8001de0:	491f      	ldr	r1, [pc, #124]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001de2:	4820      	ldr	r0, [pc, #128]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001de4:	f002 f879 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001de8:	491d      	ldr	r1, [pc, #116]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001dea:	481e      	ldr	r0, [pc, #120]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001dec:	f002 f835 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001df0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001df4:	f003 f9e0 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001df8:	4b19      	ldr	r3, [pc, #100]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001dfa:	2204      	movs	r2, #4
 8001dfc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001dfe:	2296      	movs	r2, #150	@ 0x96
 8001e00:	4917      	ldr	r1, [pc, #92]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001e02:	4818      	ldr	r0, [pc, #96]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001e04:	f002 f869 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001e08:	4915      	ldr	r1, [pc, #84]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001e0a:	4816      	ldr	r0, [pc, #88]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001e0c:	f002 f825 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001e10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e14:	f003 f9d0 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001e18:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001e1a:	2204      	movs	r2, #4
 8001e1c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001e1e:	2296      	movs	r2, #150	@ 0x96
 8001e20:	490f      	ldr	r1, [pc, #60]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001e22:	4810      	ldr	r0, [pc, #64]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001e24:	f002 f859 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001e28:	490d      	ldr	r1, [pc, #52]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001e2a:	480e      	ldr	r0, [pc, #56]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001e2c:	f002 f815 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001e30:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001e34:	f003 f9c0 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001e38:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001e3a:	2204      	movs	r2, #4
 8001e3c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001e3e:	2296      	movs	r2, #150	@ 0x96
 8001e40:	4907      	ldr	r1, [pc, #28]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001e42:	4808      	ldr	r0, [pc, #32]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001e44:	f002 f849 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001e48:	4905      	ldr	r1, [pc, #20]	@ (8001e60 <_ZN6Macros11wild_zone_9Ev+0xc8>)
 8001e4a:	4806      	ldr	r0, [pc, #24]	@ (8001e64 <_ZN6Macros11wild_zone_9Ev+0xcc>)
 8001e4c:	f002 f805 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8001e50:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8001e54:	f003 f9b0 	bl	80051b8 <HAL_Delay>
	return;
 8001e58:	bf00      	nop
}
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20000288 	.word	0x20000288
 8001e64:	20000298 	.word	0x20000298

08001e68 <_ZN6Macros12wild_zone_10Ev>:

void Macros::wild_zone_10()
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001e70:	492f      	ldr	r1, [pc, #188]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001e72:	4830      	ldr	r0, [pc, #192]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001e74:	f001 fff1 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8001e78:	2064      	movs	r0, #100	@ 0x64
 8001e7a:	f003 f99d 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8001e7e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001e80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e84:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001e86:	2296      	movs	r2, #150	@ 0x96
 8001e88:	4929      	ldr	r1, [pc, #164]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001e8a:	482a      	ldr	r0, [pc, #168]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001e8c:	f002 f825 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8001e90:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e94:	f003 f990 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001e98:	4925      	ldr	r1, [pc, #148]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001e9a:	4826      	ldr	r0, [pc, #152]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001e9c:	f001 ffdd 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001ea0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ea4:	f003 f988 	bl	80051b8 <HAL_Delay>


	joystick_input.LX = STICK_MAX;
 8001ea8:	4b21      	ldr	r3, [pc, #132]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001eaa:	22ff      	movs	r2, #255	@ 0xff
 8001eac:	70da      	strb	r2, [r3, #3]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8001eae:	2296      	movs	r2, #150	@ 0x96
 8001eb0:	491f      	ldr	r1, [pc, #124]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001eb2:	4820      	ldr	r0, [pc, #128]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001eb4:	f002 f811 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001eb8:	491d      	ldr	r1, [pc, #116]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001eba:	481e      	ldr	r0, [pc, #120]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001ebc:	f001 ffcd 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001ec0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ec4:	f003 f978 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001eca:	2204      	movs	r2, #4
 8001ecc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001ece:	2296      	movs	r2, #150	@ 0x96
 8001ed0:	4917      	ldr	r1, [pc, #92]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001ed2:	4818      	ldr	r0, [pc, #96]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001ed4:	f002 f801 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001ed8:	4915      	ldr	r1, [pc, #84]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001eda:	4816      	ldr	r0, [pc, #88]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001edc:	f001 ffbd 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001ee0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ee4:	f003 f968 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001ee8:	4b11      	ldr	r3, [pc, #68]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001eea:	2204      	movs	r2, #4
 8001eec:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001eee:	2296      	movs	r2, #150	@ 0x96
 8001ef0:	490f      	ldr	r1, [pc, #60]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001ef2:	4810      	ldr	r0, [pc, #64]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001ef4:	f001 fff1 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001ef8:	490d      	ldr	r1, [pc, #52]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001efa:	480e      	ldr	r0, [pc, #56]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001efc:	f001 ffad 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001f00:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001f04:	f003 f958 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001f08:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001f0a:	2204      	movs	r2, #4
 8001f0c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001f0e:	2296      	movs	r2, #150	@ 0x96
 8001f10:	4907      	ldr	r1, [pc, #28]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001f12:	4808      	ldr	r0, [pc, #32]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001f14:	f001 ffe1 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001f18:	4905      	ldr	r1, [pc, #20]	@ (8001f30 <_ZN6Macros12wild_zone_10Ev+0xc8>)
 8001f1a:	4806      	ldr	r0, [pc, #24]	@ (8001f34 <_ZN6Macros12wild_zone_10Ev+0xcc>)
 8001f1c:	f001 ff9d 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8001f20:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8001f24:	f003 f948 	bl	80051b8 <HAL_Delay>
	return;
 8001f28:	bf00      	nop
}
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20000288 	.word	0x20000288
 8001f34:	20000298 	.word	0x20000298

08001f38 <_ZN6Macros12wild_zone_11Ev>:

void Macros::wild_zone_11()
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001f40:	4931      	ldr	r1, [pc, #196]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001f42:	4832      	ldr	r0, [pc, #200]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001f44:	f001 ff89 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8001f48:	2064      	movs	r0, #100	@ 0x64
 8001f4a:	f003 f935 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8001f4e:	4b2e      	ldr	r3, [pc, #184]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001f50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f54:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001f56:	2296      	movs	r2, #150	@ 0x96
 8001f58:	492b      	ldr	r1, [pc, #172]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001f5a:	482c      	ldr	r0, [pc, #176]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001f5c:	f001 ffbd 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8001f60:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f64:	f003 f928 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001f68:	4927      	ldr	r1, [pc, #156]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001f6a:	4828      	ldr	r0, [pc, #160]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001f6c:	f001 ff75 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001f70:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f74:	f003 f920 	bl	80051b8 <HAL_Delay>


	joystick_input.LX = STICK_MIN;
 8001f78:	4b23      	ldr	r3, [pc, #140]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	70da      	strb	r2, [r3, #3]
	joystick_input.LY = 117;
 8001f7e:	4b22      	ldr	r3, [pc, #136]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001f80:	2275      	movs	r2, #117	@ 0x75
 8001f82:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8001f84:	2296      	movs	r2, #150	@ 0x96
 8001f86:	4920      	ldr	r1, [pc, #128]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001f88:	4820      	ldr	r0, [pc, #128]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001f8a:	f001 ffa6 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001f8e:	491e      	ldr	r1, [pc, #120]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001f90:	481e      	ldr	r0, [pc, #120]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001f92:	f001 ff62 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8001f96:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f9a:	f003 f90d 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8001f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001fa0:	2204      	movs	r2, #4
 8001fa2:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001fa4:	2296      	movs	r2, #150	@ 0x96
 8001fa6:	4918      	ldr	r1, [pc, #96]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001fa8:	4818      	ldr	r0, [pc, #96]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001faa:	f001 ff96 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001fae:	4916      	ldr	r1, [pc, #88]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001fb0:	4816      	ldr	r0, [pc, #88]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001fb2:	f001 ff52 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8001fb6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001fba:	f003 f8fd 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001fbe:	4b12      	ldr	r3, [pc, #72]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001fc0:	2204      	movs	r2, #4
 8001fc2:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001fc4:	2296      	movs	r2, #150	@ 0x96
 8001fc6:	4910      	ldr	r1, [pc, #64]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001fc8:	4810      	ldr	r0, [pc, #64]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001fca:	f001 ff86 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001fce:	490e      	ldr	r1, [pc, #56]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001fd0:	480e      	ldr	r0, [pc, #56]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001fd2:	f001 ff42 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8001fd6:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001fda:	f003 f8ed 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8001fde:	4b0a      	ldr	r3, [pc, #40]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8001fe4:	2296      	movs	r2, #150	@ 0x96
 8001fe6:	4908      	ldr	r1, [pc, #32]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001fe8:	4808      	ldr	r0, [pc, #32]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001fea:	f001 ff76 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8001fee:	4906      	ldr	r1, [pc, #24]	@ (8002008 <_ZN6Macros12wild_zone_11Ev+0xd0>)
 8001ff0:	4806      	ldr	r0, [pc, #24]	@ (800200c <_ZN6Macros12wild_zone_11Ev+0xd4>)
 8001ff2:	f001 ff32 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8001ff6:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8001ffa:	f003 f8dd 	bl	80051b8 <HAL_Delay>
	return;
 8001ffe:	bf00      	nop
}
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000288 	.word	0x20000288
 800200c:	20000298 	.word	0x20000298

08002010 <_ZN6Macros12wild_zone_12Ev>:

void Macros::wild_zone_12()
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002018:	492f      	ldr	r1, [pc, #188]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 800201a:	4830      	ldr	r0, [pc, #192]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 800201c:	f001 ff1d 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8002020:	2064      	movs	r0, #100	@ 0x64
 8002022:	f003 f8c9 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8002026:	4b2c      	ldr	r3, [pc, #176]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 8002028:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800202c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800202e:	2296      	movs	r2, #150	@ 0x96
 8002030:	4929      	ldr	r1, [pc, #164]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 8002032:	482a      	ldr	r0, [pc, #168]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 8002034:	f001 ff51 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8002038:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800203c:	f003 f8bc 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002040:	4925      	ldr	r1, [pc, #148]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 8002042:	4826      	ldr	r0, [pc, #152]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 8002044:	f001 ff09 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002048:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800204c:	f003 f8b4 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MIN;
 8002050:	4b21      	ldr	r3, [pc, #132]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 8002052:	2200      	movs	r2, #0
 8002054:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8002056:	2296      	movs	r2, #150	@ 0x96
 8002058:	491f      	ldr	r1, [pc, #124]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 800205a:	4820      	ldr	r0, [pc, #128]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 800205c:	f001 ff3d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002060:	491d      	ldr	r1, [pc, #116]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 8002062:	481e      	ldr	r0, [pc, #120]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 8002064:	f001 fef9 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002068:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800206c:	f003 f8a4 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8002070:	4b19      	ldr	r3, [pc, #100]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 8002072:	2204      	movs	r2, #4
 8002074:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002076:	2296      	movs	r2, #150	@ 0x96
 8002078:	4917      	ldr	r1, [pc, #92]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 800207a:	4818      	ldr	r0, [pc, #96]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 800207c:	f001 ff2d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002080:	4915      	ldr	r1, [pc, #84]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 8002082:	4816      	ldr	r0, [pc, #88]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 8002084:	f001 fee9 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8002088:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800208c:	f003 f894 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002090:	4b11      	ldr	r3, [pc, #68]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 8002092:	2204      	movs	r2, #4
 8002094:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002096:	2296      	movs	r2, #150	@ 0x96
 8002098:	490f      	ldr	r1, [pc, #60]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 800209a:	4810      	ldr	r0, [pc, #64]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 800209c:	f001 ff1d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80020a0:	490d      	ldr	r1, [pc, #52]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 80020a2:	480e      	ldr	r0, [pc, #56]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 80020a4:	f001 fed9 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 80020a8:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80020ac:	f003 f884 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 80020b0:	4b09      	ldr	r3, [pc, #36]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 80020b2:	2204      	movs	r2, #4
 80020b4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80020b6:	2296      	movs	r2, #150	@ 0x96
 80020b8:	4907      	ldr	r1, [pc, #28]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 80020ba:	4808      	ldr	r0, [pc, #32]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 80020bc:	f001 ff0d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80020c0:	4905      	ldr	r1, [pc, #20]	@ (80020d8 <_ZN6Macros12wild_zone_12Ev+0xc8>)
 80020c2:	4806      	ldr	r0, [pc, #24]	@ (80020dc <_ZN6Macros12wild_zone_12Ev+0xcc>)
 80020c4:	f001 fec9 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 80020c8:	f640 60a6 	movw	r0, #3750	@ 0xea6
 80020cc:	f003 f874 	bl	80051b8 <HAL_Delay>
	return;
 80020d0:	bf00      	nop
}
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	20000288 	.word	0x20000288
 80020dc:	20000298 	.word	0x20000298

080020e0 <_ZN6Macros12wild_zone_13Ev>:

void Macros::wild_zone_13()
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 80020e8:	492f      	ldr	r1, [pc, #188]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 80020ea:	4830      	ldr	r0, [pc, #192]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 80020ec:	f001 feb5 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 80020f0:	2064      	movs	r0, #100	@ 0x64
 80020f2:	f003 f861 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 80020f6:	4b2c      	ldr	r3, [pc, #176]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 80020f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020fc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80020fe:	2296      	movs	r2, #150	@ 0x96
 8002100:	4929      	ldr	r1, [pc, #164]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002102:	482a      	ldr	r0, [pc, #168]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 8002104:	f001 fee9 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8002108:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800210c:	f003 f854 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002110:	4925      	ldr	r1, [pc, #148]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002112:	4826      	ldr	r0, [pc, #152]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 8002114:	f001 fea1 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002118:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800211c:	f003 f84c 	bl	80051b8 <HAL_Delay>


	joystick_input.LX = STICK_MIN;
 8002120:	4b21      	ldr	r3, [pc, #132]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002122:	2200      	movs	r2, #0
 8002124:	70da      	strb	r2, [r3, #3]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8002126:	2296      	movs	r2, #150	@ 0x96
 8002128:	491f      	ldr	r1, [pc, #124]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 800212a:	4820      	ldr	r0, [pc, #128]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 800212c:	f001 fed5 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002130:	491d      	ldr	r1, [pc, #116]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002132:	481e      	ldr	r0, [pc, #120]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 8002134:	f001 fe91 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002138:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800213c:	f003 f83c 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8002140:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002142:	2204      	movs	r2, #4
 8002144:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002146:	2296      	movs	r2, #150	@ 0x96
 8002148:	4917      	ldr	r1, [pc, #92]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 800214a:	4818      	ldr	r0, [pc, #96]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 800214c:	f001 fec5 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002150:	4915      	ldr	r1, [pc, #84]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002152:	4816      	ldr	r0, [pc, #88]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 8002154:	f001 fe81 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8002158:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800215c:	f003 f82c 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002160:	4b11      	ldr	r3, [pc, #68]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002162:	2204      	movs	r2, #4
 8002164:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002166:	2296      	movs	r2, #150	@ 0x96
 8002168:	490f      	ldr	r1, [pc, #60]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 800216a:	4810      	ldr	r0, [pc, #64]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 800216c:	f001 feb5 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002170:	490d      	ldr	r1, [pc, #52]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002172:	480e      	ldr	r0, [pc, #56]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 8002174:	f001 fe71 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8002178:	f240 20ee 	movw	r0, #750	@ 0x2ee
 800217c:	f003 f81c 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002180:	4b09      	ldr	r3, [pc, #36]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002182:	2204      	movs	r2, #4
 8002184:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002186:	2296      	movs	r2, #150	@ 0x96
 8002188:	4907      	ldr	r1, [pc, #28]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 800218a:	4808      	ldr	r0, [pc, #32]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 800218c:	f001 fea5 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002190:	4905      	ldr	r1, [pc, #20]	@ (80021a8 <_ZN6Macros12wild_zone_13Ev+0xc8>)
 8002192:	4806      	ldr	r0, [pc, #24]	@ (80021ac <_ZN6Macros12wild_zone_13Ev+0xcc>)
 8002194:	f001 fe61 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8002198:	f640 60a6 	movw	r0, #3750	@ 0xea6
 800219c:	f003 f80c 	bl	80051b8 <HAL_Delay>
	return;
 80021a0:	bf00      	nop
}
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000288 	.word	0x20000288
 80021ac:	20000298 	.word	0x20000298

080021b0 <_ZN6Macros12wild_zone_14Ev>:

void Macros::wild_zone_14()
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 80021b8:	492f      	ldr	r1, [pc, #188]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 80021ba:	4830      	ldr	r0, [pc, #192]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 80021bc:	f001 fe4d 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 80021c0:	2064      	movs	r0, #100	@ 0x64
 80021c2:	f002 fff9 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 80021c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 80021c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021cc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80021ce:	2296      	movs	r2, #150	@ 0x96
 80021d0:	4929      	ldr	r1, [pc, #164]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 80021d2:	482a      	ldr	r0, [pc, #168]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 80021d4:	f001 fe81 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 80021d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021dc:	f002 ffec 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80021e0:	4925      	ldr	r1, [pc, #148]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 80021e2:	4826      	ldr	r0, [pc, #152]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 80021e4:	f001 fe39 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 80021e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80021ec:	f002 ffe4 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MAX;
 80021f0:	4b21      	ldr	r3, [pc, #132]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 80021f2:	22ff      	movs	r2, #255	@ 0xff
 80021f4:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 80021f6:	2296      	movs	r2, #150	@ 0x96
 80021f8:	491f      	ldr	r1, [pc, #124]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 80021fa:	4820      	ldr	r0, [pc, #128]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 80021fc:	f001 fe6d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002200:	491d      	ldr	r1, [pc, #116]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 8002202:	481e      	ldr	r0, [pc, #120]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 8002204:	f001 fe29 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002208:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800220c:	f002 ffd4 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8002210:	4b19      	ldr	r3, [pc, #100]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 8002212:	2204      	movs	r2, #4
 8002214:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002216:	2296      	movs	r2, #150	@ 0x96
 8002218:	4917      	ldr	r1, [pc, #92]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 800221a:	4818      	ldr	r0, [pc, #96]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 800221c:	f001 fe5d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002220:	4915      	ldr	r1, [pc, #84]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 8002222:	4816      	ldr	r0, [pc, #88]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 8002224:	f001 fe19 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8002228:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800222c:	f002 ffc4 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002230:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 8002232:	2204      	movs	r2, #4
 8002234:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002236:	2296      	movs	r2, #150	@ 0x96
 8002238:	490f      	ldr	r1, [pc, #60]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 800223a:	4810      	ldr	r0, [pc, #64]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 800223c:	f001 fe4d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002240:	490d      	ldr	r1, [pc, #52]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 8002242:	480e      	ldr	r0, [pc, #56]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 8002244:	f001 fe09 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8002248:	f240 20ee 	movw	r0, #750	@ 0x2ee
 800224c:	f002 ffb4 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002250:	4b09      	ldr	r3, [pc, #36]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 8002252:	2204      	movs	r2, #4
 8002254:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002256:	2296      	movs	r2, #150	@ 0x96
 8002258:	4907      	ldr	r1, [pc, #28]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 800225a:	4808      	ldr	r0, [pc, #32]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 800225c:	f001 fe3d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002260:	4905      	ldr	r1, [pc, #20]	@ (8002278 <_ZN6Macros12wild_zone_14Ev+0xc8>)
 8002262:	4806      	ldr	r0, [pc, #24]	@ (800227c <_ZN6Macros12wild_zone_14Ev+0xcc>)
 8002264:	f001 fdf9 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8002268:	f640 60a6 	movw	r0, #3750	@ 0xea6
 800226c:	f002 ffa4 	bl	80051b8 <HAL_Delay>
	return;
 8002270:	bf00      	nop
}
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20000288 	.word	0x20000288
 800227c:	20000298 	.word	0x20000298

08002280 <_ZN6Macros12wild_zone_15Ev>:

void Macros::wild_zone_15()
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002288:	492f      	ldr	r1, [pc, #188]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 800228a:	4830      	ldr	r0, [pc, #192]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 800228c:	f001 fde5 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8002290:	2064      	movs	r0, #100	@ 0x64
 8002292:	f002 ff91 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8002296:	4b2c      	ldr	r3, [pc, #176]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 8002298:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800229c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800229e:	2296      	movs	r2, #150	@ 0x96
 80022a0:	4929      	ldr	r1, [pc, #164]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 80022a2:	482a      	ldr	r0, [pc, #168]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 80022a4:	f001 fe19 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 80022a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022ac:	f002 ff84 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80022b0:	4925      	ldr	r1, [pc, #148]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 80022b2:	4826      	ldr	r0, [pc, #152]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 80022b4:	f001 fdd1 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 80022b8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022bc:	f002 ff7c 	bl	80051b8 <HAL_Delay>


	joystick_input.LX = STICK_MIN;
 80022c0:	4b21      	ldr	r3, [pc, #132]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	70da      	strb	r2, [r3, #3]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 80022c6:	2296      	movs	r2, #150	@ 0x96
 80022c8:	491f      	ldr	r1, [pc, #124]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 80022ca:	4820      	ldr	r0, [pc, #128]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 80022cc:	f001 fe05 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80022d0:	491d      	ldr	r1, [pc, #116]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 80022d2:	481e      	ldr	r0, [pc, #120]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 80022d4:	f001 fdc1 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 80022d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022dc:	f002 ff6c 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 80022e0:	4b19      	ldr	r3, [pc, #100]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 80022e2:	2204      	movs	r2, #4
 80022e4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80022e6:	2296      	movs	r2, #150	@ 0x96
 80022e8:	4917      	ldr	r1, [pc, #92]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 80022ea:	4818      	ldr	r0, [pc, #96]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 80022ec:	f001 fdf5 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80022f0:	4915      	ldr	r1, [pc, #84]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 80022f2:	4816      	ldr	r0, [pc, #88]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 80022f4:	f001 fdb1 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 80022f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022fc:	f002 ff5c 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002300:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 8002302:	2204      	movs	r2, #4
 8002304:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002306:	2296      	movs	r2, #150	@ 0x96
 8002308:	490f      	ldr	r1, [pc, #60]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 800230a:	4810      	ldr	r0, [pc, #64]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 800230c:	f001 fde5 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002310:	490d      	ldr	r1, [pc, #52]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 8002312:	480e      	ldr	r0, [pc, #56]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 8002314:	f001 fda1 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8002318:	f240 20ee 	movw	r0, #750	@ 0x2ee
 800231c:	f002 ff4c 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002320:	4b09      	ldr	r3, [pc, #36]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 8002322:	2204      	movs	r2, #4
 8002324:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002326:	2296      	movs	r2, #150	@ 0x96
 8002328:	4907      	ldr	r1, [pc, #28]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 800232a:	4808      	ldr	r0, [pc, #32]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 800232c:	f001 fdd5 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002330:	4905      	ldr	r1, [pc, #20]	@ (8002348 <_ZN6Macros12wild_zone_15Ev+0xc8>)
 8002332:	4806      	ldr	r0, [pc, #24]	@ (800234c <_ZN6Macros12wild_zone_15Ev+0xcc>)
 8002334:	f001 fd91 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8002338:	f640 60a6 	movw	r0, #3750	@ 0xea6
 800233c:	f002 ff3c 	bl	80051b8 <HAL_Delay>
	return;
 8002340:	bf00      	nop
}
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	20000288 	.word	0x20000288
 800234c:	20000298 	.word	0x20000298

08002350 <_ZN6Macros12wild_zone_16Ev>:

void Macros::wild_zone_16()
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002358:	492f      	ldr	r1, [pc, #188]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 800235a:	4830      	ldr	r0, [pc, #192]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 800235c:	f001 fd7d 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8002360:	2064      	movs	r0, #100	@ 0x64
 8002362:	f002 ff29 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8002366:	4b2c      	ldr	r3, [pc, #176]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 8002368:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800236c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800236e:	2296      	movs	r2, #150	@ 0x96
 8002370:	4929      	ldr	r1, [pc, #164]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 8002372:	482a      	ldr	r0, [pc, #168]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 8002374:	f001 fdb1 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8002378:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800237c:	f002 ff1c 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002380:	4925      	ldr	r1, [pc, #148]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 8002382:	4826      	ldr	r0, [pc, #152]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 8002384:	f001 fd69 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002388:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800238c:	f002 ff14 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MIN;
 8002390:	4b21      	ldr	r3, [pc, #132]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 8002392:	2200      	movs	r2, #0
 8002394:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8002396:	2296      	movs	r2, #150	@ 0x96
 8002398:	491f      	ldr	r1, [pc, #124]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 800239a:	4820      	ldr	r0, [pc, #128]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 800239c:	f001 fd9d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80023a0:	491d      	ldr	r1, [pc, #116]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 80023a2:	481e      	ldr	r0, [pc, #120]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 80023a4:	f001 fd59 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 80023a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80023ac:	f002 ff04 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 80023b0:	4b19      	ldr	r3, [pc, #100]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 80023b2:	2204      	movs	r2, #4
 80023b4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80023b6:	2296      	movs	r2, #150	@ 0x96
 80023b8:	4917      	ldr	r1, [pc, #92]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 80023ba:	4818      	ldr	r0, [pc, #96]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 80023bc:	f001 fd8d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80023c0:	4915      	ldr	r1, [pc, #84]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 80023c2:	4816      	ldr	r0, [pc, #88]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 80023c4:	f001 fd49 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 80023c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023cc:	f002 fef4 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 80023d0:	4b11      	ldr	r3, [pc, #68]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 80023d2:	2204      	movs	r2, #4
 80023d4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80023d6:	2296      	movs	r2, #150	@ 0x96
 80023d8:	490f      	ldr	r1, [pc, #60]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 80023da:	4810      	ldr	r0, [pc, #64]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 80023dc:	f001 fd7d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80023e0:	490d      	ldr	r1, [pc, #52]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 80023e2:	480e      	ldr	r0, [pc, #56]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 80023e4:	f001 fd39 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 80023e8:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80023ec:	f002 fee4 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 80023f0:	4b09      	ldr	r3, [pc, #36]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 80023f2:	2204      	movs	r2, #4
 80023f4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80023f6:	2296      	movs	r2, #150	@ 0x96
 80023f8:	4907      	ldr	r1, [pc, #28]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 80023fa:	4808      	ldr	r0, [pc, #32]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 80023fc:	f001 fd6d 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002400:	4905      	ldr	r1, [pc, #20]	@ (8002418 <_ZN6Macros12wild_zone_16Ev+0xc8>)
 8002402:	4806      	ldr	r0, [pc, #24]	@ (800241c <_ZN6Macros12wild_zone_16Ev+0xcc>)
 8002404:	f001 fd29 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8002408:	f640 60a6 	movw	r0, #3750	@ 0xea6
 800240c:	f002 fed4 	bl	80051b8 <HAL_Delay>
	return;
 8002410:	bf00      	nop
}
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20000288 	.word	0x20000288
 800241c:	20000298 	.word	0x20000298

08002420 <_ZN6Macros12wild_zone_17Ev>:

void Macros::wild_zone_17()
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002428:	492f      	ldr	r1, [pc, #188]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 800242a:	4830      	ldr	r0, [pc, #192]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 800242c:	f001 fd15 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8002430:	2064      	movs	r0, #100	@ 0x64
 8002432:	f002 fec1 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8002436:	4b2c      	ldr	r3, [pc, #176]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 8002438:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800243c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800243e:	2296      	movs	r2, #150	@ 0x96
 8002440:	4929      	ldr	r1, [pc, #164]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 8002442:	482a      	ldr	r0, [pc, #168]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 8002444:	f001 fd49 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8002448:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800244c:	f002 feb4 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002450:	4925      	ldr	r1, [pc, #148]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 8002452:	4826      	ldr	r0, [pc, #152]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 8002454:	f001 fd01 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002458:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800245c:	f002 feac 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MIN;
 8002460:	4b21      	ldr	r3, [pc, #132]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 8002462:	2200      	movs	r2, #0
 8002464:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 8002466:	2296      	movs	r2, #150	@ 0x96
 8002468:	491f      	ldr	r1, [pc, #124]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 800246a:	4820      	ldr	r0, [pc, #128]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 800246c:	f001 fd35 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002470:	491d      	ldr	r1, [pc, #116]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 8002472:	481e      	ldr	r0, [pc, #120]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 8002474:	f001 fcf1 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002478:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800247c:	f002 fe9c 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8002480:	4b19      	ldr	r3, [pc, #100]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 8002482:	2204      	movs	r2, #4
 8002484:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002486:	2296      	movs	r2, #150	@ 0x96
 8002488:	4917      	ldr	r1, [pc, #92]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 800248a:	4818      	ldr	r0, [pc, #96]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 800248c:	f001 fd25 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002490:	4915      	ldr	r1, [pc, #84]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 8002492:	4816      	ldr	r0, [pc, #88]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 8002494:	f001 fce1 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8002498:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800249c:	f002 fe8c 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 80024a0:	4b11      	ldr	r3, [pc, #68]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 80024a2:	2204      	movs	r2, #4
 80024a4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80024a6:	2296      	movs	r2, #150	@ 0x96
 80024a8:	490f      	ldr	r1, [pc, #60]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 80024aa:	4810      	ldr	r0, [pc, #64]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 80024ac:	f001 fd15 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80024b0:	490d      	ldr	r1, [pc, #52]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 80024b2:	480e      	ldr	r0, [pc, #56]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 80024b4:	f001 fcd1 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 80024b8:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80024bc:	f002 fe7c 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 80024c0:	4b09      	ldr	r3, [pc, #36]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 80024c2:	2204      	movs	r2, #4
 80024c4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80024c6:	2296      	movs	r2, #150	@ 0x96
 80024c8:	4907      	ldr	r1, [pc, #28]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 80024ca:	4808      	ldr	r0, [pc, #32]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 80024cc:	f001 fd05 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80024d0:	4905      	ldr	r1, [pc, #20]	@ (80024e8 <_ZN6Macros12wild_zone_17Ev+0xc8>)
 80024d2:	4806      	ldr	r0, [pc, #24]	@ (80024ec <_ZN6Macros12wild_zone_17Ev+0xcc>)
 80024d4:	f001 fcc1 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 80024d8:	f640 60a6 	movw	r0, #3750	@ 0xea6
 80024dc:	f002 fe6c 	bl	80051b8 <HAL_Delay>
	return;
 80024e0:	bf00      	nop
}
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	20000288 	.word	0x20000288
 80024ec:	20000298 	.word	0x20000298

080024f0 <_ZN6Macros12wild_zone_18Ev>:

void Macros::wild_zone_18()
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 80024f8:	4931      	ldr	r1, [pc, #196]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 80024fa:	4832      	ldr	r0, [pc, #200]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 80024fc:	f001 fcad 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8002500:	2064      	movs	r0, #100	@ 0x64
 8002502:	f002 fe59 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 8002506:	4b2e      	ldr	r3, [pc, #184]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002508:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800250c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800250e:	2296      	movs	r2, #150	@ 0x96
 8002510:	492b      	ldr	r1, [pc, #172]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002512:	482c      	ldr	r0, [pc, #176]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 8002514:	f001 fce1 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 8002518:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800251c:	f002 fe4c 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002520:	4927      	ldr	r1, [pc, #156]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002522:	4828      	ldr	r0, [pc, #160]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 8002524:	f001 fc99 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002528:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800252c:	f002 fe44 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MAX;
 8002530:	4b23      	ldr	r3, [pc, #140]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002532:	22ff      	movs	r2, #255	@ 0xff
 8002534:	711a      	strb	r2, [r3, #4]
	joystick_input.LX = 117;
 8002536:	4b22      	ldr	r3, [pc, #136]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002538:	2275      	movs	r2, #117	@ 0x75
 800253a:	70da      	strb	r2, [r3, #3]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 800253c:	2296      	movs	r2, #150	@ 0x96
 800253e:	4920      	ldr	r1, [pc, #128]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002540:	4820      	ldr	r0, [pc, #128]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 8002542:	f001 fcca 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002546:	491e      	ldr	r1, [pc, #120]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002548:	481e      	ldr	r0, [pc, #120]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 800254a:	f001 fc86 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 800254e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002552:	f002 fe31 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8002556:	4b1a      	ldr	r3, [pc, #104]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002558:	2204      	movs	r2, #4
 800255a:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800255c:	2296      	movs	r2, #150	@ 0x96
 800255e:	4918      	ldr	r1, [pc, #96]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002560:	4818      	ldr	r0, [pc, #96]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 8002562:	f001 fcba 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002566:	4916      	ldr	r1, [pc, #88]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002568:	4816      	ldr	r0, [pc, #88]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 800256a:	f001 fc76 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 800256e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002572:	f002 fe21 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002576:	4b12      	ldr	r3, [pc, #72]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002578:	2204      	movs	r2, #4
 800257a:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800257c:	2296      	movs	r2, #150	@ 0x96
 800257e:	4910      	ldr	r1, [pc, #64]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002580:	4810      	ldr	r0, [pc, #64]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 8002582:	f001 fcaa 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002586:	490e      	ldr	r1, [pc, #56]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002588:	480e      	ldr	r0, [pc, #56]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 800258a:	f001 fc66 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 800258e:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8002592:	f002 fe11 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002596:	4b0a      	ldr	r3, [pc, #40]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 8002598:	2204      	movs	r2, #4
 800259a:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800259c:	2296      	movs	r2, #150	@ 0x96
 800259e:	4908      	ldr	r1, [pc, #32]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 80025a0:	4808      	ldr	r0, [pc, #32]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 80025a2:	f001 fc9a 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80025a6:	4906      	ldr	r1, [pc, #24]	@ (80025c0 <_ZN6Macros12wild_zone_18Ev+0xd0>)
 80025a8:	4806      	ldr	r0, [pc, #24]	@ (80025c4 <_ZN6Macros12wild_zone_18Ev+0xd4>)
 80025aa:	f001 fc56 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 80025ae:	f640 60a6 	movw	r0, #3750	@ 0xea6
 80025b2:	f002 fe01 	bl	80051b8 <HAL_Delay>
	return;
 80025b6:	bf00      	nop
}
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	20000288 	.word	0x20000288
 80025c4:	20000298 	.word	0x20000298

080025c8 <_ZN6Macros12wild_zone_19Ev>:

void Macros::wild_zone_19()
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 80025d0:	492f      	ldr	r1, [pc, #188]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 80025d2:	4830      	ldr	r0, [pc, #192]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 80025d4:	f001 fc41 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 80025d8:	2064      	movs	r0, #100	@ 0x64
 80025da:	f002 fded 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 80025de:	4b2c      	ldr	r3, [pc, #176]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 80025e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025e4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80025e6:	2296      	movs	r2, #150	@ 0x96
 80025e8:	4929      	ldr	r1, [pc, #164]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 80025ea:	482a      	ldr	r0, [pc, #168]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 80025ec:	f001 fc75 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 80025f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80025f4:	f002 fde0 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80025f8:	4925      	ldr	r1, [pc, #148]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 80025fa:	4826      	ldr	r0, [pc, #152]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 80025fc:	f001 fc2d 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002600:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002604:	f002 fdd8 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MAX;
 8002608:	4b21      	ldr	r3, [pc, #132]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 800260a:	22ff      	movs	r2, #255	@ 0xff
 800260c:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 800260e:	2296      	movs	r2, #150	@ 0x96
 8002610:	491f      	ldr	r1, [pc, #124]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 8002612:	4820      	ldr	r0, [pc, #128]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 8002614:	f001 fc61 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002618:	491d      	ldr	r1, [pc, #116]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 800261a:	481e      	ldr	r0, [pc, #120]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 800261c:	f001 fc1d 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002620:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002624:	f002 fdc8 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 8002628:	4b19      	ldr	r3, [pc, #100]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 800262a:	2204      	movs	r2, #4
 800262c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800262e:	2296      	movs	r2, #150	@ 0x96
 8002630:	4917      	ldr	r1, [pc, #92]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 8002632:	4818      	ldr	r0, [pc, #96]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 8002634:	f001 fc51 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002638:	4915      	ldr	r1, [pc, #84]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 800263a:	4816      	ldr	r0, [pc, #88]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 800263c:	f001 fc0d 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8002640:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002644:	f002 fdb8 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002648:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 800264a:	2204      	movs	r2, #4
 800264c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800264e:	2296      	movs	r2, #150	@ 0x96
 8002650:	490f      	ldr	r1, [pc, #60]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 8002652:	4810      	ldr	r0, [pc, #64]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 8002654:	f001 fc41 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002658:	490d      	ldr	r1, [pc, #52]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 800265a:	480e      	ldr	r0, [pc, #56]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 800265c:	f001 fbfd 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8002660:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8002664:	f002 fda8 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002668:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 800266a:	2204      	movs	r2, #4
 800266c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800266e:	2296      	movs	r2, #150	@ 0x96
 8002670:	4907      	ldr	r1, [pc, #28]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 8002672:	4808      	ldr	r0, [pc, #32]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 8002674:	f001 fc31 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002678:	4905      	ldr	r1, [pc, #20]	@ (8002690 <_ZN6Macros12wild_zone_19Ev+0xc8>)
 800267a:	4806      	ldr	r0, [pc, #24]	@ (8002694 <_ZN6Macros12wild_zone_19Ev+0xcc>)
 800267c:	f001 fbed 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8002680:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8002684:	f002 fd98 	bl	80051b8 <HAL_Delay>
	return;
 8002688:	bf00      	nop
}
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20000288 	.word	0x20000288
 8002694:	20000298 	.word	0x20000298

08002698 <_ZN6Macros12wild_zone_20Ev>:

void Macros::wild_zone_20()
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 80026a0:	492f      	ldr	r1, [pc, #188]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 80026a2:	4830      	ldr	r0, [pc, #192]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 80026a4:	f001 fbd9 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 80026a8:	2064      	movs	r0, #100	@ 0x64
 80026aa:	f002 fd85 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_PLUS;
 80026ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 80026b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026b4:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80026b6:	2296      	movs	r2, #150	@ 0x96
 80026b8:	4929      	ldr	r1, [pc, #164]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 80026ba:	482a      	ldr	r0, [pc, #168]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 80026bc:	f001 fc0d 	bl	8003eda <HoldReport>
	HAL_Delay(1000); // in ms
 80026c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026c4:	f002 fd78 	bl	80051b8 <HAL_Delay>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80026c8:	4925      	ldr	r1, [pc, #148]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 80026ca:	4826      	ldr	r0, [pc, #152]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 80026cc:	f001 fbc5 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 80026d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026d4:	f002 fd70 	bl	80051b8 <HAL_Delay>


	joystick_input.LX = STICK_MIN;
 80026d8:	4b21      	ldr	r3, [pc, #132]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 80026da:	2200      	movs	r2, #0
 80026dc:	70da      	strb	r2, [r3, #3]
	HoldReport(&hUsbDeviceFS, &joystick_input,150);
 80026de:	2296      	movs	r2, #150	@ 0x96
 80026e0:	491f      	ldr	r1, [pc, #124]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 80026e2:	4820      	ldr	r0, [pc, #128]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 80026e4:	f001 fbf9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80026e8:	491d      	ldr	r1, [pc, #116]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 80026ea:	481e      	ldr	r0, [pc, #120]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 80026ec:	f001 fbb5 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 80026f0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026f4:	f002 fd60 	bl	80051b8 <HAL_Delay>


	joystick_input.Button = SWITCH_A;
 80026f8:	4b19      	ldr	r3, [pc, #100]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 80026fa:	2204      	movs	r2, #4
 80026fc:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80026fe:	2296      	movs	r2, #150	@ 0x96
 8002700:	4917      	ldr	r1, [pc, #92]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 8002702:	4818      	ldr	r0, [pc, #96]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 8002704:	f001 fbe9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002708:	4915      	ldr	r1, [pc, #84]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 800270a:	4816      	ldr	r0, [pc, #88]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 800270c:	f001 fba5 	bl	8003e5a <ResetReport>
	HAL_Delay(1000); // in ms
 8002710:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002714:	f002 fd50 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002718:	4b11      	ldr	r3, [pc, #68]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 800271a:	2204      	movs	r2, #4
 800271c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800271e:	2296      	movs	r2, #150	@ 0x96
 8002720:	490f      	ldr	r1, [pc, #60]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 8002722:	4810      	ldr	r0, [pc, #64]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 8002724:	f001 fbd9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002728:	490d      	ldr	r1, [pc, #52]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 800272a:	480e      	ldr	r0, [pc, #56]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 800272c:	f001 fb95 	bl	8003e5a <ResetReport>
	HAL_Delay(750); // in ms
 8002730:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8002734:	f002 fd40 	bl	80051b8 <HAL_Delay>

	joystick_input.Button = SWITCH_A;
 8002738:	4b09      	ldr	r3, [pc, #36]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 800273a:	2204      	movs	r2, #4
 800273c:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 800273e:	2296      	movs	r2, #150	@ 0x96
 8002740:	4907      	ldr	r1, [pc, #28]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 8002742:	4808      	ldr	r0, [pc, #32]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 8002744:	f001 fbc9 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002748:	4905      	ldr	r1, [pc, #20]	@ (8002760 <_ZN6Macros12wild_zone_20Ev+0xc8>)
 800274a:	4806      	ldr	r0, [pc, #24]	@ (8002764 <_ZN6Macros12wild_zone_20Ev+0xcc>)
 800274c:	f001 fb85 	bl	8003e5a <ResetReport>
	HAL_Delay(3750);
 8002750:	f640 60a6 	movw	r0, #3750	@ 0xea6
 8002754:	f002 fd30 	bl	80051b8 <HAL_Delay>
	return;
 8002758:	bf00      	nop
}
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	20000288 	.word	0x20000288
 8002764:	20000298 	.word	0x20000298

08002768 <_ZN6Macros11bench_resetEv>:

void Macros::bench_reset()
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8002770:	491d      	ldr	r1, [pc, #116]	@ (80027e8 <_ZN6Macros11bench_resetEv+0x80>)
 8002772:	481e      	ldr	r0, [pc, #120]	@ (80027ec <_ZN6Macros11bench_resetEv+0x84>)
 8002774:	f001 fb71 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8002778:	2064      	movs	r0, #100	@ 0x64
 800277a:	f002 fd1d 	bl	80051b8 <HAL_Delay>


	joystick_input.LY = STICK_MAX;
 800277e:	4b1a      	ldr	r3, [pc, #104]	@ (80027e8 <_ZN6Macros11bench_resetEv+0x80>)
 8002780:	22ff      	movs	r2, #255	@ 0xff
 8002782:	711a      	strb	r2, [r3, #4]
	HoldReport(&hUsbDeviceFS, &joystick_input,250);
 8002784:	22fa      	movs	r2, #250	@ 0xfa
 8002786:	4918      	ldr	r1, [pc, #96]	@ (80027e8 <_ZN6Macros11bench_resetEv+0x80>)
 8002788:	4818      	ldr	r0, [pc, #96]	@ (80027ec <_ZN6Macros11bench_resetEv+0x84>)
 800278a:	f001 fba6 	bl	8003eda <HoldReport>

	ResetReport(&hUsbDeviceFS, &joystick_input);
 800278e:	4916      	ldr	r1, [pc, #88]	@ (80027e8 <_ZN6Macros11bench_resetEv+0x80>)
 8002790:	4816      	ldr	r0, [pc, #88]	@ (80027ec <_ZN6Macros11bench_resetEv+0x84>)
 8002792:	f001 fb62 	bl	8003e5a <ResetReport>
	HAL_Delay(500); // in ms
 8002796:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800279a:	f002 fd0d 	bl	80051b8 <HAL_Delay>

	for (uint8_t i = 0; i < 6; i++)
 800279e:	2300      	movs	r3, #0
 80027a0:	73fb      	strb	r3, [r7, #15]
 80027a2:	e012      	b.n	80027ca <_ZN6Macros11bench_resetEv+0x62>
	{
		joystick_input.Button = SWITCH_A;
 80027a4:	4b10      	ldr	r3, [pc, #64]	@ (80027e8 <_ZN6Macros11bench_resetEv+0x80>)
 80027a6:	2204      	movs	r2, #4
 80027a8:	801a      	strh	r2, [r3, #0]
		HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 80027aa:	2296      	movs	r2, #150	@ 0x96
 80027ac:	490e      	ldr	r1, [pc, #56]	@ (80027e8 <_ZN6Macros11bench_resetEv+0x80>)
 80027ae:	480f      	ldr	r0, [pc, #60]	@ (80027ec <_ZN6Macros11bench_resetEv+0x84>)
 80027b0:	f001 fb93 	bl	8003eda <HoldReport>

		ResetReport(&hUsbDeviceFS, &joystick_input);
 80027b4:	490c      	ldr	r1, [pc, #48]	@ (80027e8 <_ZN6Macros11bench_resetEv+0x80>)
 80027b6:	480d      	ldr	r0, [pc, #52]	@ (80027ec <_ZN6Macros11bench_resetEv+0x84>)
 80027b8:	f001 fb4f 	bl	8003e5a <ResetReport>
		HAL_Delay(1000); // in ms
 80027bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80027c0:	f002 fcfa 	bl	80051b8 <HAL_Delay>
	for (uint8_t i = 0; i < 6; i++)
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
 80027c6:	3301      	adds	r3, #1
 80027c8:	73fb      	strb	r3, [r7, #15]
 80027ca:	7bfb      	ldrb	r3, [r7, #15]
 80027cc:	2b05      	cmp	r3, #5
 80027ce:	d9e9      	bls.n	80027a4 <_ZN6Macros11bench_resetEv+0x3c>
	}

	ResetReport(&hUsbDeviceFS, &joystick_input);
 80027d0:	4905      	ldr	r1, [pc, #20]	@ (80027e8 <_ZN6Macros11bench_resetEv+0x80>)
 80027d2:	4806      	ldr	r0, [pc, #24]	@ (80027ec <_ZN6Macros11bench_resetEv+0x84>)
 80027d4:	f001 fb41 	bl	8003e5a <ResetReport>
	HAL_Delay(14000);
 80027d8:	f243 60b0 	movw	r0, #14000	@ 0x36b0
 80027dc:	f002 fcec 	bl	80051b8 <HAL_Delay>
	return;
 80027e0:	bf00      	nop
}
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	20000288 	.word	0x20000288
 80027ec:	20000298 	.word	0x20000298

080027f0 <_ZN6Macros11auto_battleEv>:

void Macros::auto_battle()
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 80027f8:	4910      	ldr	r1, [pc, #64]	@ (800283c <_ZN6Macros11auto_battleEv+0x4c>)
 80027fa:	4811      	ldr	r0, [pc, #68]	@ (8002840 <_ZN6Macros11auto_battleEv+0x50>)
 80027fc:	f001 fb2d 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8002800:	2064      	movs	r0, #100	@ 0x64
 8002802:	f002 fcd9 	bl	80051b8 <HAL_Delay>
	joystick_input.Button = SWITCH_ZL;
 8002806:	4b0d      	ldr	r3, [pc, #52]	@ (800283c <_ZN6Macros11auto_battleEv+0x4c>)
 8002808:	2240      	movs	r2, #64	@ 0x40
 800280a:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 300);
 800280c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002810:	490a      	ldr	r1, [pc, #40]	@ (800283c <_ZN6Macros11auto_battleEv+0x4c>)
 8002812:	480b      	ldr	r0, [pc, #44]	@ (8002840 <_ZN6Macros11auto_battleEv+0x50>)
 8002814:	f001 fb61 	bl	8003eda <HoldReport>
	joystick_input.Button |= SWITCH_A;
 8002818:	4b08      	ldr	r3, [pc, #32]	@ (800283c <_ZN6Macros11auto_battleEv+0x4c>)
 800281a:	881b      	ldrh	r3, [r3, #0]
 800281c:	f043 0304 	orr.w	r3, r3, #4
 8002820:	b29a      	uxth	r2, r3
 8002822:	4b06      	ldr	r3, [pc, #24]	@ (800283c <_ZN6Macros11auto_battleEv+0x4c>)
 8002824:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 300);
 8002826:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800282a:	4904      	ldr	r1, [pc, #16]	@ (800283c <_ZN6Macros11auto_battleEv+0x4c>)
 800282c:	4804      	ldr	r0, [pc, #16]	@ (8002840 <_ZN6Macros11auto_battleEv+0x50>)
 800282e:	f001 fb54 	bl	8003eda <HoldReport>

	return;
 8002832:	bf00      	nop
}
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000288 	.word	0x20000288
 8002840:	20000298 	.word	0x20000298

08002844 <_ZN6Macros7turbo_aEv>:


void Macros::turbo_a()
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
	ResetReport(&hUsbDeviceFS, &joystick_input);
 800284c:	4909      	ldr	r1, [pc, #36]	@ (8002874 <_ZN6Macros7turbo_aEv+0x30>)
 800284e:	480a      	ldr	r0, [pc, #40]	@ (8002878 <_ZN6Macros7turbo_aEv+0x34>)
 8002850:	f001 fb03 	bl	8003e5a <ResetReport>
	HAL_Delay(100); // in ms
 8002854:	2064      	movs	r0, #100	@ 0x64
 8002856:	f002 fcaf 	bl	80051b8 <HAL_Delay>
	joystick_input.Button = SWITCH_A;
 800285a:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <_ZN6Macros7turbo_aEv+0x30>)
 800285c:	2204      	movs	r2, #4
 800285e:	801a      	strh	r2, [r3, #0]
	HoldReport(&hUsbDeviceFS, &joystick_input, 150);
 8002860:	2296      	movs	r2, #150	@ 0x96
 8002862:	4904      	ldr	r1, [pc, #16]	@ (8002874 <_ZN6Macros7turbo_aEv+0x30>)
 8002864:	4804      	ldr	r0, [pc, #16]	@ (8002878 <_ZN6Macros7turbo_aEv+0x34>)
 8002866:	f001 fb38 	bl	8003eda <HoldReport>
	return;
 800286a:	bf00      	nop
}
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000288 	.word	0x20000288
 8002878:	20000298 	.word	0x20000298

0800287c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	601a      	str	r2, [r3, #0]
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 0302 	and.w	r3, r3, #2
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d101      	bne.n	80028b4 <LL_SPI_IsActiveFlag_TXE+0x18>
 80028b0:	2301      	movs	r3, #1
 80028b2:	e000      	b.n	80028b6 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80028c2:	b480      	push	{r7}
 80028c4:	b085      	sub	sp, #20
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
 80028ca:	460b      	mov	r3, r1
 80028cc:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	330c      	adds	r3, #12
 80028d2:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	78fa      	ldrb	r2, [r7, #3]
 80028d8:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80028da:	bf00      	nop
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <_ZN4OLEDC1EP5queueS1_>:
//custom includes
#include "SSD1306_SPI_Driver.h"
#include "characters.h"


OLED::OLED(queue* qM, queue* qSM){ // @suppress("Class members should be properly initialized")
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
	qMacro = qM;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	601a      	str	r2, [r3, #0]
	qSetMacro = qSM;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	605a      	str	r2, [r3, #4]
	SPI_CS_count = 0;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	SPI_RST_Count = 0;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

	Macro.CurrentMacro = ZONE1;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	725a      	strb	r2, [r3, #9]
	Macro.CurrentState = START;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	721a      	strb	r2, [r3, #8]

	MacroDisplayed.length = strlen(macroList[Macro.CurrentMacro]);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	7a5b      	ldrb	r3, [r3, #9]
 8002920:	461a      	mov	r2, r3
 8002922:	4613      	mov	r3, r2
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	4413      	add	r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	4413      	add	r3, r2
 800292c:	4a2e      	ldr	r2, [pc, #184]	@ (80029e8 <_ZN4OLEDC1EP5queueS1_+0x100>)
 800292e:	4413      	add	r3, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f7fd fc4d 	bl	80001d0 <strlen>
 8002936:	4603      	mov	r3, r0
 8002938:	b2da      	uxtb	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	75da      	strb	r2, [r3, #23]
	memcpy(MacroDisplayed.data_buf, macroList[Macro.CurrentMacro], MacroDisplayed.length);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f103 000a 	add.w	r0, r3, #10
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	7a5b      	ldrb	r3, [r3, #9]
 8002948:	461a      	mov	r2, r3
 800294a:	4613      	mov	r3, r2
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	4413      	add	r3, r2
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	4413      	add	r3, r2
 8002954:	4a24      	ldr	r2, [pc, #144]	@ (80029e8 <_ZN4OLEDC1EP5queueS1_+0x100>)
 8002956:	1899      	adds	r1, r3, r2
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	7ddb      	ldrb	r3, [r3, #23]
 800295c:	461a      	mov	r2, r3
 800295e:	f008 f98a 	bl	800ac76 <memcpy>
	MacroDisplayed.start_col = 12;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	220c      	movs	r2, #12
 8002966:	765a      	strb	r2, [r3, #25]
	MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	7e5b      	ldrb	r3, [r3, #25]
 800296c:	3304      	adds	r3, #4
 800296e:	b2da      	uxtb	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	769a      	strb	r2, [r3, #26]
	MacroDisplayed.page = 2;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2202      	movs	r2, #2
 8002978:	761a      	strb	r2, [r3, #24]


	StateDisplayed.length = strlen(currentState[Macro.CurrentState]);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	7a1b      	ldrb	r3, [r3, #8]
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	4a1a      	ldr	r2, [pc, #104]	@ (80029ec <_ZN4OLEDC1EP5queueS1_+0x104>)
 8002982:	4413      	add	r3, r2
 8002984:	4618      	mov	r0, r3
 8002986:	f7fd fc23 	bl	80001d0 <strlen>
 800298a:	4603      	mov	r3, r0
 800298c:	b2da      	uxtb	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	memcpy(StateDisplayed.data_buf, currentState[Macro.CurrentState], StateDisplayed.length);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f103 001b 	add.w	r0, r3, #27
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	7a1b      	ldrb	r3, [r3, #8]
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	4a12      	ldr	r2, [pc, #72]	@ (80029ec <_ZN4OLEDC1EP5queueS1_+0x104>)
 80029a2:	1899      	adds	r1, r3, r2
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80029aa:	461a      	mov	r2, r3
 80029ac:	f008 f963 	bl	800ac76 <memcpy>
	StateDisplayed.start_col = 39;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2227      	movs	r2, #39	@ 0x27
 80029b4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	StateDisplayed.end_col = StateDisplayed.start_col + 4;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80029be:	3304      	adds	r3, #4
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	StateDisplayed.page = 4;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2204      	movs	r2, #4
 80029cc:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

	SSD1306_init();
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 fedd 	bl	8003790 <_ZN4OLED12SSD1306_initEv>
	set_OLED();
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f000 f80a 	bl	80029f0 <_ZN4OLED8set_OLEDEv>

}
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	0800b918 	.word	0x0800b918
 80029ec:	0800ba44 	.word	0x0800ba44

080029f0 <_ZN4OLED8set_OLEDEv>:



void OLED::set_OLED()
{
 80029f0:	b5b0      	push	{r4, r5, r7, lr}
 80029f2:	b08a      	sub	sp, #40	@ 0x28
 80029f4:	af02      	add	r7, sp, #8
 80029f6:	6078      	str	r0, [r7, #4]
	clear_display();
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f000 ffa5 	bl	8003948 <_ZN4OLED13clear_displayEv>
	PrintData title;
	title.length = TITLE_LENGTH;
 80029fe:	230b      	movs	r3, #11
 8002a00:	767b      	strb	r3, [r7, #25]

	memcpy(title.data_buf, legendsZATitle, title.length);
 8002a02:	7e7b      	ldrb	r3, [r7, #25]
 8002a04:	461a      	mov	r2, r3
 8002a06:	f107 030c 	add.w	r3, r7, #12
 8002a0a:	4924      	ldr	r1, [pc, #144]	@ (8002a9c <_ZN4OLED8set_OLEDEv+0xac>)
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f008 f932 	bl	800ac76 <memcpy>
//	memcpy(title.data_buf, scarletVioletTitle, title.length);

	title.start_col = 15;
 8002a12:	230f      	movs	r3, #15
 8002a14:	76fb      	strb	r3, [r7, #27]
	title.end_col = title.start_col + 4;
 8002a16:	7efb      	ldrb	r3, [r7, #27]
 8002a18:	3304      	adds	r3, #4
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	773b      	strb	r3, [r7, #28]
	title.page = 0;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	76bb      	strb	r3, [r7, #26]
	print(title);
 8002a22:	466b      	mov	r3, sp
 8002a24:	f107 0218 	add.w	r2, r7, #24
 8002a28:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a2c:	6018      	str	r0, [r3, #0]
 8002a2e:	3304      	adds	r3, #4
 8002a30:	7019      	strb	r1, [r3, #0]
 8002a32:	f107 030c 	add.w	r3, r7, #12
 8002a36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f831 	bl	8002aa0 <_ZN4OLED5printE9PrintData>

	print(MacroDisplayed);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002a44:	4611      	mov	r1, r2
 8002a46:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002a4a:	4615      	mov	r5, r2
 8002a4c:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002a50:	4614      	mov	r4, r2
 8002a52:	466a      	mov	r2, sp
 8002a54:	3316      	adds	r3, #22
 8002a56:	6818      	ldr	r0, [r3, #0]
 8002a58:	6010      	str	r0, [r2, #0]
 8002a5a:	791b      	ldrb	r3, [r3, #4]
 8002a5c:	7113      	strb	r3, [r2, #4]
 8002a5e:	462a      	mov	r2, r5
 8002a60:	4623      	mov	r3, r4
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 f81c 	bl	8002aa0 <_ZN4OLED5printE9PrintData>

	print(StateDisplayed);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f8d3 201b 	ldr.w	r2, [r3, #27]
 8002a6e:	4611      	mov	r1, r2
 8002a70:	f8d3 201f 	ldr.w	r2, [r3, #31]
 8002a74:	4615      	mov	r5, r2
 8002a76:	f8d3 2023 	ldr.w	r2, [r3, #35]	@ 0x23
 8002a7a:	4614      	mov	r4, r2
 8002a7c:	466a      	mov	r2, sp
 8002a7e:	3327      	adds	r3, #39	@ 0x27
 8002a80:	6818      	ldr	r0, [r3, #0]
 8002a82:	6010      	str	r0, [r2, #0]
 8002a84:	791b      	ldrb	r3, [r3, #4]
 8002a86:	7113      	strb	r3, [r2, #4]
 8002a88:	462a      	mov	r2, r5
 8002a8a:	4623      	mov	r3, r4
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 f807 	bl	8002aa0 <_ZN4OLED5printE9PrintData>

	return;
 8002a92:	bf00      	nop
}
 8002a94:	3720      	adds	r7, #32
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bdb0      	pop	{r4, r5, r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	0800b90c 	.word	0x0800b90c

08002aa0 <_ZN4OLED5printE9PrintData>:

void OLED::print(PrintData text)
{
 8002aa0:	b084      	sub	sp, #16
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b084      	sub	sp, #16
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
 8002aaa:	f107 001c 	add.w	r0, r7, #28
 8002aae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	for (uint8_t i = 0; i < text.length; i++)
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	73fb      	strb	r3, [r7, #15]
 8002ab6:	e030      	b.n	8002b1a <_ZN4OLED5printE9PrintData+0x7a>
	{
		uint8_t index = text.data_buf[i] - 0x20;
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
 8002aba:	3318      	adds	r3, #24
 8002abc:	443b      	add	r3, r7
 8002abe:	791b      	ldrb	r3, [r3, #4]
 8002ac0:	3b20      	subs	r3, #32
 8002ac2:	73bb      	strb	r3, [r7, #14]
		set_column_address(text.start_col + (i * CHARACTER_OFFSET), text.end_col + (i * CHARACTER_OFFSET));
 8002ac4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	4619      	mov	r1, r3
 8002acc:	00c9      	lsls	r1, r1, #3
 8002ace:	440b      	add	r3, r1
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	4413      	add	r3, r2
 8002ad4:	b2d9      	uxtb	r1, r3
 8002ad6:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002ada:	7bfb      	ldrb	r3, [r7, #15]
 8002adc:	4618      	mov	r0, r3
 8002ade:	00c0      	lsls	r0, r0, #3
 8002ae0:	4403      	add	r3, r0
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	4413      	add	r3, r2
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	461a      	mov	r2, r3
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 fef8 	bl	80038e0 <_ZN4OLED18set_column_addressEhh>
		set_page_address(text.page,text.page);
 8002af0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002af4:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8002af8:	4619      	mov	r1, r3
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 ff0a 	bl	8003914 <_ZN4OLED16set_page_addressEhh>
		send_data(ssd1306xled_font5x7[index]);
 8002b00:	7bba      	ldrb	r2, [r7, #14]
 8002b02:	4613      	mov	r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	4a0a      	ldr	r2, [pc, #40]	@ (8002b34 <_ZN4OLED5printE9PrintData+0x94>)
 8002b0a:	4413      	add	r3, r2
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 fdc6 	bl	80036a0 <_ZN4OLED9send_dataEPKh>
	for (uint8_t i = 0; i < text.length; i++)
 8002b14:	7bfb      	ldrb	r3, [r7, #15]
 8002b16:	3301      	adds	r3, #1
 8002b18:	73fb      	strb	r3, [r7, #15]
 8002b1a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8002b1e:	7bfa      	ldrb	r2, [r7, #15]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d3c9      	bcc.n	8002ab8 <_ZN4OLED5printE9PrintData+0x18>
	}
	return;
 8002b24:	bf00      	nop
}
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002b2e:	b004      	add	sp, #16
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	0800ba54 	.word	0x0800ba54

08002b38 <_ZN4OLED19clear_display_macroEh>:

void OLED::clear_display_macro(uint8_t page)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b0a4      	sub	sp, #144	@ 0x90
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	460b      	mov	r3, r1
 8002b42:	70fb      	strb	r3, [r7, #3]

	set_column_address(0,127);
 8002b44:	227f      	movs	r2, #127	@ 0x7f
 8002b46:	2100      	movs	r1, #0
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 fec9 	bl	80038e0 <_ZN4OLED18set_column_addressEhh>
	set_page_address(page,page);
 8002b4e:	78fa      	ldrb	r2, [r7, #3]
 8002b50:	78fb      	ldrb	r3, [r7, #3]
 8002b52:	4619      	mov	r1, r3
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 fedd 	bl	8003914 <_ZN4OLED16set_page_addressEhh>
	uint8_t row_clear[128] = {0};
 8002b5a:	f107 0308 	add.w	r3, r7, #8
 8002b5e:	2280      	movs	r2, #128	@ 0x80
 8002b60:	2100      	movs	r1, #0
 8002b62:	4618      	mov	r0, r3
 8002b64:	f008 f80b 	bl	800ab7e <memset>
	SET(PA,3);
 8002b68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002b72:	f043 0308 	orr.w	r3, r3, #8
 8002b76:	6153      	str	r3, [r2, #20]

	for(uint32_t i = 0; i < 128; i++)
 8002b78:	2300      	movs	r3, #0
 8002b7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002b7e:	e029      	b.n	8002bd4 <_ZN4OLED19clear_display_macroEh+0x9c>
	{
		LL_SPI_TransmitData8(SPI1, row_clear[i]);
 8002b80:	f107 0208 	add.w	r2, r7, #8
 8002b84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b88:	4413      	add	r3, r2
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4815      	ldr	r0, [pc, #84]	@ (8002be4 <_ZN4OLED19clear_display_macroEh+0xac>)
 8002b90:	f7ff fe97 	bl	80028c2 <LL_SPI_TransmitData8>
		for(uint32_t i = 0; i < 0xFFFFFFFF ; i++)
 8002b94:	2300      	movs	r3, #0
 8002b96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b9a:	e00f      	b.n	8002bbc <_ZN4OLED19clear_display_macroEh+0x84>
				if(LL_SPI_IsActiveFlag_TXE(SPI1))
 8002b9c:	4811      	ldr	r0, [pc, #68]	@ (8002be4 <_ZN4OLED19clear_display_macroEh+0xac>)
 8002b9e:	f7ff fe7d 	bl	800289c <LL_SPI_IsActiveFlag_TXE>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	bf14      	ite	ne
 8002ba8:	2301      	movne	r3, #1
 8002baa:	2300      	moveq	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10a      	bne.n	8002bc8 <_ZN4OLED19clear_display_macroEh+0x90>
		for(uint32_t i = 0; i < 0xFFFFFFFF ; i++)
 8002bb2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002bbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc4:	d1ea      	bne.n	8002b9c <_ZN4OLED19clear_display_macroEh+0x64>
 8002bc6:	e000      	b.n	8002bca <_ZN4OLED19clear_display_macroEh+0x92>
					break;
 8002bc8:	bf00      	nop
	for(uint32_t i = 0; i < 128; i++)
 8002bca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bce:	3301      	adds	r3, #1
 8002bd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002bd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bd8:	2b7f      	cmp	r3, #127	@ 0x7f
 8002bda:	d9d1      	bls.n	8002b80 <_ZN4OLED19clear_display_macroEh+0x48>
	}
	return;
 8002bdc:	bf00      	nop
}
 8002bde:	3790      	adds	r7, #144	@ 0x90
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40013000 	.word	0x40013000

08002be8 <_ZN4OLED6UpdateEv>:

void OLED::Update()
{
 8002be8:	b5b0      	push	{r4, r5, r7, lr}
 8002bea:	b088      	sub	sp, #32
 8002bec:	af02      	add	r7, sp, #8
 8002bee:	6078      	str	r0, [r7, #4]
	void* data_ptr;
	StateChange* value_ptr;
	StateChange PreviousMacro;
	PreviousMacro.CurrentMacro = Macro.CurrentMacro;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	7a5b      	ldrb	r3, [r3, #9]
 8002bf4:	737b      	strb	r3, [r7, #13]
	PreviousMacro.CurrentState = Macro.CurrentState;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	7a1b      	ldrb	r3, [r3, #8]
 8002bfa:	733b      	strb	r3, [r7, #12]

	if (qMacro->dequeue(&data_ptr) == false)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f107 0210 	add.w	r2, r7, #16
 8002c04:	4611      	mov	r1, r2
 8002c06:	4618      	mov	r0, r3
 8002c08:	f001 f9d5 	bl	8003fb6 <_ZN5queue7dequeueEPPv>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	bf0c      	ite	eq
 8002c12:	2301      	moveq	r3, #1
 8002c14:	2300      	movne	r3, #0
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f040 84ff 	bne.w	800361c <_ZN4OLED6UpdateEv+0xa34>
		return;

	value_ptr = (StateChange*)data_ptr;
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	617b      	str	r3, [r7, #20]
	Macro = *value_ptr;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	3308      	adds	r3, #8
 8002c28:	8812      	ldrh	r2, [r2, #0]
 8002c2a:	801a      	strh	r2, [r3, #0]

	if (Macro.CurrentMacro != PreviousMacro.CurrentMacro)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	7a5a      	ldrb	r2, [r3, #9]
 8002c30:	7b7b      	ldrb	r3, [r7, #13]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	f000 8442 	beq.w	80034bc <_ZN4OLED6UpdateEv+0x8d4>
	{
		clear_display_macro(2);
 8002c38:	2102      	movs	r1, #2
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f7ff ff7c 	bl	8002b38 <_ZN4OLED19clear_display_macroEh>

		PreviousMacro.CurrentMacro = Macro.CurrentMacro;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	7a5b      	ldrb	r3, [r3, #9]
 8002c44:	737b      	strb	r3, [r7, #13]
		switch(Macro.CurrentMacro)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	7a5b      	ldrb	r3, [r3, #9]
 8002c4a:	2b16      	cmp	r3, #22
 8002c4c:	f200 8435 	bhi.w	80034ba <_ZN4OLED6UpdateEv+0x8d2>
 8002c50:	a201      	add	r2, pc, #4	@ (adr r2, 8002c58 <_ZN4OLED6UpdateEv+0x70>)
 8002c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c56:	bf00      	nop
 8002c58:	08002cb5 	.word	0x08002cb5
 8002c5c:	08002d0b 	.word	0x08002d0b
 8002c60:	08002d61 	.word	0x08002d61
 8002c64:	08002db7 	.word	0x08002db7
 8002c68:	08002e0d 	.word	0x08002e0d
 8002c6c:	08002e63 	.word	0x08002e63
 8002c70:	08002eb9 	.word	0x08002eb9
 8002c74:	08002f0f 	.word	0x08002f0f
 8002c78:	08002f65 	.word	0x08002f65
 8002c7c:	08002fe1 	.word	0x08002fe1
 8002c80:	08003037 	.word	0x08003037
 8002c84:	0800308d 	.word	0x0800308d
 8002c88:	080030e3 	.word	0x080030e3
 8002c8c:	08003139 	.word	0x08003139
 8002c90:	0800318f 	.word	0x0800318f
 8002c94:	080031e5 	.word	0x080031e5
 8002c98:	0800323b 	.word	0x0800323b
 8002c9c:	08003291 	.word	0x08003291
 8002ca0:	0800330d 	.word	0x0800330d
 8002ca4:	08003363 	.word	0x08003363
 8002ca8:	080033b9 	.word	0x080033b9
 8002cac:	0800340f 	.word	0x0800340f
 8002cb0:	08003465 	.word	0x08003465
		{
			case ZONE1:
			{
				MacroDisplayed.length = strlen(macroList[ZONE1]);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	220b      	movs	r2, #11
 8002cb8:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE1], MacroDisplayed.length);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f103 000a 	add.w	r0, r3, #10
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	7ddb      	ldrb	r3, [r3, #23]
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	49bd      	ldr	r1, [pc, #756]	@ (8002fbc <_ZN4OLED6UpdateEv+0x3d4>)
 8002cc8:	f007 ffd5 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	220c      	movs	r2, #12
 8002cd0:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	7e5b      	ldrb	r3, [r3, #25]
 8002cd6:	3304      	adds	r3, #4
 8002cd8:	b2da      	uxtb	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002cea:	4615      	mov	r5, r2
 8002cec:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002cf0:	4614      	mov	r4, r2
 8002cf2:	466a      	mov	r2, sp
 8002cf4:	3316      	adds	r3, #22
 8002cf6:	6818      	ldr	r0, [r3, #0]
 8002cf8:	6010      	str	r0, [r2, #0]
 8002cfa:	791b      	ldrb	r3, [r3, #4]
 8002cfc:	7113      	strb	r3, [r2, #4]
 8002cfe:	462a      	mov	r2, r5
 8002d00:	4623      	mov	r3, r4
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff fecc 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8002d08:	e3d8      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE2:
			{
				MacroDisplayed.length = strlen(macroList[ZONE2]);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	220b      	movs	r2, #11
 8002d0e:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE2], MacroDisplayed.length);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f103 000a 	add.w	r0, r3, #10
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	7ddb      	ldrb	r3, [r3, #23]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	49a8      	ldr	r1, [pc, #672]	@ (8002fc0 <_ZN4OLED6UpdateEv+0x3d8>)
 8002d1e:	f007 ffaa 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	220c      	movs	r2, #12
 8002d26:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	7e5b      	ldrb	r3, [r3, #25]
 8002d2c:	3304      	adds	r3, #4
 8002d2e:	b2da      	uxtb	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002d40:	4615      	mov	r5, r2
 8002d42:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002d46:	4614      	mov	r4, r2
 8002d48:	466a      	mov	r2, sp
 8002d4a:	3316      	adds	r3, #22
 8002d4c:	6818      	ldr	r0, [r3, #0]
 8002d4e:	6010      	str	r0, [r2, #0]
 8002d50:	791b      	ldrb	r3, [r3, #4]
 8002d52:	7113      	strb	r3, [r2, #4]
 8002d54:	462a      	mov	r2, r5
 8002d56:	4623      	mov	r3, r4
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f7ff fea1 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8002d5e:	e3ad      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE3:
			{
				MacroDisplayed.length = strlen(macroList[ZONE3]);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	220b      	movs	r2, #11
 8002d64:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE3], MacroDisplayed.length);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f103 000a 	add.w	r0, r3, #10
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	7ddb      	ldrb	r3, [r3, #23]
 8002d70:	461a      	mov	r2, r3
 8002d72:	4994      	ldr	r1, [pc, #592]	@ (8002fc4 <_ZN4OLED6UpdateEv+0x3dc>)
 8002d74:	f007 ff7f 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	220c      	movs	r2, #12
 8002d7c:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	7e5b      	ldrb	r3, [r3, #25]
 8002d82:	3304      	adds	r3, #4
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002d90:	4611      	mov	r1, r2
 8002d92:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002d96:	4615      	mov	r5, r2
 8002d98:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002d9c:	4614      	mov	r4, r2
 8002d9e:	466a      	mov	r2, sp
 8002da0:	3316      	adds	r3, #22
 8002da2:	6818      	ldr	r0, [r3, #0]
 8002da4:	6010      	str	r0, [r2, #0]
 8002da6:	791b      	ldrb	r3, [r3, #4]
 8002da8:	7113      	strb	r3, [r2, #4]
 8002daa:	462a      	mov	r2, r5
 8002dac:	4623      	mov	r3, r4
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff fe76 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8002db4:	e382      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE4:
			{
				MacroDisplayed.length = strlen(macroList[ZONE4]);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	220b      	movs	r2, #11
 8002dba:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE4], MacroDisplayed.length);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f103 000a 	add.w	r0, r3, #10
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	7ddb      	ldrb	r3, [r3, #23]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	497f      	ldr	r1, [pc, #508]	@ (8002fc8 <_ZN4OLED6UpdateEv+0x3e0>)
 8002dca:	f007 ff54 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	220c      	movs	r2, #12
 8002dd2:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	7e5b      	ldrb	r3, [r3, #25]
 8002dd8:	3304      	adds	r3, #4
 8002dda:	b2da      	uxtb	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002de6:	4611      	mov	r1, r2
 8002de8:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002dec:	4615      	mov	r5, r2
 8002dee:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002df2:	4614      	mov	r4, r2
 8002df4:	466a      	mov	r2, sp
 8002df6:	3316      	adds	r3, #22
 8002df8:	6818      	ldr	r0, [r3, #0]
 8002dfa:	6010      	str	r0, [r2, #0]
 8002dfc:	791b      	ldrb	r3, [r3, #4]
 8002dfe:	7113      	strb	r3, [r2, #4]
 8002e00:	462a      	mov	r2, r5
 8002e02:	4623      	mov	r3, r4
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f7ff fe4b 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8002e0a:	e357      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE5:
			{
				MacroDisplayed.length = strlen(macroList[ZONE5]);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	220b      	movs	r2, #11
 8002e10:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE5], MacroDisplayed.length);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f103 000a 	add.w	r0, r3, #10
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	7ddb      	ldrb	r3, [r3, #23]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	496b      	ldr	r1, [pc, #428]	@ (8002fcc <_ZN4OLED6UpdateEv+0x3e4>)
 8002e20:	f007 ff29 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	220c      	movs	r2, #12
 8002e28:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	7e5b      	ldrb	r3, [r3, #25]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	b2da      	uxtb	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002e3c:	4611      	mov	r1, r2
 8002e3e:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002e42:	4615      	mov	r5, r2
 8002e44:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002e48:	4614      	mov	r4, r2
 8002e4a:	466a      	mov	r2, sp
 8002e4c:	3316      	adds	r3, #22
 8002e4e:	6818      	ldr	r0, [r3, #0]
 8002e50:	6010      	str	r0, [r2, #0]
 8002e52:	791b      	ldrb	r3, [r3, #4]
 8002e54:	7113      	strb	r3, [r2, #4]
 8002e56:	462a      	mov	r2, r5
 8002e58:	4623      	mov	r3, r4
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7ff fe20 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8002e60:	e32c      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE6:
			{
				MacroDisplayed.length = strlen(macroList[ZONE6]);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	220b      	movs	r2, #11
 8002e66:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE6], MacroDisplayed.length);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f103 000a 	add.w	r0, r3, #10
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	7ddb      	ldrb	r3, [r3, #23]
 8002e72:	461a      	mov	r2, r3
 8002e74:	4956      	ldr	r1, [pc, #344]	@ (8002fd0 <_ZN4OLED6UpdateEv+0x3e8>)
 8002e76:	f007 fefe 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	220c      	movs	r2, #12
 8002e7e:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	7e5b      	ldrb	r3, [r3, #25]
 8002e84:	3304      	adds	r3, #4
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002e92:	4611      	mov	r1, r2
 8002e94:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002e98:	4615      	mov	r5, r2
 8002e9a:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002e9e:	4614      	mov	r4, r2
 8002ea0:	466a      	mov	r2, sp
 8002ea2:	3316      	adds	r3, #22
 8002ea4:	6818      	ldr	r0, [r3, #0]
 8002ea6:	6010      	str	r0, [r2, #0]
 8002ea8:	791b      	ldrb	r3, [r3, #4]
 8002eaa:	7113      	strb	r3, [r2, #4]
 8002eac:	462a      	mov	r2, r5
 8002eae:	4623      	mov	r3, r4
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff fdf5 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8002eb6:	e301      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE7:
			{
				MacroDisplayed.length = strlen(macroList[ZONE7]);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	220b      	movs	r2, #11
 8002ebc:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE7], MacroDisplayed.length);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f103 000a 	add.w	r0, r3, #10
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	7ddb      	ldrb	r3, [r3, #23]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	4942      	ldr	r1, [pc, #264]	@ (8002fd4 <_ZN4OLED6UpdateEv+0x3ec>)
 8002ecc:	f007 fed3 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	220c      	movs	r2, #12
 8002ed4:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	7e5b      	ldrb	r3, [r3, #25]
 8002eda:	3304      	adds	r3, #4
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002ee8:	4611      	mov	r1, r2
 8002eea:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002eee:	4615      	mov	r5, r2
 8002ef0:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002ef4:	4614      	mov	r4, r2
 8002ef6:	466a      	mov	r2, sp
 8002ef8:	3316      	adds	r3, #22
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	6010      	str	r0, [r2, #0]
 8002efe:	791b      	ldrb	r3, [r3, #4]
 8002f00:	7113      	strb	r3, [r2, #4]
 8002f02:	462a      	mov	r2, r5
 8002f04:	4623      	mov	r3, r4
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f7ff fdca 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8002f0c:	e2d6      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE8:
			{
				MacroDisplayed.length = strlen(macroList[ZONE8]);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	220b      	movs	r2, #11
 8002f12:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE8], MacroDisplayed.length);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f103 000a 	add.w	r0, r3, #10
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	7ddb      	ldrb	r3, [r3, #23]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	492d      	ldr	r1, [pc, #180]	@ (8002fd8 <_ZN4OLED6UpdateEv+0x3f0>)
 8002f22:	f007 fea8 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	220c      	movs	r2, #12
 8002f2a:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	7e5b      	ldrb	r3, [r3, #25]
 8002f30:	3304      	adds	r3, #4
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002f3e:	4611      	mov	r1, r2
 8002f40:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002f44:	4615      	mov	r5, r2
 8002f46:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002f4a:	4614      	mov	r4, r2
 8002f4c:	466a      	mov	r2, sp
 8002f4e:	3316      	adds	r3, #22
 8002f50:	6818      	ldr	r0, [r3, #0]
 8002f52:	6010      	str	r0, [r2, #0]
 8002f54:	791b      	ldrb	r3, [r3, #4]
 8002f56:	7113      	strb	r3, [r2, #4]
 8002f58:	462a      	mov	r2, r5
 8002f5a:	4623      	mov	r3, r4
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f7ff fd9f 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8002f62:	e2ab      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE9:
			{
				MacroDisplayed.length = strlen(macroList[ZONE9]);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	220b      	movs	r2, #11
 8002f68:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE9], MacroDisplayed.length);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f103 000a 	add.w	r0, r3, #10
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	7ddb      	ldrb	r3, [r3, #23]
 8002f74:	461a      	mov	r2, r3
 8002f76:	4919      	ldr	r1, [pc, #100]	@ (8002fdc <_ZN4OLED6UpdateEv+0x3f4>)
 8002f78:	f007 fe7d 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	220c      	movs	r2, #12
 8002f80:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	7e5b      	ldrb	r3, [r3, #25]
 8002f86:	3304      	adds	r3, #4
 8002f88:	b2da      	uxtb	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002f94:	4611      	mov	r1, r2
 8002f96:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8002f9a:	4615      	mov	r5, r2
 8002f9c:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8002fa0:	4614      	mov	r4, r2
 8002fa2:	466a      	mov	r2, sp
 8002fa4:	3316      	adds	r3, #22
 8002fa6:	6818      	ldr	r0, [r3, #0]
 8002fa8:	6010      	str	r0, [r2, #0]
 8002faa:	791b      	ldrb	r3, [r3, #4]
 8002fac:	7113      	strb	r3, [r2, #4]
 8002fae:	462a      	mov	r2, r5
 8002fb0:	4623      	mov	r3, r4
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff fd74 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8002fb8:	e280      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
 8002fba:	bf00      	nop
 8002fbc:	0800b918 	.word	0x0800b918
 8002fc0:	0800b925 	.word	0x0800b925
 8002fc4:	0800b932 	.word	0x0800b932
 8002fc8:	0800b93f 	.word	0x0800b93f
 8002fcc:	0800b94c 	.word	0x0800b94c
 8002fd0:	0800b959 	.word	0x0800b959
 8002fd4:	0800b966 	.word	0x0800b966
 8002fd8:	0800b973 	.word	0x0800b973
 8002fdc:	0800b980 	.word	0x0800b980
			}

			case ZONE10:
			{
				MacroDisplayed.length = strlen(macroList[ZONE10]);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	220c      	movs	r2, #12
 8002fe4:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE10], MacroDisplayed.length);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f103 000a 	add.w	r0, r3, #10
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	7ddb      	ldrb	r3, [r3, #23]
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	49bd      	ldr	r1, [pc, #756]	@ (80032e8 <_ZN4OLED6UpdateEv+0x700>)
 8002ff4:	f007 fe3f 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	220c      	movs	r2, #12
 8002ffc:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	7e5b      	ldrb	r3, [r3, #25]
 8003002:	3304      	adds	r3, #4
 8003004:	b2da      	uxtb	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8003010:	4611      	mov	r1, r2
 8003012:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8003016:	4615      	mov	r5, r2
 8003018:	f8d3 2012 	ldr.w	r2, [r3, #18]
 800301c:	4614      	mov	r4, r2
 800301e:	466a      	mov	r2, sp
 8003020:	3316      	adds	r3, #22
 8003022:	6818      	ldr	r0, [r3, #0]
 8003024:	6010      	str	r0, [r2, #0]
 8003026:	791b      	ldrb	r3, [r3, #4]
 8003028:	7113      	strb	r3, [r2, #4]
 800302a:	462a      	mov	r2, r5
 800302c:	4623      	mov	r3, r4
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7ff fd36 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8003034:	e242      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE11:
			{
				MacroDisplayed.length = strlen(macroList[ZONE11]);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	220c      	movs	r2, #12
 800303a:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE11], MacroDisplayed.length);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f103 000a 	add.w	r0, r3, #10
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	7ddb      	ldrb	r3, [r3, #23]
 8003046:	461a      	mov	r2, r3
 8003048:	49a8      	ldr	r1, [pc, #672]	@ (80032ec <_ZN4OLED6UpdateEv+0x704>)
 800304a:	f007 fe14 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	220c      	movs	r2, #12
 8003052:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	7e5b      	ldrb	r3, [r3, #25]
 8003058:	3304      	adds	r3, #4
 800305a:	b2da      	uxtb	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8003066:	4611      	mov	r1, r2
 8003068:	f8d3 200e 	ldr.w	r2, [r3, #14]
 800306c:	4615      	mov	r5, r2
 800306e:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8003072:	4614      	mov	r4, r2
 8003074:	466a      	mov	r2, sp
 8003076:	3316      	adds	r3, #22
 8003078:	6818      	ldr	r0, [r3, #0]
 800307a:	6010      	str	r0, [r2, #0]
 800307c:	791b      	ldrb	r3, [r3, #4]
 800307e:	7113      	strb	r3, [r2, #4]
 8003080:	462a      	mov	r2, r5
 8003082:	4623      	mov	r3, r4
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f7ff fd0b 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 800308a:	e217      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE12:
			{
				MacroDisplayed.length = strlen(macroList[ZONE12]);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	220c      	movs	r2, #12
 8003090:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE12], MacroDisplayed.length);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f103 000a 	add.w	r0, r3, #10
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	7ddb      	ldrb	r3, [r3, #23]
 800309c:	461a      	mov	r2, r3
 800309e:	4994      	ldr	r1, [pc, #592]	@ (80032f0 <_ZN4OLED6UpdateEv+0x708>)
 80030a0:	f007 fde9 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	220c      	movs	r2, #12
 80030a8:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	7e5b      	ldrb	r3, [r3, #25]
 80030ae:	3304      	adds	r3, #4
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f8d3 200a 	ldr.w	r2, [r3, #10]
 80030bc:	4611      	mov	r1, r2
 80030be:	f8d3 200e 	ldr.w	r2, [r3, #14]
 80030c2:	4615      	mov	r5, r2
 80030c4:	f8d3 2012 	ldr.w	r2, [r3, #18]
 80030c8:	4614      	mov	r4, r2
 80030ca:	466a      	mov	r2, sp
 80030cc:	3316      	adds	r3, #22
 80030ce:	6818      	ldr	r0, [r3, #0]
 80030d0:	6010      	str	r0, [r2, #0]
 80030d2:	791b      	ldrb	r3, [r3, #4]
 80030d4:	7113      	strb	r3, [r2, #4]
 80030d6:	462a      	mov	r2, r5
 80030d8:	4623      	mov	r3, r4
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7ff fce0 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 80030e0:	e1ec      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE13:
			{
				MacroDisplayed.length = strlen(macroList[ZONE13]);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	220c      	movs	r2, #12
 80030e6:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE13], MacroDisplayed.length);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f103 000a 	add.w	r0, r3, #10
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	7ddb      	ldrb	r3, [r3, #23]
 80030f2:	461a      	mov	r2, r3
 80030f4:	497f      	ldr	r1, [pc, #508]	@ (80032f4 <_ZN4OLED6UpdateEv+0x70c>)
 80030f6:	f007 fdbe 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	220c      	movs	r2, #12
 80030fe:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	7e5b      	ldrb	r3, [r3, #25]
 8003104:	3304      	adds	r3, #4
 8003106:	b2da      	uxtb	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8003112:	4611      	mov	r1, r2
 8003114:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8003118:	4615      	mov	r5, r2
 800311a:	f8d3 2012 	ldr.w	r2, [r3, #18]
 800311e:	4614      	mov	r4, r2
 8003120:	466a      	mov	r2, sp
 8003122:	3316      	adds	r3, #22
 8003124:	6818      	ldr	r0, [r3, #0]
 8003126:	6010      	str	r0, [r2, #0]
 8003128:	791b      	ldrb	r3, [r3, #4]
 800312a:	7113      	strb	r3, [r2, #4]
 800312c:	462a      	mov	r2, r5
 800312e:	4623      	mov	r3, r4
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f7ff fcb5 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8003136:	e1c1      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE14:
			{
				MacroDisplayed.length = strlen(macroList[ZONE14]);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	220c      	movs	r2, #12
 800313c:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE14], MacroDisplayed.length);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f103 000a 	add.w	r0, r3, #10
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	7ddb      	ldrb	r3, [r3, #23]
 8003148:	461a      	mov	r2, r3
 800314a:	496b      	ldr	r1, [pc, #428]	@ (80032f8 <_ZN4OLED6UpdateEv+0x710>)
 800314c:	f007 fd93 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	220c      	movs	r2, #12
 8003154:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	7e5b      	ldrb	r3, [r3, #25]
 800315a:	3304      	adds	r3, #4
 800315c:	b2da      	uxtb	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8003168:	4611      	mov	r1, r2
 800316a:	f8d3 200e 	ldr.w	r2, [r3, #14]
 800316e:	4615      	mov	r5, r2
 8003170:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8003174:	4614      	mov	r4, r2
 8003176:	466a      	mov	r2, sp
 8003178:	3316      	adds	r3, #22
 800317a:	6818      	ldr	r0, [r3, #0]
 800317c:	6010      	str	r0, [r2, #0]
 800317e:	791b      	ldrb	r3, [r3, #4]
 8003180:	7113      	strb	r3, [r2, #4]
 8003182:	462a      	mov	r2, r5
 8003184:	4623      	mov	r3, r4
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff fc8a 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 800318c:	e196      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE15:
			{
				MacroDisplayed.length = strlen(macroList[ZONE15]);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	220c      	movs	r2, #12
 8003192:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE15], MacroDisplayed.length);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f103 000a 	add.w	r0, r3, #10
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	7ddb      	ldrb	r3, [r3, #23]
 800319e:	461a      	mov	r2, r3
 80031a0:	4956      	ldr	r1, [pc, #344]	@ (80032fc <_ZN4OLED6UpdateEv+0x714>)
 80031a2:	f007 fd68 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	220c      	movs	r2, #12
 80031aa:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	7e5b      	ldrb	r3, [r3, #25]
 80031b0:	3304      	adds	r3, #4
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f8d3 200a 	ldr.w	r2, [r3, #10]
 80031be:	4611      	mov	r1, r2
 80031c0:	f8d3 200e 	ldr.w	r2, [r3, #14]
 80031c4:	4615      	mov	r5, r2
 80031c6:	f8d3 2012 	ldr.w	r2, [r3, #18]
 80031ca:	4614      	mov	r4, r2
 80031cc:	466a      	mov	r2, sp
 80031ce:	3316      	adds	r3, #22
 80031d0:	6818      	ldr	r0, [r3, #0]
 80031d2:	6010      	str	r0, [r2, #0]
 80031d4:	791b      	ldrb	r3, [r3, #4]
 80031d6:	7113      	strb	r3, [r2, #4]
 80031d8:	462a      	mov	r2, r5
 80031da:	4623      	mov	r3, r4
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7ff fc5f 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 80031e2:	e16b      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE16:
			{
				MacroDisplayed.length = strlen(macroList[ZONE16]);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	220c      	movs	r2, #12
 80031e8:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE16], MacroDisplayed.length);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f103 000a 	add.w	r0, r3, #10
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	7ddb      	ldrb	r3, [r3, #23]
 80031f4:	461a      	mov	r2, r3
 80031f6:	4942      	ldr	r1, [pc, #264]	@ (8003300 <_ZN4OLED6UpdateEv+0x718>)
 80031f8:	f007 fd3d 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	220c      	movs	r2, #12
 8003200:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	7e5b      	ldrb	r3, [r3, #25]
 8003206:	3304      	adds	r3, #4
 8003208:	b2da      	uxtb	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8003214:	4611      	mov	r1, r2
 8003216:	f8d3 200e 	ldr.w	r2, [r3, #14]
 800321a:	4615      	mov	r5, r2
 800321c:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8003220:	4614      	mov	r4, r2
 8003222:	466a      	mov	r2, sp
 8003224:	3316      	adds	r3, #22
 8003226:	6818      	ldr	r0, [r3, #0]
 8003228:	6010      	str	r0, [r2, #0]
 800322a:	791b      	ldrb	r3, [r3, #4]
 800322c:	7113      	strb	r3, [r2, #4]
 800322e:	462a      	mov	r2, r5
 8003230:	4623      	mov	r3, r4
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f7ff fc34 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8003238:	e140      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE17:
			{
				MacroDisplayed.length = strlen(macroList[ZONE17]);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	220c      	movs	r2, #12
 800323e:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE17], MacroDisplayed.length);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f103 000a 	add.w	r0, r3, #10
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	7ddb      	ldrb	r3, [r3, #23]
 800324a:	461a      	mov	r2, r3
 800324c:	492d      	ldr	r1, [pc, #180]	@ (8003304 <_ZN4OLED6UpdateEv+0x71c>)
 800324e:	f007 fd12 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	220c      	movs	r2, #12
 8003256:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	7e5b      	ldrb	r3, [r3, #25]
 800325c:	3304      	adds	r3, #4
 800325e:	b2da      	uxtb	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f8d3 200a 	ldr.w	r2, [r3, #10]
 800326a:	4611      	mov	r1, r2
 800326c:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8003270:	4615      	mov	r5, r2
 8003272:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8003276:	4614      	mov	r4, r2
 8003278:	466a      	mov	r2, sp
 800327a:	3316      	adds	r3, #22
 800327c:	6818      	ldr	r0, [r3, #0]
 800327e:	6010      	str	r0, [r2, #0]
 8003280:	791b      	ldrb	r3, [r3, #4]
 8003282:	7113      	strb	r3, [r2, #4]
 8003284:	462a      	mov	r2, r5
 8003286:	4623      	mov	r3, r4
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7ff fc09 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 800328e:	e115      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE18:
			{
				MacroDisplayed.length = strlen(macroList[ZONE18]);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	220c      	movs	r2, #12
 8003294:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE18], MacroDisplayed.length);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f103 000a 	add.w	r0, r3, #10
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	7ddb      	ldrb	r3, [r3, #23]
 80032a0:	461a      	mov	r2, r3
 80032a2:	4919      	ldr	r1, [pc, #100]	@ (8003308 <_ZN4OLED6UpdateEv+0x720>)
 80032a4:	f007 fce7 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	220c      	movs	r2, #12
 80032ac:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	7e5b      	ldrb	r3, [r3, #25]
 80032b2:	3304      	adds	r3, #4
 80032b4:	b2da      	uxtb	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f8d3 200a 	ldr.w	r2, [r3, #10]
 80032c0:	4611      	mov	r1, r2
 80032c2:	f8d3 200e 	ldr.w	r2, [r3, #14]
 80032c6:	4615      	mov	r5, r2
 80032c8:	f8d3 2012 	ldr.w	r2, [r3, #18]
 80032cc:	4614      	mov	r4, r2
 80032ce:	466a      	mov	r2, sp
 80032d0:	3316      	adds	r3, #22
 80032d2:	6818      	ldr	r0, [r3, #0]
 80032d4:	6010      	str	r0, [r2, #0]
 80032d6:	791b      	ldrb	r3, [r3, #4]
 80032d8:	7113      	strb	r3, [r2, #4]
 80032da:	462a      	mov	r2, r5
 80032dc:	4623      	mov	r3, r4
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f7ff fbde 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 80032e4:	e0ea      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
 80032e6:	bf00      	nop
 80032e8:	0800b98d 	.word	0x0800b98d
 80032ec:	0800b99a 	.word	0x0800b99a
 80032f0:	0800b9a7 	.word	0x0800b9a7
 80032f4:	0800b9b4 	.word	0x0800b9b4
 80032f8:	0800b9c1 	.word	0x0800b9c1
 80032fc:	0800b9ce 	.word	0x0800b9ce
 8003300:	0800b9db 	.word	0x0800b9db
 8003304:	0800b9e8 	.word	0x0800b9e8
 8003308:	0800b9f5 	.word	0x0800b9f5
			}

			case ZONE19:
			{
				MacroDisplayed.length = strlen(macroList[ZONE19]);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	220c      	movs	r2, #12
 8003310:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE19], MacroDisplayed.length);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f103 000a 	add.w	r0, r3, #10
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	7ddb      	ldrb	r3, [r3, #23]
 800331c:	461a      	mov	r2, r3
 800331e:	49c1      	ldr	r1, [pc, #772]	@ (8003624 <_ZN4OLED6UpdateEv+0xa3c>)
 8003320:	f007 fca9 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	220c      	movs	r2, #12
 8003328:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	7e5b      	ldrb	r3, [r3, #25]
 800332e:	3304      	adds	r3, #4
 8003330:	b2da      	uxtb	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f8d3 200a 	ldr.w	r2, [r3, #10]
 800333c:	4611      	mov	r1, r2
 800333e:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8003342:	4615      	mov	r5, r2
 8003344:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8003348:	4614      	mov	r4, r2
 800334a:	466a      	mov	r2, sp
 800334c:	3316      	adds	r3, #22
 800334e:	6818      	ldr	r0, [r3, #0]
 8003350:	6010      	str	r0, [r2, #0]
 8003352:	791b      	ldrb	r3, [r3, #4]
 8003354:	7113      	strb	r3, [r2, #4]
 8003356:	462a      	mov	r2, r5
 8003358:	4623      	mov	r3, r4
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff fba0 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8003360:	e0ac      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case ZONE20:
			{
				MacroDisplayed.length = strlen(macroList[ZONE20]);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	220c      	movs	r2, #12
 8003366:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[ZONE20], MacroDisplayed.length);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f103 000a 	add.w	r0, r3, #10
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	7ddb      	ldrb	r3, [r3, #23]
 8003372:	461a      	mov	r2, r3
 8003374:	49ac      	ldr	r1, [pc, #688]	@ (8003628 <_ZN4OLED6UpdateEv+0xa40>)
 8003376:	f007 fc7e 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	220c      	movs	r2, #12
 800337e:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	7e5b      	ldrb	r3, [r3, #25]
 8003384:	3304      	adds	r3, #4
 8003386:	b2da      	uxtb	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8003392:	4611      	mov	r1, r2
 8003394:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8003398:	4615      	mov	r5, r2
 800339a:	f8d3 2012 	ldr.w	r2, [r3, #18]
 800339e:	4614      	mov	r4, r2
 80033a0:	466a      	mov	r2, sp
 80033a2:	3316      	adds	r3, #22
 80033a4:	6818      	ldr	r0, [r3, #0]
 80033a6:	6010      	str	r0, [r2, #0]
 80033a8:	791b      	ldrb	r3, [r3, #4]
 80033aa:	7113      	strb	r3, [r2, #4]
 80033ac:	462a      	mov	r2, r5
 80033ae:	4623      	mov	r3, r4
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f7ff fb75 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 80033b6:	e081      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case BENCHRESET:
			{
				MacroDisplayed.length = strlen(macroList[BENCHRESET]);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	220b      	movs	r2, #11
 80033bc:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[BENCHRESET], MacroDisplayed.length);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f103 000a 	add.w	r0, r3, #10
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	7ddb      	ldrb	r3, [r3, #23]
 80033c8:	461a      	mov	r2, r3
 80033ca:	4998      	ldr	r1, [pc, #608]	@ (800362c <_ZN4OLED6UpdateEv+0xa44>)
 80033cc:	f007 fc53 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	220c      	movs	r2, #12
 80033d4:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	7e5b      	ldrb	r3, [r3, #25]
 80033da:	3304      	adds	r3, #4
 80033dc:	b2da      	uxtb	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f8d3 200a 	ldr.w	r2, [r3, #10]
 80033e8:	4611      	mov	r1, r2
 80033ea:	f8d3 200e 	ldr.w	r2, [r3, #14]
 80033ee:	4615      	mov	r5, r2
 80033f0:	f8d3 2012 	ldr.w	r2, [r3, #18]
 80033f4:	4614      	mov	r4, r2
 80033f6:	466a      	mov	r2, sp
 80033f8:	3316      	adds	r3, #22
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	6010      	str	r0, [r2, #0]
 80033fe:	791b      	ldrb	r3, [r3, #4]
 8003400:	7113      	strb	r3, [r2, #4]
 8003402:	462a      	mov	r2, r5
 8003404:	4623      	mov	r3, r4
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7ff fb4a 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 800340c:	e056      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case AUTOBATTE:
			{
				MacroDisplayed.length = strlen(macroList[AUTOBATTE]);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	220b      	movs	r2, #11
 8003412:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[AUTOBATTE], MacroDisplayed.length);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f103 000a 	add.w	r0, r3, #10
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	7ddb      	ldrb	r3, [r3, #23]
 800341e:	461a      	mov	r2, r3
 8003420:	4983      	ldr	r1, [pc, #524]	@ (8003630 <_ZN4OLED6UpdateEv+0xa48>)
 8003422:	f007 fc28 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 12;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	220c      	movs	r2, #12
 800342a:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	7e5b      	ldrb	r3, [r3, #25]
 8003430:	3304      	adds	r3, #4
 8003432:	b2da      	uxtb	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f8d3 200a 	ldr.w	r2, [r3, #10]
 800343e:	4611      	mov	r1, r2
 8003440:	f8d3 200e 	ldr.w	r2, [r3, #14]
 8003444:	4615      	mov	r5, r2
 8003446:	f8d3 2012 	ldr.w	r2, [r3, #18]
 800344a:	4614      	mov	r4, r2
 800344c:	466a      	mov	r2, sp
 800344e:	3316      	adds	r3, #22
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	6010      	str	r0, [r2, #0]
 8003454:	791b      	ldrb	r3, [r3, #4]
 8003456:	7113      	strb	r3, [r2, #4]
 8003458:	462a      	mov	r2, r5
 800345a:	4623      	mov	r3, r4
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7ff fb1f 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8003462:	e02b      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			case TURBOA:
			{
				MacroDisplayed.length = strlen(macroList[TURBOA]);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2207      	movs	r2, #7
 8003468:	75da      	strb	r2, [r3, #23]
				memcpy(MacroDisplayed.data_buf, macroList[TURBOA], MacroDisplayed.length);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f103 000a 	add.w	r0, r3, #10
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	7ddb      	ldrb	r3, [r3, #23]
 8003474:	461a      	mov	r2, r3
 8003476:	496f      	ldr	r1, [pc, #444]	@ (8003634 <_ZN4OLED6UpdateEv+0xa4c>)
 8003478:	f007 fbfd 	bl	800ac76 <memcpy>
				MacroDisplayed.start_col = 34;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2222      	movs	r2, #34	@ 0x22
 8003480:	765a      	strb	r2, [r3, #25]
				MacroDisplayed.end_col = MacroDisplayed.start_col + 4;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	7e5b      	ldrb	r3, [r3, #25]
 8003486:	3304      	adds	r3, #4
 8003488:	b2da      	uxtb	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	769a      	strb	r2, [r3, #26]
				print(MacroDisplayed);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8003494:	4611      	mov	r1, r2
 8003496:	f8d3 200e 	ldr.w	r2, [r3, #14]
 800349a:	4615      	mov	r5, r2
 800349c:	f8d3 2012 	ldr.w	r2, [r3, #18]
 80034a0:	4614      	mov	r4, r2
 80034a2:	466a      	mov	r2, sp
 80034a4:	3316      	adds	r3, #22
 80034a6:	6818      	ldr	r0, [r3, #0]
 80034a8:	6010      	str	r0, [r2, #0]
 80034aa:	791b      	ldrb	r3, [r3, #4]
 80034ac:	7113      	strb	r3, [r2, #4]
 80034ae:	462a      	mov	r2, r5
 80034b0:	4623      	mov	r3, r4
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7ff faf4 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 80034b8:	e000      	b.n	80034bc <_ZN4OLED6UpdateEv+0x8d4>
			}

			default:
			{
				break;
 80034ba:	bf00      	nop
		}
	}

//	if (Macro.CurrentState != PreviousMacro.CurrentState)
//	{
		clear_display_macro(4);
 80034bc:	2104      	movs	r1, #4
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7ff fb3a 	bl	8002b38 <_ZN4OLED19clear_display_macroEh>
//		PreviousMacro.CurrentState = Macro.CurrentState;

		switch(Macro.CurrentState)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	7a1b      	ldrb	r3, [r3, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d002      	beq.n	80034d2 <_ZN4OLED6UpdateEv+0x8ea>
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d034      	beq.n	800353a <_ZN4OLED6UpdateEv+0x952>
 80034d0:	e067      	b.n	80035a2 <_ZN4OLED6UpdateEv+0x9ba>
		{
			case START:
			{
				StateDisplayed.length = strlen(currentState[START]);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2205      	movs	r2, #5
 80034d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				memcpy(StateDisplayed.data_buf, currentState[START], StateDisplayed.length);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f103 001b 	add.w	r0, r3, #27
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80034e6:	461a      	mov	r2, r3
 80034e8:	4953      	ldr	r1, [pc, #332]	@ (8003638 <_ZN4OLED6UpdateEv+0xa50>)
 80034ea:	f007 fbc4 	bl	800ac76 <memcpy>
				StateDisplayed.start_col = 39;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2227      	movs	r2, #39	@ 0x27
 80034f2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				StateDisplayed.end_col = StateDisplayed.start_col + 4;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80034fc:	3304      	adds	r3, #4
 80034fe:	b2da      	uxtb	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				StateDisplayed.page = 4;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2204      	movs	r2, #4
 800350a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
				print(StateDisplayed);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f8d3 201b 	ldr.w	r2, [r3, #27]
 8003514:	4611      	mov	r1, r2
 8003516:	f8d3 201f 	ldr.w	r2, [r3, #31]
 800351a:	4615      	mov	r5, r2
 800351c:	f8d3 2023 	ldr.w	r2, [r3, #35]	@ 0x23
 8003520:	4614      	mov	r4, r2
 8003522:	466a      	mov	r2, sp
 8003524:	3327      	adds	r3, #39	@ 0x27
 8003526:	6818      	ldr	r0, [r3, #0]
 8003528:	6010      	str	r0, [r2, #0]
 800352a:	791b      	ldrb	r3, [r3, #4]
 800352c:	7113      	strb	r3, [r2, #4]
 800352e:	462a      	mov	r2, r5
 8003530:	4623      	mov	r3, r4
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f7ff fab4 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8003538:	e067      	b.n	800360a <_ZN4OLED6UpdateEv+0xa22>
			}

			case RUNNING:
			{
				StateDisplayed.length = strlen(currentState[RUNNING]);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2207      	movs	r2, #7
 800353e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				memcpy(StateDisplayed.data_buf, currentState[RUNNING], StateDisplayed.length);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f103 001b 	add.w	r0, r3, #27
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800354e:	461a      	mov	r2, r3
 8003550:	493a      	ldr	r1, [pc, #232]	@ (800363c <_ZN4OLED6UpdateEv+0xa54>)
 8003552:	f007 fb90 	bl	800ac76 <memcpy>
				StateDisplayed.start_col = 39;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2227      	movs	r2, #39	@ 0x27
 800355a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				StateDisplayed.end_col = StateDisplayed.start_col + 4;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003564:	3304      	adds	r3, #4
 8003566:	b2da      	uxtb	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				StateDisplayed.page = 4;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2204      	movs	r2, #4
 8003572:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
				print(StateDisplayed);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f8d3 201b 	ldr.w	r2, [r3, #27]
 800357c:	4611      	mov	r1, r2
 800357e:	f8d3 201f 	ldr.w	r2, [r3, #31]
 8003582:	4615      	mov	r5, r2
 8003584:	f8d3 2023 	ldr.w	r2, [r3, #35]	@ 0x23
 8003588:	4614      	mov	r4, r2
 800358a:	466a      	mov	r2, sp
 800358c:	3327      	adds	r3, #39	@ 0x27
 800358e:	6818      	ldr	r0, [r3, #0]
 8003590:	6010      	str	r0, [r2, #0]
 8003592:	791b      	ldrb	r3, [r3, #4]
 8003594:	7113      	strb	r3, [r2, #4]
 8003596:	462a      	mov	r2, r5
 8003598:	4623      	mov	r3, r4
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7ff fa80 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 80035a0:	e033      	b.n	800360a <_ZN4OLED6UpdateEv+0xa22>
			}

			default:
			{
				StateDisplayed.length = strlen(currentState[START]);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2205      	movs	r2, #5
 80035a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				memcpy(StateDisplayed.data_buf, currentState[START], StateDisplayed.length);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f103 001b 	add.w	r0, r3, #27
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80035b6:	461a      	mov	r2, r3
 80035b8:	491f      	ldr	r1, [pc, #124]	@ (8003638 <_ZN4OLED6UpdateEv+0xa50>)
 80035ba:	f007 fb5c 	bl	800ac76 <memcpy>
				StateDisplayed.start_col = 39;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2227      	movs	r2, #39	@ 0x27
 80035c2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				StateDisplayed.end_col = StateDisplayed.start_col + 4;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80035cc:	3304      	adds	r3, #4
 80035ce:	b2da      	uxtb	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				StateDisplayed.page = 4;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2204      	movs	r2, #4
 80035da:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
				print(StateDisplayed);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f8d3 201b 	ldr.w	r2, [r3, #27]
 80035e4:	4611      	mov	r1, r2
 80035e6:	f8d3 201f 	ldr.w	r2, [r3, #31]
 80035ea:	4615      	mov	r5, r2
 80035ec:	f8d3 2023 	ldr.w	r2, [r3, #35]	@ 0x23
 80035f0:	4614      	mov	r4, r2
 80035f2:	466a      	mov	r2, sp
 80035f4:	3327      	adds	r3, #39	@ 0x27
 80035f6:	6818      	ldr	r0, [r3, #0]
 80035f8:	6010      	str	r0, [r2, #0]
 80035fa:	791b      	ldrb	r3, [r3, #4]
 80035fc:	7113      	strb	r3, [r2, #4]
 80035fe:	462a      	mov	r2, r5
 8003600:	4623      	mov	r3, r4
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff fa4c 	bl	8002aa0 <_ZN4OLED5printE9PrintData>
				break;
 8003608:	bf00      	nop
			}
		}
//	}

	qSetMacro->enqueue((void*)&Macro);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	3308      	adds	r3, #8
 8003612:	4619      	mov	r1, r3
 8003614:	4610      	mov	r0, r2
 8003616:	f000 fc8e 	bl	8003f36 <_ZN5queue7enqueueEPv>



	return;
 800361a:	e000      	b.n	800361e <_ZN4OLED6UpdateEv+0xa36>
		return;
 800361c:	bf00      	nop
}
 800361e:	3718      	adds	r7, #24
 8003620:	46bd      	mov	sp, r7
 8003622:	bdb0      	pop	{r4, r5, r7, pc}
 8003624:	0800ba02 	.word	0x0800ba02
 8003628:	0800ba0f 	.word	0x0800ba0f
 800362c:	0800ba1c 	.word	0x0800ba1c
 8003630:	0800ba29 	.word	0x0800ba29
 8003634:	0800ba36 	.word	0x0800ba36
 8003638:	0800ba44 	.word	0x0800ba44
 800363c:	0800ba4c 	.word	0x0800ba4c

08003640 <_ZN4OLED12send_commandEh>:


void OLED::send_command(uint8_t command)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	70fb      	strb	r3, [r7, #3]
	CLEAR(PA,3);
 800364c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003656:	f023 0308 	bic.w	r3, r3, #8
 800365a:	6153      	str	r3, [r2, #20]
	LL_SPI_TransmitData8(SPI1, command);
 800365c:	78fb      	ldrb	r3, [r7, #3]
 800365e:	4619      	mov	r1, r3
 8003660:	480e      	ldr	r0, [pc, #56]	@ (800369c <_ZN4OLED12send_commandEh+0x5c>)
 8003662:	f7ff f92e 	bl	80028c2 <LL_SPI_TransmitData8>
	for(uint32_t i = 0; i < 0xFFFFFFFF ; i++)
 8003666:	2300      	movs	r3, #0
 8003668:	60fb      	str	r3, [r7, #12]
 800366a:	e00d      	b.n	8003688 <_ZN4OLED12send_commandEh+0x48>
			if(LL_SPI_IsActiveFlag_TXE(SPI1))
 800366c:	480b      	ldr	r0, [pc, #44]	@ (800369c <_ZN4OLED12send_commandEh+0x5c>)
 800366e:	f7ff f915 	bl	800289c <LL_SPI_IsActiveFlag_TXE>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf14      	ite	ne
 8003678:	2301      	movne	r3, #1
 800367a:	2300      	moveq	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d107      	bne.n	8003692 <_ZN4OLED12send_commandEh+0x52>
	for(uint32_t i = 0; i < 0xFFFFFFFF ; i++)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	3301      	adds	r3, #1
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800368e:	d1ed      	bne.n	800366c <_ZN4OLED12send_commandEh+0x2c>
				break;
	return;
 8003690:	e000      	b.n	8003694 <_ZN4OLED12send_commandEh+0x54>
				break;
 8003692:	bf00      	nop
	return;
 8003694:	bf00      	nop
}
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40013000 	.word	0x40013000

080036a0 <_ZN4OLED9send_dataEPKh>:

void OLED::send_data(const uint8_t* data)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
	SET(PA,3);
 80036aa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80036ae:	695b      	ldr	r3, [r3, #20]
 80036b0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80036b4:	f043 0308 	orr.w	r3, r3, #8
 80036b8:	6153      	str	r3, [r2, #20]

	for(uint32_t i = 0; i < CHARACTER_SIZE; i++)
 80036ba:	2300      	movs	r3, #0
 80036bc:	60fb      	str	r3, [r7, #12]
 80036be:	e021      	b.n	8003704 <_ZN4OLED9send_dataEPKh+0x64>
	{
		LL_SPI_TransmitData8(SPI1, data[i]);
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	4413      	add	r3, r2
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	4619      	mov	r1, r3
 80036ca:	4812      	ldr	r0, [pc, #72]	@ (8003714 <_ZN4OLED9send_dataEPKh+0x74>)
 80036cc:	f7ff f8f9 	bl	80028c2 <LL_SPI_TransmitData8>
		for(uint32_t i = 0; i < 0xFFFFFFFF ; i++)
 80036d0:	2300      	movs	r3, #0
 80036d2:	60bb      	str	r3, [r7, #8]
 80036d4:	e00d      	b.n	80036f2 <_ZN4OLED9send_dataEPKh+0x52>
				if(LL_SPI_IsActiveFlag_TXE(SPI1))
 80036d6:	480f      	ldr	r0, [pc, #60]	@ (8003714 <_ZN4OLED9send_dataEPKh+0x74>)
 80036d8:	f7ff f8e0 	bl	800289c <LL_SPI_IsActiveFlag_TXE>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	bf14      	ite	ne
 80036e2:	2301      	movne	r3, #1
 80036e4:	2300      	moveq	r3, #0
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d107      	bne.n	80036fc <_ZN4OLED9send_dataEPKh+0x5c>
		for(uint32_t i = 0; i < 0xFFFFFFFF ; i++)
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	3301      	adds	r3, #1
 80036f0:	60bb      	str	r3, [r7, #8]
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f8:	d1ed      	bne.n	80036d6 <_ZN4OLED9send_dataEPKh+0x36>
 80036fa:	e000      	b.n	80036fe <_ZN4OLED9send_dataEPKh+0x5e>
					break;
 80036fc:	bf00      	nop
	for(uint32_t i = 0; i < CHARACTER_SIZE; i++)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	3301      	adds	r3, #1
 8003702:	60fb      	str	r3, [r7, #12]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2b04      	cmp	r3, #4
 8003708:	d9da      	bls.n	80036c0 <_ZN4OLED9send_dataEPKh+0x20>
	}
	return;
 800370a:	bf00      	nop

}
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	40013000 	.word	0x40013000

08003718 <_ZN4OLED10send_clearEPKh>:

void OLED::send_clear(const uint8_t* data)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
	SET(PA,3);
 8003722:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800372c:	f043 0308 	orr.w	r3, r3, #8
 8003730:	6153      	str	r3, [r2, #20]

	for(uint32_t i = 0; i < 1024; i++)
 8003732:	2300      	movs	r3, #0
 8003734:	60fb      	str	r3, [r7, #12]
 8003736:	e021      	b.n	800377c <_ZN4OLED10send_clearEPKh+0x64>
	{
		LL_SPI_TransmitData8(SPI1, data[i]);
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	4413      	add	r3, r2
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	4619      	mov	r1, r3
 8003742:	4812      	ldr	r0, [pc, #72]	@ (800378c <_ZN4OLED10send_clearEPKh+0x74>)
 8003744:	f7ff f8bd 	bl	80028c2 <LL_SPI_TransmitData8>
		for(uint32_t i = 0; i < 0xFFFFFFFF ; i++)
 8003748:	2300      	movs	r3, #0
 800374a:	60bb      	str	r3, [r7, #8]
 800374c:	e00d      	b.n	800376a <_ZN4OLED10send_clearEPKh+0x52>
				if(LL_SPI_IsActiveFlag_TXE(SPI1))
 800374e:	480f      	ldr	r0, [pc, #60]	@ (800378c <_ZN4OLED10send_clearEPKh+0x74>)
 8003750:	f7ff f8a4 	bl	800289c <LL_SPI_IsActiveFlag_TXE>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	bf14      	ite	ne
 800375a:	2301      	movne	r3, #1
 800375c:	2300      	moveq	r3, #0
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b00      	cmp	r3, #0
 8003762:	d107      	bne.n	8003774 <_ZN4OLED10send_clearEPKh+0x5c>
		for(uint32_t i = 0; i < 0xFFFFFFFF ; i++)
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	3301      	adds	r3, #1
 8003768:	60bb      	str	r3, [r7, #8]
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003770:	d1ed      	bne.n	800374e <_ZN4OLED10send_clearEPKh+0x36>
 8003772:	e000      	b.n	8003776 <_ZN4OLED10send_clearEPKh+0x5e>
					break;
 8003774:	bf00      	nop
	for(uint32_t i = 0; i < 1024; i++)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	3301      	adds	r3, #1
 800377a:	60fb      	str	r3, [r7, #12]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003782:	d3d9      	bcc.n	8003738 <_ZN4OLED10send_clearEPKh+0x20>
	}
	return;
 8003784:	bf00      	nop

}
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40013000 	.word	0x40013000

08003790 <_ZN4OLED12SSD1306_initEv>:


void OLED::SSD1306_init()
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
	LL_SPI_Enable(SPI1);
 8003798:	484d      	ldr	r0, [pc, #308]	@ (80038d0 <_ZN4OLED12SSD1306_initEv+0x140>)
 800379a:	f7ff f86f 	bl	800287c <LL_SPI_Enable>
	if(SPI_RST_Count == 0)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d10b      	bne.n	80037c0 <_ZN4OLED12SSD1306_initEv+0x30>
	{
		SET(PA,8);
 80037a8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80037b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037b6:	6153      	str	r3, [r2, #20]
		SPI_RST_Count = 1;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	}

	if(SPI_CS_count == 0)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10b      	bne.n	80037e2 <_ZN4OLED12SSD1306_initEv+0x52>
	{
		CLEAR(PA,6);
 80037ca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80037d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037d8:	6153      	str	r3, [r2, #20]
		SPI_CS_count = 1;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	}

	assert(SPI_CS_count == 1);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d006      	beq.n	80037fa <_ZN4OLED12SSD1306_initEv+0x6a>
 80037ec:	4b39      	ldr	r3, [pc, #228]	@ (80038d4 <_ZN4OLED12SSD1306_initEv+0x144>)
 80037ee:	4a3a      	ldr	r2, [pc, #232]	@ (80038d8 <_ZN4OLED12SSD1306_initEv+0x148>)
 80037f0:	f240 11cf 	movw	r1, #463	@ 0x1cf
 80037f4:	4839      	ldr	r0, [pc, #228]	@ (80038dc <_ZN4OLED12SSD1306_initEv+0x14c>)
 80037f6:	f007 f88d 	bl	800a914 <__assert_func>

    send_command(SSD1306_COMMAND_DISPLAY_OFF); //set display off
 80037fa:	21ae      	movs	r1, #174	@ 0xae
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f7ff ff1f 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_ADDRESSING_MODE); //Set addressing mode
 8003802:	2120      	movs	r1, #32
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f7ff ff1b 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0x00); //horizontal addressing mode
 800380a:	2100      	movs	r1, #0
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f7ff ff17 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_SET_OFFSET); //Display offset
 8003812:	21d3      	movs	r1, #211	@ 0xd3
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f7ff ff13 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0x00); //no offset
 800381a:	2100      	movs	r1, #0
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f7ff ff0f 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_START_LINE); //set display start line
 8003822:	2140      	movs	r1, #64	@ 0x40
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f7ff ff0b 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_CONTRAST_CONTROL);// set contrast
 800382a:	2181      	movs	r1, #129	@ 0x81
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f7ff ff07 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0xFF);//max contrast
 8003832:	21ff      	movs	r1, #255	@ 0xff
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f7ff ff03 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_SEG_INVERSE);//set segment remap, col address SEG0 = 127
 800383a:	21a1      	movs	r1, #161	@ 0xa1
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f7ff feff 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0xA4);
 8003842:	21a4      	movs	r1, #164	@ 0xa4
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f7ff fefb 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_SET_MUX); //set MUX Ratio
 800384a:	21a8      	movs	r1, #168	@ 0xa8
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f7ff fef7 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0x3F);
 8003852:	213f      	movs	r1, #63	@ 0x3f
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f7ff fef3 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_COM_SCAN_INVERSE); //set com scan mode, C8 = from COM[N - 1] to COM[0]
 800385a:	21c8      	movs	r1, #200	@ 0xc8
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f7ff feef 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_SET_COM_Hardware);  //set COM pins hardware configuration
 8003862:	21da      	movs	r1, #218	@ 0xda
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7ff feeb 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0x12);
 800386a:	2112      	movs	r1, #18
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f7ff fee7 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(0xA4); //set output with RAM contents TODO make a define
 8003872:	21a4      	movs	r1, #164	@ 0xa4
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff fee3 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_SET_PRECHARGE_PERIOD); //set precharge value
 800387a:	21d9      	movs	r1, #217	@ 0xd9
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f7ff fedf 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0x22);
 8003882:	2122      	movs	r1, #34	@ 0x22
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7ff fedb 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_CLOCK_DIIVDER); //Set frequency (Tentatively)
 800388a:	21d5      	movs	r1, #213	@ 0xd5
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f7ff fed7 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0x80);
 8003892:	2180      	movs	r1, #128	@ 0x80
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f7ff fed3 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_VCOMH_DSEL_LEVEL);//set vcomh
 800389a:	21db      	movs	r1, #219	@ 0xdb
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f7ff fecf 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0x20); //0x20,0.77xVcc
 80038a2:	2120      	movs	r1, #32
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f7ff fecb 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_SET_DC_DC_ENABLE);//set DC-DC enable
 80038aa:	218d      	movs	r1, #141	@ 0x8d
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7ff fec7 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(0x14);
 80038b2:	2114      	movs	r1, #20
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7ff fec3 	bl	8003640 <_ZN4OLED12send_commandEh>

    send_command(SSD1306_COMMAND_DISPLAY_ON); //set display on
 80038ba:	21af      	movs	r1, #175	@ 0xaf
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7ff febf 	bl	8003640 <_ZN4OLED12send_commandEh>
    clear_display();
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 f840 	bl	8003948 <_ZN4OLED13clear_displayEv>
    return;
 80038c8:	bf00      	nop
}
 80038ca:	3708      	adds	r7, #8
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40013000 	.word	0x40013000
 80038d4:	0800b874 	.word	0x0800b874
 80038d8:	0800b888 	.word	0x0800b888
 80038dc:	0800b8a4 	.word	0x0800b8a4

080038e0 <_ZN4OLED18set_column_addressEhh>:

void OLED::set_column_address(uint8_t begin, uint8_t end)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	460b      	mov	r3, r1
 80038ea:	70fb      	strb	r3, [r7, #3]
 80038ec:	4613      	mov	r3, r2
 80038ee:	70bb      	strb	r3, [r7, #2]
    //Horizontal addressing mode (ONE I'LL USE)
    send_command(SSD1306_SET_COLUMN_ADDR); //set Column address (make a function for this)
 80038f0:	2121      	movs	r1, #33	@ 0x21
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f7ff fea4 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(begin); //column address/position start
 80038f8:	78fb      	ldrb	r3, [r7, #3]
 80038fa:	4619      	mov	r1, r3
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f7ff fe9f 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(end); //column address/position end
 8003902:	78bb      	ldrb	r3, [r7, #2]
 8003904:	4619      	mov	r1, r3
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7ff fe9a 	bl	8003640 <_ZN4OLED12send_commandEh>
    return;
 800390c:	bf00      	nop
}
 800390e:	3708      	adds	r7, #8
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <_ZN4OLED16set_page_addressEhh>:

void OLED::set_page_address(uint8_t begin, uint8_t end)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	460b      	mov	r3, r1
 800391e:	70fb      	strb	r3, [r7, #3]
 8003920:	4613      	mov	r3, r2
 8003922:	70bb      	strb	r3, [r7, #2]
    //Horizontal addressing mode (ONE I'LL USE)
    send_command(SSD1306_SET_PAGE_ADDR); //set Column address (make a function for this)
 8003924:	2122      	movs	r1, #34	@ 0x22
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7ff fe8a 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(begin); //column address/position start
 800392c:	78fb      	ldrb	r3, [r7, #3]
 800392e:	4619      	mov	r1, r3
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f7ff fe85 	bl	8003640 <_ZN4OLED12send_commandEh>
    send_command(end); //column address/position end
 8003936:	78bb      	ldrb	r3, [r7, #2]
 8003938:	4619      	mov	r1, r3
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f7ff fe80 	bl	8003640 <_ZN4OLED12send_commandEh>
    return;
 8003940:	bf00      	nop
}
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <_ZN4OLED13clear_displayEv>:

void OLED::clear_display()
{
 8003948:	b580      	push	{r7, lr}
 800394a:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 800394e:	af00      	add	r7, sp, #0
 8003950:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8003954:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8003958:	6018      	str	r0, [r3, #0]
	set_column_address(0,127);
 800395a:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 800395e:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8003962:	227f      	movs	r2, #127	@ 0x7f
 8003964:	2100      	movs	r1, #0
 8003966:	6818      	ldr	r0, [r3, #0]
 8003968:	f7ff ffba 	bl	80038e0 <_ZN4OLED18set_column_addressEhh>
	set_page_address(0,7);
 800396c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8003970:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8003974:	2207      	movs	r2, #7
 8003976:	2100      	movs	r1, #0
 8003978:	6818      	ldr	r0, [r3, #0]
 800397a:	f7ff ffcb 	bl	8003914 <_ZN4OLED16set_page_addressEhh>

	uint8_t clear_display[] =
 800397e:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8003982:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003986:	4618      	mov	r0, r3
 8003988:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800398c:	461a      	mov	r2, r3
 800398e:	2100      	movs	r1, #0
 8003990:	f007 f8f5 	bl	800ab7e <memset>
		0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
		0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
		0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
	};

	send_clear(clear_display);
 8003994:	f107 0208 	add.w	r2, r7, #8
 8003998:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 800399c:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 80039a0:	4611      	mov	r1, r2
 80039a2:	6818      	ldr	r0, [r3, #0]
 80039a4:	f7ff feb8 	bl	8003718 <_ZN4OLED10send_clearEPKh>
//		{
//			send_data(clear[j]);
//		}
//
//	}
	return;
 80039a8:	bf00      	nop
}
 80039aa:	f507 6781 	add.w	r7, r7, #1032	@ 0x408
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <_ZN11StateDriverC1EP5queueS1_>:
 */


#include "StateDriver.h"

StateDriver::StateDriver(queue*	qI,queue* qD)
 80039b2:	b480      	push	{r7}
 80039b4:	b085      	sub	sp, #20
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	60f8      	str	r0, [r7, #12]
 80039ba:	60b9      	str	r1, [r7, #8]
 80039bc:	607a      	str	r2, [r7, #4]
{
	qInputs = qI;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	601a      	str	r2, [r3, #0]
	qStateDisplay = qD;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	605a      	str	r2, [r3, #4]
	State.CurrentMacro = ZONE1;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	72da      	strb	r2, [r3, #11]
	State.CurrentState = START;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	729a      	strb	r2, [r3, #10]
}
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	4618      	mov	r0, r3
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <_ZN11StateDriver6UpdateEv>:

void StateDriver::Update()
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]

	void* data_ptr;
	InputDevices* values;
	if (qInputs->dequeue(&data_ptr) == false)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f107 0208 	add.w	r2, r7, #8
 80039f4:	4611      	mov	r1, r2
 80039f6:	4618      	mov	r0, r3
 80039f8:	f000 fadd 	bl	8003fb6 <_ZN5queue7dequeueEPPv>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	bf0c      	ite	eq
 8003a02:	2301      	moveq	r3, #1
 8003a04:	2300      	movne	r3, #0
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f040 8162 	bne.w	8003cd2 <_ZN11StateDriver6UpdateEv+0x2ee>
		return;

	values = (InputDevices*)data_ptr;
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	60fb      	str	r3, [r7, #12]
	Devices.Button = values->Button;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	725a      	strb	r2, [r3, #9]
	Devices.Switch = values->Switch;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	781a      	ldrb	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	721a      	strb	r2, [r3, #8]


	if (Devices.Button == 1 && State.CurrentState != RUNNING)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	f040 809a 	bne.w	8003b64 <_ZN11StateDriver6UpdateEv+0x180>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	7a9b      	ldrb	r3, [r3, #10]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	f000 8095 	beq.w	8003b64 <_ZN11StateDriver6UpdateEv+0x180>
	{
		switch(State.CurrentMacro)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	7adb      	ldrb	r3, [r3, #11]
 8003a3e:	2b16      	cmp	r3, #22
 8003a40:	f200 808e 	bhi.w	8003b60 <_ZN11StateDriver6UpdateEv+0x17c>
 8003a44:	a201      	add	r2, pc, #4	@ (adr r2, 8003a4c <_ZN11StateDriver6UpdateEv+0x68>)
 8003a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a4a:	bf00      	nop
 8003a4c:	08003aa9 	.word	0x08003aa9
 8003a50:	08003ab1 	.word	0x08003ab1
 8003a54:	08003ab9 	.word	0x08003ab9
 8003a58:	08003ac1 	.word	0x08003ac1
 8003a5c:	08003ac9 	.word	0x08003ac9
 8003a60:	08003ad1 	.word	0x08003ad1
 8003a64:	08003ad9 	.word	0x08003ad9
 8003a68:	08003ae1 	.word	0x08003ae1
 8003a6c:	08003ae9 	.word	0x08003ae9
 8003a70:	08003af1 	.word	0x08003af1
 8003a74:	08003af9 	.word	0x08003af9
 8003a78:	08003b01 	.word	0x08003b01
 8003a7c:	08003b09 	.word	0x08003b09
 8003a80:	08003b11 	.word	0x08003b11
 8003a84:	08003b19 	.word	0x08003b19
 8003a88:	08003b21 	.word	0x08003b21
 8003a8c:	08003b29 	.word	0x08003b29
 8003a90:	08003b31 	.word	0x08003b31
 8003a94:	08003b39 	.word	0x08003b39
 8003a98:	08003b41 	.word	0x08003b41
 8003a9c:	08003b49 	.word	0x08003b49
 8003aa0:	08003b51 	.word	0x08003b51
 8003aa4:	08003b59 	.word	0x08003b59
		{
		case ZONE1:
		{
			State.CurrentMacro = ZONE2;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	72da      	strb	r2, [r3, #11]
			break;
 8003aae:	e058      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE2:
		{
			State.CurrentMacro = ZONE3;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2202      	movs	r2, #2
 8003ab4:	72da      	strb	r2, [r3, #11]
			break;
 8003ab6:	e054      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE3:
		{
			State.CurrentMacro = ZONE4;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2203      	movs	r2, #3
 8003abc:	72da      	strb	r2, [r3, #11]
			break;
 8003abe:	e050      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE4:
		{
			State.CurrentMacro = ZONE5;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2204      	movs	r2, #4
 8003ac4:	72da      	strb	r2, [r3, #11]
			break;
 8003ac6:	e04c      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE5:
		{
			State.CurrentMacro = ZONE6;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2205      	movs	r2, #5
 8003acc:	72da      	strb	r2, [r3, #11]
			break;
 8003ace:	e048      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE6:
		{
			State.CurrentMacro = ZONE7;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2206      	movs	r2, #6
 8003ad4:	72da      	strb	r2, [r3, #11]
			break;
 8003ad6:	e044      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE7:
		{
			State.CurrentMacro = ZONE8;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2207      	movs	r2, #7
 8003adc:	72da      	strb	r2, [r3, #11]
			break;
 8003ade:	e040      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE8:
		{
			State.CurrentMacro = ZONE9;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2208      	movs	r2, #8
 8003ae4:	72da      	strb	r2, [r3, #11]
			break;
 8003ae6:	e03c      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE9:
		{
			State.CurrentMacro = ZONE10;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2209      	movs	r2, #9
 8003aec:	72da      	strb	r2, [r3, #11]
			break;
 8003aee:	e038      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE10:
		{
			State.CurrentMacro = ZONE11;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	220a      	movs	r2, #10
 8003af4:	72da      	strb	r2, [r3, #11]
			break;
 8003af6:	e034      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE11:
		{
			State.CurrentMacro = ZONE12;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	220b      	movs	r2, #11
 8003afc:	72da      	strb	r2, [r3, #11]
			break;
 8003afe:	e030      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE12:
		{
			State.CurrentMacro = ZONE13;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	220c      	movs	r2, #12
 8003b04:	72da      	strb	r2, [r3, #11]
			break;
 8003b06:	e02c      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE13:
		{
			State.CurrentMacro = ZONE14;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	220d      	movs	r2, #13
 8003b0c:	72da      	strb	r2, [r3, #11]
			break;
 8003b0e:	e028      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE14:
		{
			State.CurrentMacro = ZONE15;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	220e      	movs	r2, #14
 8003b14:	72da      	strb	r2, [r3, #11]
			break;
 8003b16:	e024      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE15:
		{
			State.CurrentMacro = ZONE16;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	220f      	movs	r2, #15
 8003b1c:	72da      	strb	r2, [r3, #11]
			break;
 8003b1e:	e020      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE16:
		{
			State.CurrentMacro = ZONE17;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2210      	movs	r2, #16
 8003b24:	72da      	strb	r2, [r3, #11]
			break;
 8003b26:	e01c      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE17:
		{
			State.CurrentMacro = ZONE18;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2211      	movs	r2, #17
 8003b2c:	72da      	strb	r2, [r3, #11]
			break;
 8003b2e:	e018      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE18:
		{
			State.CurrentMacro = ZONE19;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2212      	movs	r2, #18
 8003b34:	72da      	strb	r2, [r3, #11]
			break;
 8003b36:	e014      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE19:
		{
			State.CurrentMacro = ZONE20;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2213      	movs	r2, #19
 8003b3c:	72da      	strb	r2, [r3, #11]
			break;
 8003b3e:	e010      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case ZONE20:
		{
			State.CurrentMacro = BENCHRESET;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2214      	movs	r2, #20
 8003b44:	72da      	strb	r2, [r3, #11]
			break;
 8003b46:	e00c      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case BENCHRESET:
		{
			State.CurrentMacro = AUTOBATTE;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2215      	movs	r2, #21
 8003b4c:	72da      	strb	r2, [r3, #11]
			break;
 8003b4e:	e008      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case AUTOBATTE:
		{
			State.CurrentMacro = TURBOA;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2216      	movs	r2, #22
 8003b54:	72da      	strb	r2, [r3, #11]
			break;
 8003b56:	e004      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

		case TURBOA:
		{
			State.CurrentMacro = ZONE1;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	72da      	strb	r2, [r3, #11]
			break;
 8003b5e:	e000      	b.n	8003b62 <_ZN11StateDriver6UpdateEv+0x17e>
		}

			default:
			{
				break;
 8003b60:	bf00      	nop
		switch(State.CurrentMacro)
 8003b62:	e09e      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
			}
		}
	}

	else if (Devices.Button == -1 && State.CurrentState != RUNNING)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8003b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6e:	f040 8098 	bne.w	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	7a9b      	ldrb	r3, [r3, #10]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	f000 8093 	beq.w	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
	{
		switch(State.CurrentMacro)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	7adb      	ldrb	r3, [r3, #11]
 8003b80:	2b16      	cmp	r3, #22
 8003b82:	f200 808d 	bhi.w	8003ca0 <_ZN11StateDriver6UpdateEv+0x2bc>
 8003b86:	a201      	add	r2, pc, #4	@ (adr r2, 8003b8c <_ZN11StateDriver6UpdateEv+0x1a8>)
 8003b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b8c:	08003be9 	.word	0x08003be9
 8003b90:	08003bf1 	.word	0x08003bf1
 8003b94:	08003bf9 	.word	0x08003bf9
 8003b98:	08003c01 	.word	0x08003c01
 8003b9c:	08003c09 	.word	0x08003c09
 8003ba0:	08003c11 	.word	0x08003c11
 8003ba4:	08003c19 	.word	0x08003c19
 8003ba8:	08003c21 	.word	0x08003c21
 8003bac:	08003c29 	.word	0x08003c29
 8003bb0:	08003c31 	.word	0x08003c31
 8003bb4:	08003c39 	.word	0x08003c39
 8003bb8:	08003c41 	.word	0x08003c41
 8003bbc:	08003c49 	.word	0x08003c49
 8003bc0:	08003c51 	.word	0x08003c51
 8003bc4:	08003c59 	.word	0x08003c59
 8003bc8:	08003c61 	.word	0x08003c61
 8003bcc:	08003c69 	.word	0x08003c69
 8003bd0:	08003c71 	.word	0x08003c71
 8003bd4:	08003c79 	.word	0x08003c79
 8003bd8:	08003c81 	.word	0x08003c81
 8003bdc:	08003c89 	.word	0x08003c89
 8003be0:	08003c91 	.word	0x08003c91
 8003be4:	08003c99 	.word	0x08003c99
		{
		case ZONE1:
		{
			State.CurrentMacro = TURBOA;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2216      	movs	r2, #22
 8003bec:	72da      	strb	r2, [r3, #11]
			break;
 8003bee:	e058      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE2:
		{
			State.CurrentMacro = ZONE1;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	72da      	strb	r2, [r3, #11]
			break;
 8003bf6:	e054      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE3:
		{
			State.CurrentMacro = ZONE2;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	72da      	strb	r2, [r3, #11]
			break;
 8003bfe:	e050      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE4:
		{
			State.CurrentMacro = ZONE3;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2202      	movs	r2, #2
 8003c04:	72da      	strb	r2, [r3, #11]
			break;
 8003c06:	e04c      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE5:
		{
			State.CurrentMacro = ZONE4;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2203      	movs	r2, #3
 8003c0c:	72da      	strb	r2, [r3, #11]
			break;
 8003c0e:	e048      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE6:
		{
			State.CurrentMacro = ZONE5;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2204      	movs	r2, #4
 8003c14:	72da      	strb	r2, [r3, #11]
			break;
 8003c16:	e044      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE7:
		{
			State.CurrentMacro = ZONE6;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2205      	movs	r2, #5
 8003c1c:	72da      	strb	r2, [r3, #11]
			break;
 8003c1e:	e040      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE8:
		{
			State.CurrentMacro = ZONE7;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2206      	movs	r2, #6
 8003c24:	72da      	strb	r2, [r3, #11]
			break;
 8003c26:	e03c      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE9:
		{
			State.CurrentMacro = ZONE8;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2207      	movs	r2, #7
 8003c2c:	72da      	strb	r2, [r3, #11]
			break;
 8003c2e:	e038      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE10:
		{
			State.CurrentMacro = ZONE9;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2208      	movs	r2, #8
 8003c34:	72da      	strb	r2, [r3, #11]
			break;
 8003c36:	e034      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE11:
		{
			State.CurrentMacro = ZONE10;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2209      	movs	r2, #9
 8003c3c:	72da      	strb	r2, [r3, #11]
			break;
 8003c3e:	e030      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE12:
		{
			State.CurrentMacro = ZONE11;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	220a      	movs	r2, #10
 8003c44:	72da      	strb	r2, [r3, #11]
			break;
 8003c46:	e02c      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE13:
		{
			State.CurrentMacro = ZONE12;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	220b      	movs	r2, #11
 8003c4c:	72da      	strb	r2, [r3, #11]
			break;
 8003c4e:	e028      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE14:
		{
			State.CurrentMacro = ZONE13;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	220c      	movs	r2, #12
 8003c54:	72da      	strb	r2, [r3, #11]
			break;
 8003c56:	e024      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE15:
		{
			State.CurrentMacro = ZONE14;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	220d      	movs	r2, #13
 8003c5c:	72da      	strb	r2, [r3, #11]
			break;
 8003c5e:	e020      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE16:
		{
			State.CurrentMacro = ZONE15;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	220e      	movs	r2, #14
 8003c64:	72da      	strb	r2, [r3, #11]
			break;
 8003c66:	e01c      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE17:
		{
			State.CurrentMacro = ZONE16;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	220f      	movs	r2, #15
 8003c6c:	72da      	strb	r2, [r3, #11]
			break;
 8003c6e:	e018      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE18:
		{
			State.CurrentMacro = ZONE17;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2210      	movs	r2, #16
 8003c74:	72da      	strb	r2, [r3, #11]
			break;
 8003c76:	e014      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE19:
		{
			State.CurrentMacro = ZONE18;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2211      	movs	r2, #17
 8003c7c:	72da      	strb	r2, [r3, #11]
			break;
 8003c7e:	e010      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case ZONE20:
		{
			State.CurrentMacro = ZONE19;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2212      	movs	r2, #18
 8003c84:	72da      	strb	r2, [r3, #11]
			break;
 8003c86:	e00c      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case BENCHRESET:
		{
			State.CurrentMacro = ZONE20;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2213      	movs	r2, #19
 8003c8c:	72da      	strb	r2, [r3, #11]
			break;
 8003c8e:	e008      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case AUTOBATTE:
		{
			State.CurrentMacro = BENCHRESET;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2214      	movs	r2, #20
 8003c94:	72da      	strb	r2, [r3, #11]
			break;
 8003c96:	e004      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

		case TURBOA:
		{
			State.CurrentMacro = AUTOBATTE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2215      	movs	r2, #21
 8003c9c:	72da      	strb	r2, [r3, #11]
			break;
 8003c9e:	e000      	b.n	8003ca2 <_ZN11StateDriver6UpdateEv+0x2be>
		}

			default:
			{
				break;
 8003ca0:	bf00      	nop
			}
		}
	}

	if (Devices.Switch == 1)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	7a1b      	ldrb	r3, [r3, #8]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d103      	bne.n	8003cb2 <_ZN11StateDriver6UpdateEv+0x2ce>
		State.CurrentState = RUNNING;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	729a      	strb	r2, [r3, #10]
 8003cb0:	e006      	b.n	8003cc0 <_ZN11StateDriver6UpdateEv+0x2dc>

	else if (Devices.Switch == 0)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	7a1b      	ldrb	r3, [r3, #8]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d102      	bne.n	8003cc0 <_ZN11StateDriver6UpdateEv+0x2dc>
		State.CurrentState = START;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	729a      	strb	r2, [r3, #10]


	qStateDisplay->enqueue((void*)&State);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685a      	ldr	r2, [r3, #4]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	330a      	adds	r3, #10
 8003cc8:	4619      	mov	r1, r3
 8003cca:	4610      	mov	r0, r2
 8003ccc:	f000 f933 	bl	8003f36 <_ZN5queue7enqueueEPv>

	return;
 8003cd0:	e000      	b.n	8003cd4 <_ZN11StateDriver6UpdateEv+0x2f0>
		return;
 8003cd2:	bf00      	nop
}
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop

08003cdc <_ZN6SwitchC1Ev>:
 */


#include "SwitchDriver.h"

Switch::Switch() {}
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <_ZN6Switch6UpdateEv>:

uint8_t Switch::Update()
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b085      	sub	sp, #20
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
	uint8_t state = OFF;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	73fb      	strb	r3, [r7, #15]

	if (READ(PA,5) == 0)
 8003cfe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	f003 0320 	and.w	r3, r3, #32
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bf0c      	ite	eq
 8003d0c:	2301      	moveq	r3, #1
 8003d0e:	2300      	movne	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <_ZN6Switch6UpdateEv+0x2a>
		state = ON;
 8003d16:	2301      	movs	r3, #1
 8003d18:	73fb      	strb	r3, [r7, #15]
 8003d1a:	e001      	b.n	8003d20 <_ZN6Switch6UpdateEv+0x2e>
	else
		state = OFF;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	73fb      	strb	r3, [r7, #15]
	return state;
 8003d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3714      	adds	r7, #20
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
	...

08003d30 <xSemaphoreCheck_IRQHandler>:

static queue Semaphore;
extern TIM_HandleTypeDef htim7;

extern "C" void xSemaphoreCheck_IRQHandler(void)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0
	if (__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE))
 8003d34:	4b11      	ldr	r3, [pc, #68]	@ (8003d7c <xSemaphoreCheck_IRQHandler+0x4c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	bf0c      	ite	eq
 8003d42:	2301      	moveq	r3, #1
 8003d44:	2300      	movne	r3, #0
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d014      	beq.n	8003d76 <xSemaphoreCheck_IRQHandler+0x46>
	{
		if (__HAL_TIM_GET_IT_SOURCE(&htim7, TIM_IT_UPDATE))
 8003d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d7c <xSemaphoreCheck_IRQHandler+0x4c>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	bf0c      	ite	eq
 8003d5a:	2301      	moveq	r3, #1
 8003d5c:	2300      	movne	r3, #0
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <xSemaphoreCheck_IRQHandler+0x46>
		{
			__HAL_TIM_CLEAR_IT(&htim7, TIM_IT_UPDATE);
 8003d64:	4b05      	ldr	r3, [pc, #20]	@ (8003d7c <xSemaphoreCheck_IRQHandler+0x4c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f06f 0201 	mvn.w	r2, #1
 8003d6c:	611a      	str	r2, [r3, #16]
			Semaphore.enqueue((void*)1);
 8003d6e:	2101      	movs	r1, #1
 8003d70:	4803      	ldr	r0, [pc, #12]	@ (8003d80 <xSemaphoreCheck_IRQHandler+0x50>)
 8003d72:	f000 f8e0 	bl	8003f36 <_ZN5queue7enqueueEPv>
		}
	}
}
 8003d76:	bf00      	nop
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	20000a68 	.word	0x20000a68
 8003d80:	200001bc 	.word	0x200001bc

08003d84 <cpp_main>:

void cpp_main()
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	f5ad 7d2e 	sub.w	sp, sp, #696	@ 0x2b8
 8003d8a:	af00      	add	r7, sp, #0
	ResetReport(&hUsbDeviceFS,&joystick_input);
 8003d8c:	4928      	ldr	r1, [pc, #160]	@ (8003e30 <cpp_main+0xac>)
 8003d8e:	4829      	ldr	r0, [pc, #164]	@ (8003e34 <cpp_main+0xb0>)
 8003d90:	f000 f863 	bl	8003e5a <ResetReport>

	queue qInputs;
 8003d94:	f507 73f6 	add.w	r3, r7, #492	@ 0x1ec
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 f8b9 	bl	8003f10 <_ZN5queueC1Ev>
	queue qMacro;
 8003d9e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 f8b4 	bl	8003f10 <_ZN5queueC1Ev>
	queue qDisplay;
 8003da8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003dac:	4618      	mov	r0, r3
 8003dae:	f000 f8af 	bl	8003f10 <_ZN5queueC1Ev>

	InputDriver inputs = InputDriver(&Semaphore, &qInputs);
 8003db2:	f507 72f6 	add.w	r2, r7, #492	@ 0x1ec
 8003db6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003dba:	491f      	ldr	r1, [pc, #124]	@ (8003e38 <cpp_main+0xb4>)
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fd fb43 	bl	8001448 <_ZN11InputDriverC1EP5queueS1_>
	StateDriver state = StateDriver(&qInputs, &qDisplay);
 8003dc2:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8003dc6:	f507 71f6 	add.w	r1, r7, #492	@ 0x1ec
 8003dca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff fdef 	bl	80039b2 <_ZN11StateDriverC1EP5queueS1_>
	OLED display = OLED(&qDisplay,&qMacro);
 8003dd4:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8003dd8:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8003ddc:	f107 0308 	add.w	r3, r7, #8
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fe fd81 	bl	80028e8 <_ZN4OLEDC1EP5queueS1_>
	Macros macro = Macros(&qMacro);
 8003de6:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8003dea:	463b      	mov	r3, r7
 8003dec:	4611      	mov	r1, r2
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fd fbb0 	bl	8001554 <_ZN6MacrosC1EP5queue>

	// This is just to initially connect the emulator to the system.
	ResetReport(&hUsbDeviceFS, &joystick_input);
 8003df4:	490e      	ldr	r1, [pc, #56]	@ (8003e30 <cpp_main+0xac>)
 8003df6:	480f      	ldr	r0, [pc, #60]	@ (8003e34 <cpp_main+0xb0>)
 8003df8:	f000 f82f 	bl	8003e5a <ResetReport>

	while(1)
	{
		ResetReport(&hUsbDeviceFS, &joystick_input);
 8003dfc:	490c      	ldr	r1, [pc, #48]	@ (8003e30 <cpp_main+0xac>)
 8003dfe:	480d      	ldr	r0, [pc, #52]	@ (8003e34 <cpp_main+0xb0>)
 8003e00:	f000 f82b 	bl	8003e5a <ResetReport>
		inputs.Update();
 8003e04:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7fd fb43 	bl	8001494 <_ZN11InputDriver6UpdateEv>
		state.Update();
 8003e0e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff fde6 	bl	80039e4 <_ZN11StateDriver6UpdateEv>
		display.Update();
 8003e18:	f107 0308 	add.w	r3, r7, #8
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7fe fee3 	bl	8002be8 <_ZN4OLED6UpdateEv>
		macro.Update();
 8003e22:	463b      	mov	r3, r7
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7fd fbab 	bl	8001580 <_ZN6Macros6UpdateEv>
		ResetReport(&hUsbDeviceFS, &joystick_input);
 8003e2a:	bf00      	nop
 8003e2c:	e7e6      	b.n	8003dfc <cpp_main+0x78>
 8003e2e:	bf00      	nop
 8003e30:	20000288 	.word	0x20000288
 8003e34:	20000298 	.word	0x20000298
 8003e38:	200001bc 	.word	0x200001bc

08003e3c <_Z41__static_initialization_and_destruction_0v>:
	}
	return;
}
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
static queue Semaphore;
 8003e40:	4802      	ldr	r0, [pc, #8]	@ (8003e4c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8003e42:	f000 f865 	bl	8003f10 <_ZN5queueC1Ev>
}
 8003e46:	bf00      	nop
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	200001bc 	.word	0x200001bc

08003e50 <_GLOBAL__sub_I_rx_buf>:
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	f7ff fff2 	bl	8003e3c <_Z41__static_initialization_and_destruction_0v>
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <ResetReport>:
#include "ns_joystick.h"

USB_JoystickReport_Input joystick_input;
USB_JoystickReport_Output joystick_output;

void ResetReport(USBD_HandleTypeDef* pdev, USB_JoystickReport_Input* report) {
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b084      	sub	sp, #16
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
 8003e62:	6039      	str	r1, [r7, #0]
  memset(report, 0, sizeof(USB_JoystickReport_Input));
 8003e64:	2208      	movs	r2, #8
 8003e66:	2100      	movs	r1, #0
 8003e68:	6838      	ldr	r0, [r7, #0]
 8003e6a:	f006 fe88 	bl	800ab7e <memset>
  report->LX = STICK_CENTER;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	2280      	movs	r2, #128	@ 0x80
 8003e72:	70da      	strb	r2, [r3, #3]
  report->LY = STICK_CENTER;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	2280      	movs	r2, #128	@ 0x80
 8003e78:	711a      	strb	r2, [r3, #4]
  report->RX = STICK_CENTER;
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2280      	movs	r2, #128	@ 0x80
 8003e7e:	715a      	strb	r2, [r3, #5]
  report->RY = STICK_CENTER;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	2280      	movs	r2, #128	@ 0x80
 8003e84:	719a      	strb	r2, [r3, #6]
  report->HAT = HAT_CENTER;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2208      	movs	r2, #8
 8003e8a:	709a      	strb	r2, [r3, #2]

  uint32_t tickstart = HAL_GetTick();
 8003e8c:	f001 f988 	bl	80051a0 <HAL_GetTick>
 8003e90:	60f8      	str	r0, [r7, #12]
  while ((HAL_GetTick() - tickstart) < 150)
 8003e92:	e003      	b.n	8003e9c <ResetReport+0x42>
  {
    SendReport(pdev, report);
 8003e94:	6839      	ldr	r1, [r7, #0]
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f80c 	bl	8003eb4 <SendReport>
  while ((HAL_GetTick() - tickstart) < 150)
 8003e9c:	f001 f980 	bl	80051a0 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b95      	cmp	r3, #149	@ 0x95
 8003ea8:	d9f4      	bls.n	8003e94 <ResetReport+0x3a>
  }
}
 8003eaa:	bf00      	nop
 8003eac:	bf00      	nop
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <SendReport>:

uint8_t SendReport(USBD_HandleTypeDef* pdev, USB_JoystickReport_Input* input_data)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  uint8_t result = USBD_FAIL;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	73fb      	strb	r3, [r7, #15]
  result = USBD_HID_SendReport(pdev, (uint8_t*)input_data, sizeof(USB_JoystickReport_Input));
 8003ec2:	2208      	movs	r2, #8
 8003ec4:	6839      	ldr	r1, [r7, #0]
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fc fad2 	bl	8000470 <USBD_HID_SendReport>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	73fb      	strb	r3, [r7, #15]
  return result;
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <HoldReport>:

void HoldReport(USBD_HandleTypeDef* pdev, USB_JoystickReport_Input* const input_data, uint32_t delay_ms)
{
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b086      	sub	sp, #24
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	60f8      	str	r0, [r7, #12]
 8003ee2:	60b9      	str	r1, [r7, #8]
 8003ee4:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ee6:	f001 f95b 	bl	80051a0 <HAL_GetTick>
 8003eea:	6178      	str	r0, [r7, #20]
  while ((HAL_GetTick() - tickstart) < delay_ms)
 8003eec:	e003      	b.n	8003ef6 <HoldReport+0x1c>
  {
    SendReport(pdev, input_data);
 8003eee:	68b9      	ldr	r1, [r7, #8]
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f7ff ffdf 	bl	8003eb4 <SendReport>
  while ((HAL_GetTick() - tickstart) < delay_ms)
 8003ef6:	f001 f953 	bl	80051a0 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d8f3      	bhi.n	8003eee <HoldReport+0x14>
  }
}
 8003f06:	bf00      	nop
 8003f08:	bf00      	nop
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <_ZN5queueC1Ev>:
 */


#include "../../Repo/Inc/queue.h"

queue::queue(){
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    // q_load = 0 via "attribute = 0" style
}
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr

08003f36 <_ZN5queue7enqueueEPv>:

bool queue::enqueue(void* msg){ //works with the tail
 8003f36:	b480      	push	{r7}
 8003f38:	b085      	sub	sp, #20
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
 8003f3e:	6039      	str	r1, [r7, #0]
    bool ok = false;
 8003f40:	2300      	movs	r3, #0
 8003f42:	73fb      	strb	r3, [r7, #15]
    if ((tail == BUFF_END && head == 0) || (tail + 1) == head){ //This means that the buffer will be "empty" and we will be unable to dequeue
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003f4a:	2b31      	cmp	r3, #49	@ 0x31
 8003f4c:	d104      	bne.n	8003f58 <_ZN5queue7enqueueEPv+0x22>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d008      	beq.n	8003f6a <_ZN5queue7enqueueEPv+0x34>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003f5e:	3301      	adds	r3, #1
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	f892 20c8 	ldrb.w	r2, [r2, #200]	@ 0xc8
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d102      	bne.n	8003f70 <_ZN5queue7enqueueEPv+0x3a>
        ok = false;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	73fb      	strb	r3, [r7, #15]
 8003f6e:	e01b      	b.n	8003fa8 <_ZN5queue7enqueueEPv+0x72>
    }
    else{
        buffer[tail] = msg;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003f76:	4619      	mov	r1, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	683a      	ldr	r2, [r7, #0]
 8003f7c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

        if(tail == BUFF_END){
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003f86:	2b31      	cmp	r3, #49	@ 0x31
 8003f88:	d104      	bne.n	8003f94 <_ZN5queue7enqueueEPv+0x5e>
            tail = 0;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
 8003f92:	e007      	b.n	8003fa4 <_ZN5queue7enqueueEPv+0x6e>
        }
        else
            tail++;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

        ok = true;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	73fb      	strb	r3, [r7, #15]
    }
    return ok;
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr

08003fb6 <_ZN5queue7dequeueEPPv>:

bool queue::dequeue(void** msg){ //works with the head
 8003fb6:	b480      	push	{r7}
 8003fb8:	b085      	sub	sp, #20
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
 8003fbe:	6039      	str	r1, [r7, #0]
    bool ok = false;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	73fb      	strb	r3, [r7, #15]
    if (head == tail) {
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 20c8 	ldrb.w	r2, [r3, #200]	@ 0xc8
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d102      	bne.n	8003fda <_ZN5queue7dequeueEPPv+0x24>
        ok = false;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	73fb      	strb	r3, [r7, #15]
 8003fd8:	e024      	b.n	8004024 <_ZN5queue7dequeueEPPv+0x6e>
    }
    else{
        *msg = buffer[head];
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	601a      	str	r2, [r3, #0]

        buffer[head] = 0;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

        if(head == (BUFF_END))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8004002:	2b31      	cmp	r3, #49	@ 0x31
 8004004:	d104      	bne.n	8004010 <_ZN5queue7dequeueEPPv+0x5a>
            head = 0;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
 800400e:	e007      	b.n	8004020 <_ZN5queue7dequeueEPPv+0x6a>
        else
            head++;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8004016:	3301      	adds	r3, #1
 8004018:	b2da      	uxtb	r2, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        ok=true;
 8004020:	2301      	movs	r3, #1
 8004022:	73fb      	strb	r3, [r7, #15]
    }
    return ok;
 8004024:	7bfb      	ldrb	r3, [r7, #15]
}
 8004026:	4618      	mov	r0, r3
 8004028:	3714      	adds	r7, #20
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
	...

08004034 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8004038:	2200      	movs	r2, #0
 800403a:	490e      	ldr	r1, [pc, #56]	@ (8004074 <MX_USB_DEVICE_Init+0x40>)
 800403c:	480e      	ldr	r0, [pc, #56]	@ (8004078 <MX_USB_DEVICE_Init+0x44>)
 800403e:	f7fc fa87 	bl	8000550 <USBD_Init>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8004048:	f000 feaa 	bl	8004da0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800404c:	490b      	ldr	r1, [pc, #44]	@ (800407c <MX_USB_DEVICE_Init+0x48>)
 800404e:	480a      	ldr	r0, [pc, #40]	@ (8004078 <MX_USB_DEVICE_Init+0x44>)
 8004050:	f7fc faa9 	bl	80005a6 <USBD_RegisterClass>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d001      	beq.n	800405e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800405a:	f000 fea1 	bl	8004da0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800405e:	4806      	ldr	r0, [pc, #24]	@ (8004078 <MX_USB_DEVICE_Init+0x44>)
 8004060:	f7fc fabb 	bl	80005da <USBD_Start>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800406a:	f000 fe99 	bl	8004da0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800406e:	bf00      	nop
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	200000d4 	.word	0x200000d4
 8004078:	20000298 	.word	0x20000298
 800407c:	20000000 	.word	0x20000000

08004080 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	4603      	mov	r3, r0
 8004088:	6039      	str	r1, [r7, #0]
 800408a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	2212      	movs	r2, #18
 8004090:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8004092:	4b03      	ldr	r3, [pc, #12]	@ (80040a0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8004094:	4618      	mov	r0, r3
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr
 80040a0:	200000f4 	.word	0x200000f4

080040a4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	4603      	mov	r3, r0
 80040ac:	6039      	str	r1, [r7, #0]
 80040ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	2204      	movs	r2, #4
 80040b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80040b6:	4b03      	ldr	r3, [pc, #12]	@ (80040c4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr
 80040c4:	20000114 	.word	0x20000114

080040c8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	4603      	mov	r3, r0
 80040d0:	6039      	str	r1, [r7, #0]
 80040d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80040d4:	79fb      	ldrb	r3, [r7, #7]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d105      	bne.n	80040e6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	4907      	ldr	r1, [pc, #28]	@ (80040fc <USBD_FS_ProductStrDescriptor+0x34>)
 80040de:	4808      	ldr	r0, [pc, #32]	@ (8004100 <USBD_FS_ProductStrDescriptor+0x38>)
 80040e0:	f7fd f8c3 	bl	800126a <USBD_GetString>
 80040e4:	e004      	b.n	80040f0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	4904      	ldr	r1, [pc, #16]	@ (80040fc <USBD_FS_ProductStrDescriptor+0x34>)
 80040ea:	4805      	ldr	r0, [pc, #20]	@ (8004100 <USBD_FS_ProductStrDescriptor+0x38>)
 80040ec:	f7fd f8bd 	bl	800126a <USBD_GetString>
  }
  return USBD_StrDesc;
 80040f0:	4b02      	ldr	r3, [pc, #8]	@ (80040fc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	20000574 	.word	0x20000574
 8004100:	0800b8cc 	.word	0x0800b8cc

08004104 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	4603      	mov	r3, r0
 800410c:	6039      	str	r1, [r7, #0]
 800410e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	4904      	ldr	r1, [pc, #16]	@ (8004124 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8004114:	4804      	ldr	r0, [pc, #16]	@ (8004128 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8004116:	f7fd f8a8 	bl	800126a <USBD_GetString>
  return USBD_StrDesc;
 800411a:	4b02      	ldr	r3, [pc, #8]	@ (8004124 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800411c:	4618      	mov	r0, r3
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	20000574 	.word	0x20000574
 8004128:	0800b8e0 	.word	0x0800b8e0

0800412c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	4603      	mov	r3, r0
 8004134:	6039      	str	r1, [r7, #0]
 8004136:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	221a      	movs	r2, #26
 800413c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800413e:	f000 f855 	bl	80041ec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8004142:	4b02      	ldr	r3, [pc, #8]	@ (800414c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8004144:	4618      	mov	r0, r3
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	20000118 	.word	0x20000118

08004150 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	4603      	mov	r3, r0
 8004158:	6039      	str	r1, [r7, #0]
 800415a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800415c:	79fb      	ldrb	r3, [r7, #7]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d105      	bne.n	800416e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	4907      	ldr	r1, [pc, #28]	@ (8004184 <USBD_FS_ConfigStrDescriptor+0x34>)
 8004166:	4808      	ldr	r0, [pc, #32]	@ (8004188 <USBD_FS_ConfigStrDescriptor+0x38>)
 8004168:	f7fd f87f 	bl	800126a <USBD_GetString>
 800416c:	e004      	b.n	8004178 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	4904      	ldr	r1, [pc, #16]	@ (8004184 <USBD_FS_ConfigStrDescriptor+0x34>)
 8004172:	4805      	ldr	r0, [pc, #20]	@ (8004188 <USBD_FS_ConfigStrDescriptor+0x38>)
 8004174:	f7fd f879 	bl	800126a <USBD_GetString>
  }
  return USBD_StrDesc;
 8004178:	4b02      	ldr	r3, [pc, #8]	@ (8004184 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800417a:	4618      	mov	r0, r3
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	20000574 	.word	0x20000574
 8004188:	0800b8f0 	.word	0x0800b8f0

0800418c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	4603      	mov	r3, r0
 8004194:	6039      	str	r1, [r7, #0]
 8004196:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004198:	79fb      	ldrb	r3, [r7, #7]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d105      	bne.n	80041aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	4907      	ldr	r1, [pc, #28]	@ (80041c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80041a2:	4808      	ldr	r0, [pc, #32]	@ (80041c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80041a4:	f7fd f861 	bl	800126a <USBD_GetString>
 80041a8:	e004      	b.n	80041b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	4904      	ldr	r1, [pc, #16]	@ (80041c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80041ae:	4805      	ldr	r0, [pc, #20]	@ (80041c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80041b0:	f7fd f85b 	bl	800126a <USBD_GetString>
  }
  return USBD_StrDesc;
 80041b4:	4b02      	ldr	r3, [pc, #8]	@ (80041c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	20000574 	.word	0x20000574
 80041c4:	0800b8fc 	.word	0x0800b8fc

080041c8 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	4603      	mov	r3, r0
 80041d0:	6039      	str	r1, [r7, #0]
 80041d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	220c      	movs	r2, #12
 80041d8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80041da:	4b03      	ldr	r3, [pc, #12]	@ (80041e8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80041dc:	4618      	mov	r0, r3
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	20000108 	.word	0x20000108

080041ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80041f2:	4b0f      	ldr	r3, [pc, #60]	@ (8004230 <Get_SerialNum+0x44>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80041f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004234 <Get_SerialNum+0x48>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80041fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004238 <Get_SerialNum+0x4c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8004204:	68fa      	ldr	r2, [r7, #12]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4413      	add	r3, r2
 800420a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d009      	beq.n	8004226 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8004212:	2208      	movs	r2, #8
 8004214:	4909      	ldr	r1, [pc, #36]	@ (800423c <Get_SerialNum+0x50>)
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 f814 	bl	8004244 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800421c:	2204      	movs	r2, #4
 800421e:	4908      	ldr	r1, [pc, #32]	@ (8004240 <Get_SerialNum+0x54>)
 8004220:	68b8      	ldr	r0, [r7, #8]
 8004222:	f000 f80f 	bl	8004244 <IntToUnicode>
  }
}
 8004226:	bf00      	nop
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	1fff7590 	.word	0x1fff7590
 8004234:	1fff7594 	.word	0x1fff7594
 8004238:	1fff7598 	.word	0x1fff7598
 800423c:	2000011a 	.word	0x2000011a
 8004240:	2000012a 	.word	0x2000012a

08004244 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	4613      	mov	r3, r2
 8004250:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8004252:	2300      	movs	r3, #0
 8004254:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8004256:	2300      	movs	r3, #0
 8004258:	75fb      	strb	r3, [r7, #23]
 800425a:	e027      	b.n	80042ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	0f1b      	lsrs	r3, r3, #28
 8004260:	2b09      	cmp	r3, #9
 8004262:	d80b      	bhi.n	800427c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	0f1b      	lsrs	r3, r3, #28
 8004268:	b2da      	uxtb	r2, r3
 800426a:	7dfb      	ldrb	r3, [r7, #23]
 800426c:	005b      	lsls	r3, r3, #1
 800426e:	4619      	mov	r1, r3
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	440b      	add	r3, r1
 8004274:	3230      	adds	r2, #48	@ 0x30
 8004276:	b2d2      	uxtb	r2, r2
 8004278:	701a      	strb	r2, [r3, #0]
 800427a:	e00a      	b.n	8004292 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	0f1b      	lsrs	r3, r3, #28
 8004280:	b2da      	uxtb	r2, r3
 8004282:	7dfb      	ldrb	r3, [r7, #23]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	4619      	mov	r1, r3
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	440b      	add	r3, r1
 800428c:	3237      	adds	r2, #55	@ 0x37
 800428e:	b2d2      	uxtb	r2, r2
 8004290:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	011b      	lsls	r3, r3, #4
 8004296:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8004298:	7dfb      	ldrb	r3, [r7, #23]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	3301      	adds	r3, #1
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	4413      	add	r3, r2
 80042a2:	2200      	movs	r2, #0
 80042a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80042a6:	7dfb      	ldrb	r3, [r7, #23]
 80042a8:	3301      	adds	r3, #1
 80042aa:	75fb      	strb	r3, [r7, #23]
 80042ac:	7dfa      	ldrb	r2, [r7, #23]
 80042ae:	79fb      	ldrb	r3, [r7, #7]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d3d3      	bcc.n	800425c <IntToUnicode+0x18>
  }
}
 80042b4:	bf00      	nop
 80042b6:	bf00      	nop
 80042b8:	371c      	adds	r7, #28
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b098      	sub	sp, #96	@ 0x60
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042cc:	f107 030c 	add.w	r3, r7, #12
 80042d0:	2254      	movs	r2, #84	@ 0x54
 80042d2:	2100      	movs	r1, #0
 80042d4:	4618      	mov	r0, r3
 80042d6:	f006 fc52 	bl	800ab7e <memset>
  if(pcdHandle->Instance==USB)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a1d      	ldr	r2, [pc, #116]	@ (8004354 <HAL_PCD_MspInit+0x90>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d132      	bne.n	800434a <HAL_PCD_MspInit+0x86>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80042e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80042e8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80042ea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80042ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80042f0:	2301      	movs	r3, #1
 80042f2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80042f4:	2301      	movs	r3, #1
 80042f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80042f8:	2318      	movs	r3, #24
 80042fa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80042fc:	2307      	movs	r3, #7
 80042fe:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004300:	2302      	movs	r3, #2
 8004302:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004304:	2302      	movs	r3, #2
 8004306:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8004308:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800430c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800430e:	f107 030c 	add.w	r3, r7, #12
 8004312:	4618      	mov	r0, r3
 8004314:	f003 fc20 	bl	8007b58 <HAL_RCCEx_PeriphCLKConfig>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <HAL_PCD_MspInit+0x5e>
    {
      Error_Handler();
 800431e:	f000 fd3f 	bl	8004da0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004322:	4b0d      	ldr	r3, [pc, #52]	@ (8004358 <HAL_PCD_MspInit+0x94>)
 8004324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004326:	4a0c      	ldr	r2, [pc, #48]	@ (8004358 <HAL_PCD_MspInit+0x94>)
 8004328:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800432c:	6593      	str	r3, [r2, #88]	@ 0x58
 800432e:	4b0a      	ldr	r3, [pc, #40]	@ (8004358 <HAL_PCD_MspInit+0x94>)
 8004330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004332:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004336:	60bb      	str	r3, [r7, #8]
 8004338:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800433a:	2200      	movs	r2, #0
 800433c:	2100      	movs	r1, #0
 800433e:	2043      	movs	r0, #67	@ 0x43
 8004340:	f001 f839 	bl	80053b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8004344:	2043      	movs	r0, #67	@ 0x43
 8004346:	f001 f852 	bl	80053ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800434a:	bf00      	nop
 800434c:	3760      	adds	r7, #96	@ 0x60
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	40006800 	.word	0x40006800
 8004358:	40021000 	.word	0x40021000

0800435c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8004370:	4619      	mov	r1, r3
 8004372:	4610      	mov	r0, r2
 8004374:	f7fc f97a 	bl	800066c <USBD_LL_SetupStage>
}
 8004378:	bf00      	nop
 800437a:	3708      	adds	r7, #8
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}

08004380 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	460b      	mov	r3, r1
 800438a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8004392:	78fa      	ldrb	r2, [r7, #3]
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	4613      	mov	r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	4413      	add	r3, r2
 800439c:	00db      	lsls	r3, r3, #3
 800439e:	440b      	add	r3, r1
 80043a0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	78fb      	ldrb	r3, [r7, #3]
 80043a8:	4619      	mov	r1, r3
 80043aa:	f7fc f9ac 	bl	8000706 <USBD_LL_DataOutStage>
}
 80043ae:	bf00      	nop
 80043b0:	3708      	adds	r7, #8
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b082      	sub	sp, #8
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
 80043be:	460b      	mov	r3, r1
 80043c0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 80043c8:	78fa      	ldrb	r2, [r7, #3]
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	440b      	add	r3, r1
 80043d6:	3324      	adds	r3, #36	@ 0x24
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	78fb      	ldrb	r3, [r7, #3]
 80043dc:	4619      	mov	r1, r3
 80043de:	f7fc f9ef 	bl	80007c0 <USBD_LL_DataInStage>
}
 80043e2:	bf00      	nop
 80043e4:	3708      	adds	r7, #8
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80043ea:	b580      	push	{r7, lr}
 80043ec:	b082      	sub	sp, #8
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7fc fad9 	bl	80009b0 <USBD_LL_SOF>
}
 80043fe:	bf00      	nop
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b084      	sub	sp, #16
 800440a:	af00      	add	r7, sp, #0
 800440c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800440e:	2301      	movs	r3, #1
 8004410:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	799b      	ldrb	r3, [r3, #6]
 8004416:	2b02      	cmp	r3, #2
 8004418:	d001      	beq.n	800441e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800441a:	f000 fcc1 	bl	8004da0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004424:	7bfa      	ldrb	r2, [r7, #15]
 8004426:	4611      	mov	r1, r2
 8004428:	4618      	mov	r0, r3
 800442a:	f7fc fa89 	bl	8000940 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004434:	4618      	mov	r0, r3
 8004436:	f7fc fa54 	bl	80008e2 <USBD_LL_Reset>
}
 800443a:	bf00      	nop
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
	...

08004444 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004452:	4618      	mov	r0, r3
 8004454:	f7fc fa84 	bl	8000960 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	7a9b      	ldrb	r3, [r3, #10]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d005      	beq.n	800446c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004460:	4b04      	ldr	r3, [pc, #16]	@ (8004474 <HAL_PCD_SuspendCallback+0x30>)
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	4a03      	ldr	r2, [pc, #12]	@ (8004474 <HAL_PCD_SuspendCallback+0x30>)
 8004466:	f043 0306 	orr.w	r3, r3, #6
 800446a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800446c:	bf00      	nop
 800446e:	3708      	adds	r7, #8
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	e000ed00 	.word	0xe000ed00

08004478 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	7a9b      	ldrb	r3, [r3, #10]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d007      	beq.n	8004498 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004488:	4b08      	ldr	r3, [pc, #32]	@ (80044ac <HAL_PCD_ResumeCallback+0x34>)
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	4a07      	ldr	r2, [pc, #28]	@ (80044ac <HAL_PCD_ResumeCallback+0x34>)
 800448e:	f023 0306 	bic.w	r3, r3, #6
 8004492:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8004494:	f000 fa92 	bl	80049bc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800449e:	4618      	mov	r0, r3
 80044a0:	f7fc fa74 	bl	800098c <USBD_LL_Resume>
}
 80044a4:	bf00      	nop
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	e000ed00 	.word	0xe000ed00

080044b0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 80044b8:	f002 fd3e 	bl	8006f38 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80044bc:	4a22      	ldr	r2, [pc, #136]	@ (8004548 <USBD_LL_Init+0x98>)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
  pdev->pData = &hpcd_USB_FS;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a20      	ldr	r2, [pc, #128]	@ (8004548 <USBD_LL_Init+0x98>)
 80044c8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_FS.Instance = USB;
 80044cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004548 <USBD_LL_Init+0x98>)
 80044ce:	4a1f      	ldr	r2, [pc, #124]	@ (800454c <USBD_LL_Init+0x9c>)
 80044d0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80044d2:	4b1d      	ldr	r3, [pc, #116]	@ (8004548 <USBD_LL_Init+0x98>)
 80044d4:	2208      	movs	r2, #8
 80044d6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80044d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004548 <USBD_LL_Init+0x98>)
 80044da:	2202      	movs	r2, #2
 80044dc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80044de:	4b1a      	ldr	r3, [pc, #104]	@ (8004548 <USBD_LL_Init+0x98>)
 80044e0:	2202      	movs	r2, #2
 80044e2:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80044e4:	4b18      	ldr	r3, [pc, #96]	@ (8004548 <USBD_LL_Init+0x98>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80044ea:	4b17      	ldr	r3, [pc, #92]	@ (8004548 <USBD_LL_Init+0x98>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80044f0:	4b15      	ldr	r3, [pc, #84]	@ (8004548 <USBD_LL_Init+0x98>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80044f6:	4b14      	ldr	r3, [pc, #80]	@ (8004548 <USBD_LL_Init+0x98>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80044fc:	4812      	ldr	r0, [pc, #72]	@ (8004548 <USBD_LL_Init+0x98>)
 80044fe:	f000 ff90 	bl	8005422 <HAL_PCD_Init>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d001      	beq.n	800450c <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8004508:	f000 fc4a 	bl	8004da0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8004512:	2318      	movs	r3, #24
 8004514:	2200      	movs	r2, #0
 8004516:	2100      	movs	r1, #0
 8004518:	f002 fc3c 	bl	8006d94 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8004522:	2358      	movs	r3, #88	@ 0x58
 8004524:	2200      	movs	r2, #0
 8004526:	2180      	movs	r1, #128	@ 0x80
 8004528:	f002 fc34 	bl	8006d94 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8004532:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004536:	2200      	movs	r2, #0
 8004538:	2181      	movs	r1, #129	@ 0x81
 800453a:	f002 fc2b 	bl	8006d94 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_HID */
  return USBD_OK;
 800453e:	2300      	movs	r3, #0
}
 8004540:	4618      	mov	r0, r3
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	20000774 	.word	0x20000774
 800454c:	40006800 	.word	0x40006800

08004550 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004558:	2300      	movs	r3, #0
 800455a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800455c:	2300      	movs	r3, #0
 800455e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004566:	4618      	mov	r0, r3
 8004568:	f001 f858 	bl	800561c <HAL_PCD_Start>
 800456c:	4603      	mov	r3, r0
 800456e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8004570:	7bbb      	ldrb	r3, [r7, #14]
 8004572:	2b03      	cmp	r3, #3
 8004574:	d816      	bhi.n	80045a4 <USBD_LL_Start+0x54>
 8004576:	a201      	add	r2, pc, #4	@ (adr r2, 800457c <USBD_LL_Start+0x2c>)
 8004578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800457c:	0800458d 	.word	0x0800458d
 8004580:	08004593 	.word	0x08004593
 8004584:	08004599 	.word	0x08004599
 8004588:	0800459f 	.word	0x0800459f
    case HAL_OK :
      usb_status = USBD_OK;
 800458c:	2300      	movs	r3, #0
 800458e:	73fb      	strb	r3, [r7, #15]
    break;
 8004590:	e00b      	b.n	80045aa <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8004592:	2303      	movs	r3, #3
 8004594:	73fb      	strb	r3, [r7, #15]
    break;
 8004596:	e008      	b.n	80045aa <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8004598:	2301      	movs	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
    break;
 800459c:	e005      	b.n	80045aa <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800459e:	2303      	movs	r3, #3
 80045a0:	73fb      	strb	r3, [r7, #15]
    break;
 80045a2:	e002      	b.n	80045aa <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80045a4:	2303      	movs	r3, #3
 80045a6:	73fb      	strb	r3, [r7, #15]
    break;
 80045a8:	bf00      	nop
  }
  return usb_status;
 80045aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3710      	adds	r7, #16
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	4608      	mov	r0, r1
 80045be:	4611      	mov	r1, r2
 80045c0:	461a      	mov	r2, r3
 80045c2:	4603      	mov	r3, r0
 80045c4:	70fb      	strb	r3, [r7, #3]
 80045c6:	460b      	mov	r3, r1
 80045c8:	70bb      	strb	r3, [r7, #2]
 80045ca:	4613      	mov	r3, r2
 80045cc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80045ce:	2300      	movs	r3, #0
 80045d0:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80045dc:	78bb      	ldrb	r3, [r7, #2]
 80045de:	883a      	ldrh	r2, [r7, #0]
 80045e0:	78f9      	ldrb	r1, [r7, #3]
 80045e2:	f001 f988 	bl	80058f6 <HAL_PCD_EP_Open>
 80045e6:	4603      	mov	r3, r0
 80045e8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80045ea:	7bbb      	ldrb	r3, [r7, #14]
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d817      	bhi.n	8004620 <USBD_LL_OpenEP+0x6c>
 80045f0:	a201      	add	r2, pc, #4	@ (adr r2, 80045f8 <USBD_LL_OpenEP+0x44>)
 80045f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f6:	bf00      	nop
 80045f8:	08004609 	.word	0x08004609
 80045fc:	0800460f 	.word	0x0800460f
 8004600:	08004615 	.word	0x08004615
 8004604:	0800461b 	.word	0x0800461b
    case HAL_OK :
      usb_status = USBD_OK;
 8004608:	2300      	movs	r3, #0
 800460a:	73fb      	strb	r3, [r7, #15]
    break;
 800460c:	e00b      	b.n	8004626 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800460e:	2303      	movs	r3, #3
 8004610:	73fb      	strb	r3, [r7, #15]
    break;
 8004612:	e008      	b.n	8004626 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8004614:	2301      	movs	r3, #1
 8004616:	73fb      	strb	r3, [r7, #15]
    break;
 8004618:	e005      	b.n	8004626 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800461a:	2303      	movs	r3, #3
 800461c:	73fb      	strb	r3, [r7, #15]
    break;
 800461e:	e002      	b.n	8004626 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8004620:	2303      	movs	r3, #3
 8004622:	73fb      	strb	r3, [r7, #15]
    break;
 8004624:	bf00      	nop
  }
  return usb_status;
 8004626:	7bfb      	ldrb	r3, [r7, #15]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3710      	adds	r7, #16
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	460b      	mov	r3, r1
 800463a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800463c:	2300      	movs	r3, #0
 800463e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004640:	2300      	movs	r3, #0
 8004642:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800464a:	78fa      	ldrb	r2, [r7, #3]
 800464c:	4611      	mov	r1, r2
 800464e:	4618      	mov	r0, r3
 8004650:	f001 f9b0 	bl	80059b4 <HAL_PCD_EP_Close>
 8004654:	4603      	mov	r3, r0
 8004656:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8004658:	7bbb      	ldrb	r3, [r7, #14]
 800465a:	2b03      	cmp	r3, #3
 800465c:	d816      	bhi.n	800468c <USBD_LL_CloseEP+0x5c>
 800465e:	a201      	add	r2, pc, #4	@ (adr r2, 8004664 <USBD_LL_CloseEP+0x34>)
 8004660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004664:	08004675 	.word	0x08004675
 8004668:	0800467b 	.word	0x0800467b
 800466c:	08004681 	.word	0x08004681
 8004670:	08004687 	.word	0x08004687
    case HAL_OK :
      usb_status = USBD_OK;
 8004674:	2300      	movs	r3, #0
 8004676:	73fb      	strb	r3, [r7, #15]
    break;
 8004678:	e00b      	b.n	8004692 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800467a:	2303      	movs	r3, #3
 800467c:	73fb      	strb	r3, [r7, #15]
    break;
 800467e:	e008      	b.n	8004692 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8004680:	2301      	movs	r3, #1
 8004682:	73fb      	strb	r3, [r7, #15]
    break;
 8004684:	e005      	b.n	8004692 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8004686:	2303      	movs	r3, #3
 8004688:	73fb      	strb	r3, [r7, #15]
    break;
 800468a:	e002      	b.n	8004692 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800468c:	2303      	movs	r3, #3
 800468e:	73fb      	strb	r3, [r7, #15]
    break;
 8004690:	bf00      	nop
  }
  return usb_status;
 8004692:	7bfb      	ldrb	r3, [r7, #15]
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	460b      	mov	r3, r1
 80046a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80046a8:	2300      	movs	r3, #0
 80046aa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80046ac:	2300      	movs	r3, #0
 80046ae:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80046b6:	78fa      	ldrb	r2, [r7, #3]
 80046b8:	4611      	mov	r1, r2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f001 fa2a 	bl	8005b14 <HAL_PCD_EP_SetStall>
 80046c0:	4603      	mov	r3, r0
 80046c2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80046c4:	7bbb      	ldrb	r3, [r7, #14]
 80046c6:	2b03      	cmp	r3, #3
 80046c8:	d816      	bhi.n	80046f8 <USBD_LL_StallEP+0x5c>
 80046ca:	a201      	add	r2, pc, #4	@ (adr r2, 80046d0 <USBD_LL_StallEP+0x34>)
 80046cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d0:	080046e1 	.word	0x080046e1
 80046d4:	080046e7 	.word	0x080046e7
 80046d8:	080046ed 	.word	0x080046ed
 80046dc:	080046f3 	.word	0x080046f3
    case HAL_OK :
      usb_status = USBD_OK;
 80046e0:	2300      	movs	r3, #0
 80046e2:	73fb      	strb	r3, [r7, #15]
    break;
 80046e4:	e00b      	b.n	80046fe <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80046e6:	2303      	movs	r3, #3
 80046e8:	73fb      	strb	r3, [r7, #15]
    break;
 80046ea:	e008      	b.n	80046fe <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80046ec:	2301      	movs	r3, #1
 80046ee:	73fb      	strb	r3, [r7, #15]
    break;
 80046f0:	e005      	b.n	80046fe <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80046f2:	2303      	movs	r3, #3
 80046f4:	73fb      	strb	r3, [r7, #15]
    break;
 80046f6:	e002      	b.n	80046fe <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80046f8:	2303      	movs	r3, #3
 80046fa:	73fb      	strb	r3, [r7, #15]
    break;
 80046fc:	bf00      	nop
  }
  return usb_status;
 80046fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	460b      	mov	r3, r1
 8004712:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004714:	2300      	movs	r3, #0
 8004716:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004718:	2300      	movs	r3, #0
 800471a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004722:	78fa      	ldrb	r2, [r7, #3]
 8004724:	4611      	mov	r1, r2
 8004726:	4618      	mov	r0, r3
 8004728:	f001 fa54 	bl	8005bd4 <HAL_PCD_EP_ClrStall>
 800472c:	4603      	mov	r3, r0
 800472e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8004730:	7bbb      	ldrb	r3, [r7, #14]
 8004732:	2b03      	cmp	r3, #3
 8004734:	d816      	bhi.n	8004764 <USBD_LL_ClearStallEP+0x5c>
 8004736:	a201      	add	r2, pc, #4	@ (adr r2, 800473c <USBD_LL_ClearStallEP+0x34>)
 8004738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800473c:	0800474d 	.word	0x0800474d
 8004740:	08004753 	.word	0x08004753
 8004744:	08004759 	.word	0x08004759
 8004748:	0800475f 	.word	0x0800475f
    case HAL_OK :
      usb_status = USBD_OK;
 800474c:	2300      	movs	r3, #0
 800474e:	73fb      	strb	r3, [r7, #15]
    break;
 8004750:	e00b      	b.n	800476a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8004752:	2303      	movs	r3, #3
 8004754:	73fb      	strb	r3, [r7, #15]
    break;
 8004756:	e008      	b.n	800476a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8004758:	2301      	movs	r3, #1
 800475a:	73fb      	strb	r3, [r7, #15]
    break;
 800475c:	e005      	b.n	800476a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800475e:	2303      	movs	r3, #3
 8004760:	73fb      	strb	r3, [r7, #15]
    break;
 8004762:	e002      	b.n	800476a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8004764:	2303      	movs	r3, #3
 8004766:	73fb      	strb	r3, [r7, #15]
    break;
 8004768:	bf00      	nop
  }
  return usb_status;
 800476a:	7bfb      	ldrb	r3, [r7, #15]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004774:	b480      	push	{r7}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	460b      	mov	r3, r1
 800477e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004786:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8004788:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800478c:	2b00      	cmp	r3, #0
 800478e:	da0b      	bge.n	80047a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8004790:	78fb      	ldrb	r3, [r7, #3]
 8004792:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004796:	68f9      	ldr	r1, [r7, #12]
 8004798:	4613      	mov	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	4413      	add	r3, r2
 800479e:	00db      	lsls	r3, r3, #3
 80047a0:	440b      	add	r3, r1
 80047a2:	3312      	adds	r3, #18
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	e00b      	b.n	80047c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80047a8:	78fb      	ldrb	r3, [r7, #3]
 80047aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80047ae:	68f9      	ldr	r1, [r7, #12]
 80047b0:	4613      	mov	r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	4413      	add	r3, r2
 80047b6:	00db      	lsls	r3, r3, #3
 80047b8:	440b      	add	r3, r1
 80047ba:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80047be:	781b      	ldrb	r3, [r3, #0]
  }
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80047d8:	2300      	movs	r3, #0
 80047da:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80047dc:	2300      	movs	r3, #0
 80047de:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80047e6:	78fa      	ldrb	r2, [r7, #3]
 80047e8:	4611      	mov	r1, r2
 80047ea:	4618      	mov	r0, r3
 80047ec:	f001 f85f 	bl	80058ae <HAL_PCD_SetAddress>
 80047f0:	4603      	mov	r3, r0
 80047f2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80047f4:	7bbb      	ldrb	r3, [r7, #14]
 80047f6:	2b03      	cmp	r3, #3
 80047f8:	d816      	bhi.n	8004828 <USBD_LL_SetUSBAddress+0x5c>
 80047fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004800 <USBD_LL_SetUSBAddress+0x34>)
 80047fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004800:	08004811 	.word	0x08004811
 8004804:	08004817 	.word	0x08004817
 8004808:	0800481d 	.word	0x0800481d
 800480c:	08004823 	.word	0x08004823
    case HAL_OK :
      usb_status = USBD_OK;
 8004810:	2300      	movs	r3, #0
 8004812:	73fb      	strb	r3, [r7, #15]
    break;
 8004814:	e00b      	b.n	800482e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8004816:	2303      	movs	r3, #3
 8004818:	73fb      	strb	r3, [r7, #15]
    break;
 800481a:	e008      	b.n	800482e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800481c:	2301      	movs	r3, #1
 800481e:	73fb      	strb	r3, [r7, #15]
    break;
 8004820:	e005      	b.n	800482e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8004822:	2303      	movs	r3, #3
 8004824:	73fb      	strb	r3, [r7, #15]
    break;
 8004826:	e002      	b.n	800482e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8004828:	2303      	movs	r3, #3
 800482a:	73fb      	strb	r3, [r7, #15]
    break;
 800482c:	bf00      	nop
  }
  return usb_status;
 800482e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	607a      	str	r2, [r7, #4]
 8004842:	461a      	mov	r2, r3
 8004844:	460b      	mov	r3, r1
 8004846:	72fb      	strb	r3, [r7, #11]
 8004848:	4613      	mov	r3, r2
 800484a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800484c:	2300      	movs	r3, #0
 800484e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004850:	2300      	movs	r3, #0
 8004852:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800485a:	893b      	ldrh	r3, [r7, #8]
 800485c:	7af9      	ldrb	r1, [r7, #11]
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	f001 f921 	bl	8005aa6 <HAL_PCD_EP_Transmit>
 8004864:	4603      	mov	r3, r0
 8004866:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8004868:	7dbb      	ldrb	r3, [r7, #22]
 800486a:	2b03      	cmp	r3, #3
 800486c:	d816      	bhi.n	800489c <USBD_LL_Transmit+0x64>
 800486e:	a201      	add	r2, pc, #4	@ (adr r2, 8004874 <USBD_LL_Transmit+0x3c>)
 8004870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004874:	08004885 	.word	0x08004885
 8004878:	0800488b 	.word	0x0800488b
 800487c:	08004891 	.word	0x08004891
 8004880:	08004897 	.word	0x08004897
    case HAL_OK :
      usb_status = USBD_OK;
 8004884:	2300      	movs	r3, #0
 8004886:	75fb      	strb	r3, [r7, #23]
    break;
 8004888:	e00b      	b.n	80048a2 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800488a:	2303      	movs	r3, #3
 800488c:	75fb      	strb	r3, [r7, #23]
    break;
 800488e:	e008      	b.n	80048a2 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8004890:	2301      	movs	r3, #1
 8004892:	75fb      	strb	r3, [r7, #23]
    break;
 8004894:	e005      	b.n	80048a2 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8004896:	2303      	movs	r3, #3
 8004898:	75fb      	strb	r3, [r7, #23]
    break;
 800489a:	e002      	b.n	80048a2 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 800489c:	2303      	movs	r3, #3
 800489e:	75fb      	strb	r3, [r7, #23]
    break;
 80048a0:	bf00      	nop
  }
  return usb_status;
 80048a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3718      	adds	r7, #24
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	607a      	str	r2, [r7, #4]
 80048b6:	461a      	mov	r2, r3
 80048b8:	460b      	mov	r3, r1
 80048ba:	72fb      	strb	r3, [r7, #11]
 80048bc:	4613      	mov	r3, r2
 80048be:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80048c0:	2300      	movs	r3, #0
 80048c2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80048c4:	2300      	movs	r3, #0
 80048c6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80048ce:	893b      	ldrh	r3, [r7, #8]
 80048d0:	7af9      	ldrb	r1, [r7, #11]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	f001 f8b6 	bl	8005a44 <HAL_PCD_EP_Receive>
 80048d8:	4603      	mov	r3, r0
 80048da:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80048dc:	7dbb      	ldrb	r3, [r7, #22]
 80048de:	2b03      	cmp	r3, #3
 80048e0:	d816      	bhi.n	8004910 <USBD_LL_PrepareReceive+0x64>
 80048e2:	a201      	add	r2, pc, #4	@ (adr r2, 80048e8 <USBD_LL_PrepareReceive+0x3c>)
 80048e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e8:	080048f9 	.word	0x080048f9
 80048ec:	080048ff 	.word	0x080048ff
 80048f0:	08004905 	.word	0x08004905
 80048f4:	0800490b 	.word	0x0800490b
    case HAL_OK :
      usb_status = USBD_OK;
 80048f8:	2300      	movs	r3, #0
 80048fa:	75fb      	strb	r3, [r7, #23]
    break;
 80048fc:	e00b      	b.n	8004916 <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80048fe:	2303      	movs	r3, #3
 8004900:	75fb      	strb	r3, [r7, #23]
    break;
 8004902:	e008      	b.n	8004916 <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8004904:	2301      	movs	r3, #1
 8004906:	75fb      	strb	r3, [r7, #23]
    break;
 8004908:	e005      	b.n	8004916 <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800490a:	2303      	movs	r3, #3
 800490c:	75fb      	strb	r3, [r7, #23]
    break;
 800490e:	e002      	b.n	8004916 <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 8004910:	2303      	movs	r3, #3
 8004912:	75fb      	strb	r3, [r7, #23]
    break;
 8004914:	bf00      	nop
  }
  return usb_status;
 8004916:	7dfb      	ldrb	r3, [r7, #23]
}
 8004918:	4618      	mov	r0, r3
 800491a:	3718      	adds	r7, #24
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	460b      	mov	r3, r1
 800492a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800492c:	78fb      	ldrb	r3, [r7, #3]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d002      	beq.n	8004938 <HAL_PCDEx_LPM_Callback+0x18>
 8004932:	2b01      	cmp	r3, #1
 8004934:	d013      	beq.n	800495e <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8004936:	e023      	b.n	8004980 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	7a9b      	ldrb	r3, [r3, #10]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d007      	beq.n	8004950 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8004940:	f000 f83c 	bl	80049bc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004944:	4b10      	ldr	r3, [pc, #64]	@ (8004988 <HAL_PCDEx_LPM_Callback+0x68>)
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	4a0f      	ldr	r2, [pc, #60]	@ (8004988 <HAL_PCDEx_LPM_Callback+0x68>)
 800494a:	f023 0306 	bic.w	r3, r3, #6
 800494e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004956:	4618      	mov	r0, r3
 8004958:	f7fc f818 	bl	800098c <USBD_LL_Resume>
    break;
 800495c:	e010      	b.n	8004980 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004964:	4618      	mov	r0, r3
 8004966:	f7fb fffb 	bl	8000960 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	7a9b      	ldrb	r3, [r3, #10]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d005      	beq.n	800497e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004972:	4b05      	ldr	r3, [pc, #20]	@ (8004988 <HAL_PCDEx_LPM_Callback+0x68>)
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	4a04      	ldr	r2, [pc, #16]	@ (8004988 <HAL_PCDEx_LPM_Callback+0x68>)
 8004978:	f043 0306 	orr.w	r3, r3, #6
 800497c:	6113      	str	r3, [r2, #16]
    break;
 800497e:	bf00      	nop
}
 8004980:	bf00      	nop
 8004982:	3708      	adds	r7, #8
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	e000ed00 	.word	0xe000ed00

0800498c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8004994:	4b03      	ldr	r3, [pc, #12]	@ (80049a4 <USBD_static_malloc+0x18>)
}
 8004996:	4618      	mov	r0, r3
 8004998:	370c      	adds	r7, #12
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	20000a54 	.word	0x20000a54

080049a8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]

}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80049c0:	f000 f88a 	bl	8004ad8 <SystemClock_Config>
}
 80049c4:	bf00      	nop
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <LL_SPI_SetStandard>:
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f023 0210 	bic.w	r2, r3, #16
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	431a      	orrs	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	605a      	str	r2, [r3, #4]
}
 80049e2:	bf00      	nop
 80049e4:	370c      	adds	r7, #12
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <LL_SPI_EnableNSSPulseMgt>:
{
 80049ee:	b480      	push	{r7}
 80049f0:	b083      	sub	sp, #12
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f043 0208 	orr.w	r2, r3, #8
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	605a      	str	r2, [r3, #4]
}
 8004a02:	bf00      	nop
 8004a04:	370c      	adds	r7, #12
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr

08004a0e <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b083      	sub	sp, #12
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
 8004a16:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	619a      	str	r2, [r3, #24]
}
 8004a1e:	bf00      	nop
 8004a20:	370c      	adds	r7, #12
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b083      	sub	sp, #12
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
 8004a32:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
	...

08004a48 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004a50:	4b08      	ldr	r3, [pc, #32]	@ (8004a74 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004a52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a54:	4907      	ldr	r1, [pc, #28]	@ (8004a74 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004a5c:	4b05      	ldr	r3, [pc, #20]	@ (8004a74 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004a5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4013      	ands	r3, r2
 8004a64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004a66:	68fb      	ldr	r3, [r7, #12]
}
 8004a68:	bf00      	nop
 8004a6a:	3714      	adds	r7, #20
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr
 8004a74:	40021000 	.word	0x40021000

08004a78 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8004a80:	4b08      	ldr	r3, [pc, #32]	@ (8004aa4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004a82:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004a84:	4907      	ldr	r1, [pc, #28]	@ (8004aa4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004a8c:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004a8e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4013      	ands	r3, r2
 8004a94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004a96:	68fb      	ldr	r3, [r7, #12]
}
 8004a98:	bf00      	nop
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	40021000 	.word	0x40021000

08004aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004aac:	f000 fb0f 	bl	80050ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004ab0:	f000 f812 	bl	8004ad8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004ab4:	f000 f8ee 	bl	8004c94 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8004ab8:	f7ff fabc 	bl	8004034 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8004abc:	f000 f85e 	bl	8004b7c <MX_SPI1_Init>
  MX_TIM7_Init();
 8004ac0:	f000 f8b2 	bl	8004c28 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim7);
 8004ac4:	4803      	ldr	r0, [pc, #12]	@ (8004ad4 <main+0x2c>)
 8004ac6:	f003 fb87 	bl	80081d8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  cpp_main();
 8004aca:	f7ff f95b 	bl	8003d84 <cpp_main>
  while (1)
 8004ace:	bf00      	nop
 8004ad0:	e7fd      	b.n	8004ace <main+0x26>
 8004ad2:	bf00      	nop
 8004ad4:	20000a68 	.word	0x20000a68

08004ad8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b096      	sub	sp, #88	@ 0x58
 8004adc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004ade:	f107 0314 	add.w	r3, r7, #20
 8004ae2:	2244      	movs	r2, #68	@ 0x44
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f006 f849 	bl	800ab7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004aec:	463b      	mov	r3, r7
 8004aee:	2200      	movs	r2, #0
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	605a      	str	r2, [r3, #4]
 8004af4:	609a      	str	r2, [r3, #8]
 8004af6:	60da      	str	r2, [r3, #12]
 8004af8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004afa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004afe:	f002 f9c5 	bl	8006e8c <HAL_PWREx_ControlVoltageScaling>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d001      	beq.n	8004b0c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8004b08:	f000 f94a 	bl	8004da0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8004b0c:	2310      	movs	r3, #16
 8004b0e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004b10:	2301      	movs	r3, #1
 8004b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004b14:	2300      	movs	r3, #0
 8004b16:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004b18:	2360      	movs	r3, #96	@ 0x60
 8004b1a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004b20:	2301      	movs	r3, #1
 8004b22:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004b24:	2301      	movs	r3, #1
 8004b26:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8004b28:	2328      	movs	r3, #40	@ 0x28
 8004b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004b2c:	2307      	movs	r3, #7
 8004b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004b30:	2302      	movs	r3, #2
 8004b32:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004b34:	2302      	movs	r3, #2
 8004b36:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004b38:	f107 0314 	add.w	r3, r7, #20
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f002 fa0b 	bl	8006f58 <HAL_RCC_OscConfig>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8004b48:	f000 f92a 	bl	8004da0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004b4c:	230f      	movs	r3, #15
 8004b4e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004b50:	2303      	movs	r3, #3
 8004b52:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004b54:	2300      	movs	r3, #0
 8004b56:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004b60:	463b      	mov	r3, r7
 8004b62:	2104      	movs	r1, #4
 8004b64:	4618      	mov	r0, r3
 8004b66:	f002 fe0b 	bl	8007780 <HAL_RCC_ClockConfig>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8004b70:	f000 f916 	bl	8004da0 <Error_Handler>
  }
}
 8004b74:	bf00      	nop
 8004b76:	3758      	adds	r7, #88	@ 0x58
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b090      	sub	sp, #64	@ 0x40
 8004b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8004b82:	f107 0318 	add.w	r3, r7, #24
 8004b86:	2228      	movs	r2, #40	@ 0x28
 8004b88:	2100      	movs	r1, #0
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f005 fff7 	bl	800ab7e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b90:	463b      	mov	r3, r7
 8004b92:	2200      	movs	r2, #0
 8004b94:	601a      	str	r2, [r3, #0]
 8004b96:	605a      	str	r2, [r3, #4]
 8004b98:	609a      	str	r2, [r3, #8]
 8004b9a:	60da      	str	r2, [r3, #12]
 8004b9c:	611a      	str	r2, [r3, #16]
 8004b9e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8004ba0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004ba4:	f7ff ff68 	bl	8004a78 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8004ba8:	2001      	movs	r0, #1
 8004baa:	f7ff ff4d 	bl	8004a48 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA1   ------> SPI1_SCK
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_7;
 8004bae:	2382      	movs	r3, #130	@ 0x82
 8004bb0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8004bc2:	2305      	movs	r3, #5
 8004bc4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bc6:	463b      	mov	r3, r7
 8004bc8:	4619      	mov	r1, r3
 8004bca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004bce:	f003 fed0 	bl	8008972 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8004bd6:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8004bda:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8004bdc:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8004be0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8004be2:	2300      	movs	r3, #0
 8004be4:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8004be6:	2300      	movs	r3, #0
 8004be8:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8004bea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8004bfc:	2307      	movs	r3, #7
 8004bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8004c00:	f107 0318 	add.w	r3, r7, #24
 8004c04:	4619      	mov	r1, r3
 8004c06:	4807      	ldr	r0, [pc, #28]	@ (8004c24 <MX_SPI1_Init+0xa8>)
 8004c08:	f003 ff57 	bl	8008aba <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	4805      	ldr	r0, [pc, #20]	@ (8004c24 <MX_SPI1_Init+0xa8>)
 8004c10:	f7ff feda 	bl	80049c8 <LL_SPI_SetStandard>
  LL_SPI_EnableNSSPulseMgt(SPI1);
 8004c14:	4803      	ldr	r0, [pc, #12]	@ (8004c24 <MX_SPI1_Init+0xa8>)
 8004c16:	f7ff feea 	bl	80049ee <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004c1a:	bf00      	nop
 8004c1c:	3740      	adds	r7, #64	@ 0x40
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	40013000 	.word	0x40013000

08004c28 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c2e:	1d3b      	adds	r3, r7, #4
 8004c30:	2200      	movs	r2, #0
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	605a      	str	r2, [r3, #4]
 8004c36:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004c38:	4b14      	ldr	r3, [pc, #80]	@ (8004c8c <MX_TIM7_Init+0x64>)
 8004c3a:	4a15      	ldr	r2, [pc, #84]	@ (8004c90 <MX_TIM7_Init+0x68>)
 8004c3c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 15;
 8004c3e:	4b13      	ldr	r3, [pc, #76]	@ (8004c8c <MX_TIM7_Init+0x64>)
 8004c40:	220f      	movs	r2, #15
 8004c42:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c44:	4b11      	ldr	r3, [pc, #68]	@ (8004c8c <MX_TIM7_Init+0x64>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 250;
 8004c4a:	4b10      	ldr	r3, [pc, #64]	@ (8004c8c <MX_TIM7_Init+0x64>)
 8004c4c:	22fa      	movs	r2, #250	@ 0xfa
 8004c4e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c50:	4b0e      	ldr	r3, [pc, #56]	@ (8004c8c <MX_TIM7_Init+0x64>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004c56:	480d      	ldr	r0, [pc, #52]	@ (8004c8c <MX_TIM7_Init+0x64>)
 8004c58:	f003 fa66 	bl	8008128 <HAL_TIM_Base_Init>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8004c62:	f000 f89d 	bl	8004da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c66:	2300      	movs	r3, #0
 8004c68:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004c6e:	1d3b      	adds	r3, r7, #4
 8004c70:	4619      	mov	r1, r3
 8004c72:	4806      	ldr	r0, [pc, #24]	@ (8004c8c <MX_TIM7_Init+0x64>)
 8004c74:	f003 fcae 	bl	80085d4 <HAL_TIMEx_MasterConfigSynchronization>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8004c7e:	f000 f88f 	bl	8004da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004c82:	bf00      	nop
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	20000a68 	.word	0x20000a68
 8004c90:	40001400 	.word	0x40001400

08004c94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b086      	sub	sp, #24
 8004c98:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c9a:	463b      	mov	r3, r7
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]
 8004ca0:	605a      	str	r2, [r3, #4]
 8004ca2:	609a      	str	r2, [r3, #8]
 8004ca4:	60da      	str	r2, [r3, #12]
 8004ca6:	611a      	str	r2, [r3, #16]
 8004ca8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8004caa:	2004      	movs	r0, #4
 8004cac:	f7ff fecc 	bl	8004a48 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8004cb0:	2001      	movs	r0, #1
 8004cb2:	f7ff fec9 	bl	8004a48 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004cb6:	2002      	movs	r0, #2
 8004cb8:	f7ff fec6 	bl	8004a48 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, SSD1306_DC_Pin|LL_GPIO_PIN_8);
 8004cbc:	f44f 7184 	mov.w	r1, #264	@ 0x108
 8004cc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cc4:	f7ff feb1 	bl	8004a2a <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD3_GPIO_Port, LD3_Pin);
 8004cc8:	2108      	movs	r1, #8
 8004cca:	4834      	ldr	r0, [pc, #208]	@ (8004d9c <MX_GPIO_Init+0x108>)
 8004ccc:	f7ff fead 	bl	8004a2a <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(SPI_CS_GPIO_Port, SPI_CS_Pin);
 8004cd0:	2140      	movs	r1, #64	@ 0x40
 8004cd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cd6:	f7ff fe9a 	bl	8004a0e <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004cda:	2304      	movs	r3, #4
 8004cdc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004cde:	2302      	movs	r3, #2
 8004ce0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004cea:	2300      	movs	r3, #0
 8004cec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8004cee:	2307      	movs	r3, #7
 8004cf0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004cf2:	463b      	mov	r3, r7
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cfa:	f003 fe3a 	bl	8008972 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SSD1306_DC_Pin|SPI_CS_Pin|LL_GPIO_PIN_8;
 8004cfe:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 8004d02:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004d04:	2301      	movs	r3, #1
 8004d06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004d10:	2300      	movs	r3, #0
 8004d12:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d14:	463b      	mov	r3, r7
 8004d16:	4619      	mov	r1, r3
 8004d18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d1c:	f003 fe29 	bl	8008972 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8004d20:	2330      	movs	r3, #48	@ 0x30
 8004d22:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8004d24:	2300      	movs	r3, #0
 8004d26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d2c:	463b      	mov	r3, r7
 8004d2e:	4619      	mov	r1, r3
 8004d30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d34:	f003 fe1d 	bl	8008972 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8004d38:	2302      	movs	r3, #2
 8004d3a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004d40:	2301      	movs	r3, #1
 8004d42:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d44:	463b      	mov	r3, r7
 8004d46:	4619      	mov	r1, r3
 8004d48:	4814      	ldr	r0, [pc, #80]	@ (8004d9c <MX_GPIO_Init+0x108>)
 8004d4a:	f003 fe12 	bl	8008972 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004d4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d52:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004d54:	2302      	movs	r3, #2
 8004d56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004d60:	2300      	movs	r3, #0
 8004d62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8004d64:	2303      	movs	r3, #3
 8004d66:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004d68:	463b      	mov	r3, r7
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d70:	f003 fdff 	bl	8008972 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD3_Pin;
 8004d74:	2308      	movs	r3, #8
 8004d76:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004d80:	2300      	movs	r3, #0
 8004d82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004d84:	2300      	movs	r3, #0
 8004d86:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8004d88:	463b      	mov	r3, r7
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4803      	ldr	r0, [pc, #12]	@ (8004d9c <MX_GPIO_Init+0x108>)
 8004d8e:	f003 fdf0 	bl	8008972 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004d92:	bf00      	nop
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	48000400 	.word	0x48000400

08004da0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004da0:	b480      	push	{r7}
 8004da2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004da4:	b672      	cpsid	i
}
 8004da6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004da8:	bf00      	nop
 8004daa:	e7fd      	b.n	8004da8 <Error_Handler+0x8>

08004dac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004db2:	4b0f      	ldr	r3, [pc, #60]	@ (8004df0 <HAL_MspInit+0x44>)
 8004db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004db6:	4a0e      	ldr	r2, [pc, #56]	@ (8004df0 <HAL_MspInit+0x44>)
 8004db8:	f043 0301 	orr.w	r3, r3, #1
 8004dbc:	6613      	str	r3, [r2, #96]	@ 0x60
 8004dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8004df0 <HAL_MspInit+0x44>)
 8004dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	607b      	str	r3, [r7, #4]
 8004dc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004dca:	4b09      	ldr	r3, [pc, #36]	@ (8004df0 <HAL_MspInit+0x44>)
 8004dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dce:	4a08      	ldr	r2, [pc, #32]	@ (8004df0 <HAL_MspInit+0x44>)
 8004dd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dd6:	4b06      	ldr	r3, [pc, #24]	@ (8004df0 <HAL_MspInit+0x44>)
 8004dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dde:	603b      	str	r3, [r7, #0]
 8004de0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	40021000 	.word	0x40021000

08004df4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a0d      	ldr	r2, [pc, #52]	@ (8004e38 <HAL_TIM_Base_MspInit+0x44>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d113      	bne.n	8004e2e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004e06:	4b0d      	ldr	r3, [pc, #52]	@ (8004e3c <HAL_TIM_Base_MspInit+0x48>)
 8004e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0a:	4a0c      	ldr	r2, [pc, #48]	@ (8004e3c <HAL_TIM_Base_MspInit+0x48>)
 8004e0c:	f043 0320 	orr.w	r3, r3, #32
 8004e10:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e12:	4b0a      	ldr	r3, [pc, #40]	@ (8004e3c <HAL_TIM_Base_MspInit+0x48>)
 8004e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e16:	f003 0320 	and.w	r3, r3, #32
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004e1e:	2200      	movs	r2, #0
 8004e20:	2100      	movs	r1, #0
 8004e22:	2037      	movs	r0, #55	@ 0x37
 8004e24:	f000 fac7 	bl	80053b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004e28:	2037      	movs	r0, #55	@ 0x37
 8004e2a:	f000 fae0 	bl	80053ee <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8004e2e:	bf00      	nop
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	40001400 	.word	0x40001400
 8004e3c:	40021000 	.word	0x40021000

08004e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e44:	bf00      	nop
 8004e46:	e7fd      	b.n	8004e44 <NMI_Handler+0x4>

08004e48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e4c:	bf00      	nop
 8004e4e:	e7fd      	b.n	8004e4c <HardFault_Handler+0x4>

08004e50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e50:	b480      	push	{r7}
 8004e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e54:	bf00      	nop
 8004e56:	e7fd      	b.n	8004e54 <MemManage_Handler+0x4>

08004e58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e5c:	bf00      	nop
 8004e5e:	e7fd      	b.n	8004e5c <BusFault_Handler+0x4>

08004e60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e60:	b480      	push	{r7}
 8004e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e64:	bf00      	nop
 8004e66:	e7fd      	b.n	8004e64 <UsageFault_Handler+0x4>

08004e68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e6c:	bf00      	nop
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr

08004e76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e76:	b480      	push	{r7}
 8004e78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e7a:	bf00      	nop
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e88:	bf00      	nop
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e96:	f000 f96f 	bl	8005178 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e9a:	bf00      	nop
 8004e9c:	bd80      	pop	{r7, pc}
	...

08004ea0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  xSemaphoreCheck_IRQHandler();
 8004ea4:	f7fe ff44 	bl	8003d30 <xSemaphoreCheck_IRQHandler>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004ea8:	4802      	ldr	r0, [pc, #8]	@ (8004eb4 <TIM7_IRQHandler+0x14>)
 8004eaa:	f003 f9e9 	bl	8008280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004eae:	bf00      	nop
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	20000a68 	.word	0x20000a68

08004eb8 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004ebc:	4802      	ldr	r0, [pc, #8]	@ (8004ec8 <USB_IRQHandler+0x10>)
 8004ebe:	f000 fbcf 	bl	8005660 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000774 	.word	0x20000774

08004ecc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  return 1;
 8004ed0:	2301      	movs	r3, #1
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <_kill>:

int _kill(int pid, int sig)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004ee6:	f005 fe99 	bl	800ac1c <__errno>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2216      	movs	r2, #22
 8004eee:	601a      	str	r2, [r3, #0]
  return -1;
 8004ef0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <_exit>:

void _exit (int status)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f04:	f04f 31ff 	mov.w	r1, #4294967295
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f7ff ffe7 	bl	8004edc <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f0e:	bf00      	nop
 8004f10:	e7fd      	b.n	8004f0e <_exit+0x12>

08004f12 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b086      	sub	sp, #24
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	60f8      	str	r0, [r7, #12]
 8004f1a:	60b9      	str	r1, [r7, #8]
 8004f1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f1e:	2300      	movs	r3, #0
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	e00a      	b.n	8004f3a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f24:	f3af 8000 	nop.w
 8004f28:	4601      	mov	r1, r0
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	60ba      	str	r2, [r7, #8]
 8004f30:	b2ca      	uxtb	r2, r1
 8004f32:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	3301      	adds	r3, #1
 8004f38:	617b      	str	r3, [r7, #20]
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	dbf0      	blt.n	8004f24 <_read+0x12>
  }

  return len;
 8004f42:	687b      	ldr	r3, [r7, #4]
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3718      	adds	r7, #24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b086      	sub	sp, #24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f58:	2300      	movs	r3, #0
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	e009      	b.n	8004f72 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	60ba      	str	r2, [r7, #8]
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	3301      	adds	r3, #1
 8004f70:	617b      	str	r3, [r7, #20]
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	dbf1      	blt.n	8004f5e <_write+0x12>
  }
  return len;
 8004f7a:	687b      	ldr	r3, [r7, #4]
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3718      	adds	r7, #24
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <_close>:

int _close(int file)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fac:	605a      	str	r2, [r3, #4]
  return 0;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <_isatty>:

int _isatty(int file)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004fc4:	2301      	movs	r3, #1
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b085      	sub	sp, #20
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	60f8      	str	r0, [r7, #12]
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b086      	sub	sp, #24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ff4:	4a14      	ldr	r2, [pc, #80]	@ (8005048 <_sbrk+0x5c>)
 8004ff6:	4b15      	ldr	r3, [pc, #84]	@ (800504c <_sbrk+0x60>)
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005000:	4b13      	ldr	r3, [pc, #76]	@ (8005050 <_sbrk+0x64>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d102      	bne.n	800500e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005008:	4b11      	ldr	r3, [pc, #68]	@ (8005050 <_sbrk+0x64>)
 800500a:	4a12      	ldr	r2, [pc, #72]	@ (8005054 <_sbrk+0x68>)
 800500c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800500e:	4b10      	ldr	r3, [pc, #64]	@ (8005050 <_sbrk+0x64>)
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4413      	add	r3, r2
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	429a      	cmp	r2, r3
 800501a:	d207      	bcs.n	800502c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800501c:	f005 fdfe 	bl	800ac1c <__errno>
 8005020:	4603      	mov	r3, r0
 8005022:	220c      	movs	r2, #12
 8005024:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005026:	f04f 33ff 	mov.w	r3, #4294967295
 800502a:	e009      	b.n	8005040 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800502c:	4b08      	ldr	r3, [pc, #32]	@ (8005050 <_sbrk+0x64>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005032:	4b07      	ldr	r3, [pc, #28]	@ (8005050 <_sbrk+0x64>)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4413      	add	r3, r2
 800503a:	4a05      	ldr	r2, [pc, #20]	@ (8005050 <_sbrk+0x64>)
 800503c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800503e:	68fb      	ldr	r3, [r7, #12]
}
 8005040:	4618      	mov	r0, r3
 8005042:	3718      	adds	r7, #24
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	2000c000 	.word	0x2000c000
 800504c:	00000400 	.word	0x00000400
 8005050:	20000ab4 	.word	0x20000ab4
 8005054:	20000c08 	.word	0x20000c08

08005058 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800505c:	4b06      	ldr	r3, [pc, #24]	@ (8005078 <SystemInit+0x20>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005062:	4a05      	ldr	r2, [pc, #20]	@ (8005078 <SystemInit+0x20>)
 8005064:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005068:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800506c:	bf00      	nop
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop
 8005078:	e000ed00 	.word	0xe000ed00

0800507c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800507c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80050b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005080:	f7ff ffea 	bl	8005058 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005084:	480c      	ldr	r0, [pc, #48]	@ (80050b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005086:	490d      	ldr	r1, [pc, #52]	@ (80050bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005088:	4a0d      	ldr	r2, [pc, #52]	@ (80050c0 <LoopForever+0xe>)
  movs r3, #0
 800508a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800508c:	e002      	b.n	8005094 <LoopCopyDataInit>

0800508e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800508e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005092:	3304      	adds	r3, #4

08005094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005098:	d3f9      	bcc.n	800508e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800509a:	4a0a      	ldr	r2, [pc, #40]	@ (80050c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800509c:	4c0a      	ldr	r4, [pc, #40]	@ (80050c8 <LoopForever+0x16>)
  movs r3, #0
 800509e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050a0:	e001      	b.n	80050a6 <LoopFillZerobss>

080050a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050a4:	3204      	adds	r2, #4

080050a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80050a8:	d3fb      	bcc.n	80050a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80050aa:	f005 fdbd 	bl	800ac28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80050ae:	f7ff fcfb 	bl	8004aa8 <main>

080050b2 <LoopForever>:

LoopForever:
    b LoopForever
 80050b2:	e7fe      	b.n	80050b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80050b4:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80050b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80050bc:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 80050c0:	0800bd00 	.word	0x0800bd00
  ldr r2, =_sbss
 80050c4:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 80050c8:	20000c08 	.word	0x20000c08

080050cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80050cc:	e7fe      	b.n	80050cc <ADC1_IRQHandler>

080050ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b082      	sub	sp, #8
 80050d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80050d4:	2300      	movs	r3, #0
 80050d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050d8:	2003      	movs	r0, #3
 80050da:	f000 f961 	bl	80053a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80050de:	2000      	movs	r0, #0
 80050e0:	f000 f80e 	bl	8005100 <HAL_InitTick>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	71fb      	strb	r3, [r7, #7]
 80050ee:	e001      	b.n	80050f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80050f0:	f7ff fe5c 	bl	8004dac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80050f4:	79fb      	ldrb	r3, [r7, #7]
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3708      	adds	r7, #8
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
	...

08005100 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005108:	2300      	movs	r3, #0
 800510a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800510c:	4b17      	ldr	r3, [pc, #92]	@ (800516c <HAL_InitTick+0x6c>)
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d023      	beq.n	800515c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005114:	4b16      	ldr	r3, [pc, #88]	@ (8005170 <HAL_InitTick+0x70>)
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	4b14      	ldr	r3, [pc, #80]	@ (800516c <HAL_InitTick+0x6c>)
 800511a:	781b      	ldrb	r3, [r3, #0]
 800511c:	4619      	mov	r1, r3
 800511e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005122:	fbb3 f3f1 	udiv	r3, r3, r1
 8005126:	fbb2 f3f3 	udiv	r3, r2, r3
 800512a:	4618      	mov	r0, r3
 800512c:	f000 f96d 	bl	800540a <HAL_SYSTICK_Config>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d10f      	bne.n	8005156 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2b0f      	cmp	r3, #15
 800513a:	d809      	bhi.n	8005150 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800513c:	2200      	movs	r2, #0
 800513e:	6879      	ldr	r1, [r7, #4]
 8005140:	f04f 30ff 	mov.w	r0, #4294967295
 8005144:	f000 f937 	bl	80053b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005148:	4a0a      	ldr	r2, [pc, #40]	@ (8005174 <HAL_InitTick+0x74>)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	e007      	b.n	8005160 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	73fb      	strb	r3, [r7, #15]
 8005154:	e004      	b.n	8005160 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	73fb      	strb	r3, [r7, #15]
 800515a:	e001      	b.n	8005160 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005160:	7bfb      	ldrb	r3, [r7, #15]
}
 8005162:	4618      	mov	r0, r3
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	2000013c 	.word	0x2000013c
 8005170:	20000134 	.word	0x20000134
 8005174:	20000138 	.word	0x20000138

08005178 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005178:	b480      	push	{r7}
 800517a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800517c:	4b06      	ldr	r3, [pc, #24]	@ (8005198 <HAL_IncTick+0x20>)
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	461a      	mov	r2, r3
 8005182:	4b06      	ldr	r3, [pc, #24]	@ (800519c <HAL_IncTick+0x24>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4413      	add	r3, r2
 8005188:	4a04      	ldr	r2, [pc, #16]	@ (800519c <HAL_IncTick+0x24>)
 800518a:	6013      	str	r3, [r2, #0]
}
 800518c:	bf00      	nop
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	2000013c 	.word	0x2000013c
 800519c:	20000ab8 	.word	0x20000ab8

080051a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051a0:	b480      	push	{r7}
 80051a2:	af00      	add	r7, sp, #0
  return uwTick;
 80051a4:	4b03      	ldr	r3, [pc, #12]	@ (80051b4 <HAL_GetTick+0x14>)
 80051a6:	681b      	ldr	r3, [r3, #0]
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	20000ab8 	.word	0x20000ab8

080051b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80051c0:	f7ff ffee 	bl	80051a0 <HAL_GetTick>
 80051c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051d0:	d005      	beq.n	80051de <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80051d2:	4b0a      	ldr	r3, [pc, #40]	@ (80051fc <HAL_Delay+0x44>)
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	461a      	mov	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	4413      	add	r3, r2
 80051dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80051de:	bf00      	nop
 80051e0:	f7ff ffde 	bl	80051a0 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d8f7      	bhi.n	80051e0 <HAL_Delay+0x28>
  {
  }
}
 80051f0:	bf00      	nop
 80051f2:	bf00      	nop
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	2000013c 	.word	0x2000013c

08005200 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f003 0307 	and.w	r3, r3, #7
 800520e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005210:	4b0c      	ldr	r3, [pc, #48]	@ (8005244 <__NVIC_SetPriorityGrouping+0x44>)
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005216:	68ba      	ldr	r2, [r7, #8]
 8005218:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800521c:	4013      	ands	r3, r2
 800521e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005228:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800522c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005230:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005232:	4a04      	ldr	r2, [pc, #16]	@ (8005244 <__NVIC_SetPriorityGrouping+0x44>)
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	60d3      	str	r3, [r2, #12]
}
 8005238:	bf00      	nop
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr
 8005244:	e000ed00 	.word	0xe000ed00

08005248 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005248:	b480      	push	{r7}
 800524a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800524c:	4b04      	ldr	r3, [pc, #16]	@ (8005260 <__NVIC_GetPriorityGrouping+0x18>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	0a1b      	lsrs	r3, r3, #8
 8005252:	f003 0307 	and.w	r3, r3, #7
}
 8005256:	4618      	mov	r0, r3
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr
 8005260:	e000ed00 	.word	0xe000ed00

08005264 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	4603      	mov	r3, r0
 800526c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800526e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005272:	2b00      	cmp	r3, #0
 8005274:	db0b      	blt.n	800528e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005276:	79fb      	ldrb	r3, [r7, #7]
 8005278:	f003 021f 	and.w	r2, r3, #31
 800527c:	4907      	ldr	r1, [pc, #28]	@ (800529c <__NVIC_EnableIRQ+0x38>)
 800527e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005282:	095b      	lsrs	r3, r3, #5
 8005284:	2001      	movs	r0, #1
 8005286:	fa00 f202 	lsl.w	r2, r0, r2
 800528a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800528e:	bf00      	nop
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	e000e100 	.word	0xe000e100

080052a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	4603      	mov	r3, r0
 80052a8:	6039      	str	r1, [r7, #0]
 80052aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	db0a      	blt.n	80052ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	b2da      	uxtb	r2, r3
 80052b8:	490c      	ldr	r1, [pc, #48]	@ (80052ec <__NVIC_SetPriority+0x4c>)
 80052ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052be:	0112      	lsls	r2, r2, #4
 80052c0:	b2d2      	uxtb	r2, r2
 80052c2:	440b      	add	r3, r1
 80052c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80052c8:	e00a      	b.n	80052e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	4908      	ldr	r1, [pc, #32]	@ (80052f0 <__NVIC_SetPriority+0x50>)
 80052d0:	79fb      	ldrb	r3, [r7, #7]
 80052d2:	f003 030f 	and.w	r3, r3, #15
 80052d6:	3b04      	subs	r3, #4
 80052d8:	0112      	lsls	r2, r2, #4
 80052da:	b2d2      	uxtb	r2, r2
 80052dc:	440b      	add	r3, r1
 80052de:	761a      	strb	r2, [r3, #24]
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr
 80052ec:	e000e100 	.word	0xe000e100
 80052f0:	e000ed00 	.word	0xe000ed00

080052f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b089      	sub	sp, #36	@ 0x24
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f003 0307 	and.w	r3, r3, #7
 8005306:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	f1c3 0307 	rsb	r3, r3, #7
 800530e:	2b04      	cmp	r3, #4
 8005310:	bf28      	it	cs
 8005312:	2304      	movcs	r3, #4
 8005314:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	3304      	adds	r3, #4
 800531a:	2b06      	cmp	r3, #6
 800531c:	d902      	bls.n	8005324 <NVIC_EncodePriority+0x30>
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	3b03      	subs	r3, #3
 8005322:	e000      	b.n	8005326 <NVIC_EncodePriority+0x32>
 8005324:	2300      	movs	r3, #0
 8005326:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005328:	f04f 32ff 	mov.w	r2, #4294967295
 800532c:	69bb      	ldr	r3, [r7, #24]
 800532e:	fa02 f303 	lsl.w	r3, r2, r3
 8005332:	43da      	mvns	r2, r3
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	401a      	ands	r2, r3
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800533c:	f04f 31ff 	mov.w	r1, #4294967295
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	fa01 f303 	lsl.w	r3, r1, r3
 8005346:	43d9      	mvns	r1, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800534c:	4313      	orrs	r3, r2
         );
}
 800534e:	4618      	mov	r0, r3
 8005350:	3724      	adds	r7, #36	@ 0x24
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
	...

0800535c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3b01      	subs	r3, #1
 8005368:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800536c:	d301      	bcc.n	8005372 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800536e:	2301      	movs	r3, #1
 8005370:	e00f      	b.n	8005392 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005372:	4a0a      	ldr	r2, [pc, #40]	@ (800539c <SysTick_Config+0x40>)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	3b01      	subs	r3, #1
 8005378:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800537a:	210f      	movs	r1, #15
 800537c:	f04f 30ff 	mov.w	r0, #4294967295
 8005380:	f7ff ff8e 	bl	80052a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005384:	4b05      	ldr	r3, [pc, #20]	@ (800539c <SysTick_Config+0x40>)
 8005386:	2200      	movs	r2, #0
 8005388:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800538a:	4b04      	ldr	r3, [pc, #16]	@ (800539c <SysTick_Config+0x40>)
 800538c:	2207      	movs	r2, #7
 800538e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3708      	adds	r7, #8
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	e000e010 	.word	0xe000e010

080053a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f7ff ff29 	bl	8005200 <__NVIC_SetPriorityGrouping>
}
 80053ae:	bf00      	nop
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b086      	sub	sp, #24
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	4603      	mov	r3, r0
 80053be:	60b9      	str	r1, [r7, #8]
 80053c0:	607a      	str	r2, [r7, #4]
 80053c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80053c4:	2300      	movs	r3, #0
 80053c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80053c8:	f7ff ff3e 	bl	8005248 <__NVIC_GetPriorityGrouping>
 80053cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	68b9      	ldr	r1, [r7, #8]
 80053d2:	6978      	ldr	r0, [r7, #20]
 80053d4:	f7ff ff8e 	bl	80052f4 <NVIC_EncodePriority>
 80053d8:	4602      	mov	r2, r0
 80053da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053de:	4611      	mov	r1, r2
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff ff5d 	bl	80052a0 <__NVIC_SetPriority>
}
 80053e6:	bf00      	nop
 80053e8:	3718      	adds	r7, #24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b082      	sub	sp, #8
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	4603      	mov	r3, r0
 80053f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7ff ff31 	bl	8005264 <__NVIC_EnableIRQ>
}
 8005402:	bf00      	nop
 8005404:	3708      	adds	r7, #8
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800540a:	b580      	push	{r7, lr}
 800540c:	b082      	sub	sp, #8
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f7ff ffa2 	bl	800535c <SysTick_Config>
 8005418:	4603      	mov	r3, r0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d101      	bne.n	8005434 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e0ef      	b.n	8005614 <HAL_PCD_Init+0x1f2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	d106      	bne.n	800544e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f7fe ff3b 	bl	80042c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2203      	movs	r2, #3
 8005452:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4618      	mov	r0, r3
 8005462:	f003 fba7 	bl	8008bb4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3304      	adds	r3, #4
 800546e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005470:	f003 fb7b 	bl	8008b6a <USB_CoreInit>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d005      	beq.n	8005486 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2202      	movs	r2, #2
 800547e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e0c6      	b.n	8005614 <HAL_PCD_Init+0x1f2>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2100      	movs	r1, #0
 800548c:	4618      	mov	r0, r3
 800548e:	f003 fbac 	bl	8008bea <USB_SetCurrentMode>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d005      	beq.n	80054a4 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e0b7      	b.n	8005614 <HAL_PCD_Init+0x1f2>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054a4:	2300      	movs	r3, #0
 80054a6:	73fb      	strb	r3, [r7, #15]
 80054a8:	e03e      	b.n	8005528 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80054aa:	7bfa      	ldrb	r2, [r7, #15]
 80054ac:	6879      	ldr	r1, [r7, #4]
 80054ae:	4613      	mov	r3, r2
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	4413      	add	r3, r2
 80054b4:	00db      	lsls	r3, r3, #3
 80054b6:	440b      	add	r3, r1
 80054b8:	3311      	adds	r3, #17
 80054ba:	2201      	movs	r2, #1
 80054bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80054be:	7bfa      	ldrb	r2, [r7, #15]
 80054c0:	6879      	ldr	r1, [r7, #4]
 80054c2:	4613      	mov	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	4413      	add	r3, r2
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	440b      	add	r3, r1
 80054cc:	3310      	adds	r3, #16
 80054ce:	7bfa      	ldrb	r2, [r7, #15]
 80054d0:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80054d2:	7bfa      	ldrb	r2, [r7, #15]
 80054d4:	6879      	ldr	r1, [r7, #4]
 80054d6:	4613      	mov	r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	4413      	add	r3, r2
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	440b      	add	r3, r1
 80054e0:	3313      	adds	r3, #19
 80054e2:	2200      	movs	r2, #0
 80054e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80054e6:	7bfa      	ldrb	r2, [r7, #15]
 80054e8:	6879      	ldr	r1, [r7, #4]
 80054ea:	4613      	mov	r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	00db      	lsls	r3, r3, #3
 80054f2:	440b      	add	r3, r1
 80054f4:	3320      	adds	r3, #32
 80054f6:	2200      	movs	r2, #0
 80054f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80054fa:	7bfa      	ldrb	r2, [r7, #15]
 80054fc:	6879      	ldr	r1, [r7, #4]
 80054fe:	4613      	mov	r3, r2
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	4413      	add	r3, r2
 8005504:	00db      	lsls	r3, r3, #3
 8005506:	440b      	add	r3, r1
 8005508:	3324      	adds	r3, #36	@ 0x24
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800550e:	7bfb      	ldrb	r3, [r7, #15]
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	1c5a      	adds	r2, r3, #1
 8005514:	4613      	mov	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4413      	add	r3, r2
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	440b      	add	r3, r1
 800551e:	2200      	movs	r2, #0
 8005520:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005522:	7bfb      	ldrb	r3, [r7, #15]
 8005524:	3301      	adds	r3, #1
 8005526:	73fb      	strb	r3, [r7, #15]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	791b      	ldrb	r3, [r3, #4]
 800552c:	7bfa      	ldrb	r2, [r7, #15]
 800552e:	429a      	cmp	r2, r3
 8005530:	d3bb      	bcc.n	80054aa <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005532:	2300      	movs	r3, #0
 8005534:	73fb      	strb	r3, [r7, #15]
 8005536:	e044      	b.n	80055c2 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005538:	7bfa      	ldrb	r2, [r7, #15]
 800553a:	6879      	ldr	r1, [r7, #4]
 800553c:	4613      	mov	r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	00db      	lsls	r3, r3, #3
 8005544:	440b      	add	r3, r1
 8005546:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800554a:	2200      	movs	r2, #0
 800554c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800554e:	7bfa      	ldrb	r2, [r7, #15]
 8005550:	6879      	ldr	r1, [r7, #4]
 8005552:	4613      	mov	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	4413      	add	r3, r2
 8005558:	00db      	lsls	r3, r3, #3
 800555a:	440b      	add	r3, r1
 800555c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005560:	7bfa      	ldrb	r2, [r7, #15]
 8005562:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005564:	7bfa      	ldrb	r2, [r7, #15]
 8005566:	6879      	ldr	r1, [r7, #4]
 8005568:	4613      	mov	r3, r2
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	4413      	add	r3, r2
 800556e:	00db      	lsls	r3, r3, #3
 8005570:	440b      	add	r3, r1
 8005572:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005576:	2200      	movs	r2, #0
 8005578:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800557a:	7bfa      	ldrb	r2, [r7, #15]
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	4613      	mov	r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	4413      	add	r3, r2
 8005584:	00db      	lsls	r3, r3, #3
 8005586:	440b      	add	r3, r1
 8005588:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800558c:	2200      	movs	r2, #0
 800558e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005590:	7bfa      	ldrb	r2, [r7, #15]
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	4613      	mov	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	440b      	add	r3, r1
 800559e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80055a2:	2200      	movs	r2, #0
 80055a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80055a6:	7bfa      	ldrb	r2, [r7, #15]
 80055a8:	6879      	ldr	r1, [r7, #4]
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	00db      	lsls	r3, r3, #3
 80055b2:	440b      	add	r3, r1
 80055b4:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80055b8:	2200      	movs	r2, #0
 80055ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	3301      	adds	r3, #1
 80055c0:	73fb      	strb	r3, [r7, #15]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	791b      	ldrb	r3, [r3, #4]
 80055c6:	7bfa      	ldrb	r2, [r7, #15]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d3b5      	bcc.n	8005538 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6818      	ldr	r0, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	3304      	adds	r3, #4
 80055d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055d6:	f003 fb15 	bl	8008c04 <USB_DevInit>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d005      	beq.n	80055ec <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e013      	b.n	8005614 <HAL_PCD_Init+0x1f2>
  }

  hpcd->USB_Address = 0U;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	7adb      	ldrb	r3, [r3, #11]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d102      	bne.n	8005608 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f001 fc09 	bl	8006e1a <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4618      	mov	r0, r3
 800560e:	f005 f8c0 	bl	800a792 <USB_DevDisconnect>

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800562a:	2b01      	cmp	r3, #1
 800562c:	d101      	bne.n	8005632 <HAL_PCD_Start+0x16>
 800562e:	2302      	movs	r3, #2
 8005630:	e012      	b.n	8005658 <HAL_PCD_Start+0x3c>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2201      	movs	r2, #1
 8005636:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4618      	mov	r0, r3
 8005640:	f003 faa1 	bl	8008b86 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4618      	mov	r0, r3
 800564a:	f005 f88b 	bl	800a764 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4618      	mov	r0, r3
 800566e:	f005 f8a5 	bl	800a7bc <USB_ReadInterrupts>
 8005672:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 fafc 	bl	8005c7c <PCD_EP_ISR_Handler>

    return;
 8005684:	e110      	b.n	80058a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800568c:	2b00      	cmp	r3, #0
 800568e:	d013      	beq.n	80056b8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005698:	b29a      	uxth	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056a2:	b292      	uxth	r2, r2
 80056a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f7fe feac 	bl	8004406 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80056ae:	2100      	movs	r1, #0
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 f8fc 	bl	80058ae <HAL_PCD_SetAddress>

    return;
 80056b6:	e0f7      	b.n	80058a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00c      	beq.n	80056dc <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80056ca:	b29a      	uxth	r2, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80056d4:	b292      	uxth	r2, r2
 80056d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80056da:	e0e5      	b.n	80058a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00c      	beq.n	8005700 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80056ee:	b29a      	uxth	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056f8:	b292      	uxth	r2, r2
 80056fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80056fe:	e0d3      	b.n	80058a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d034      	beq.n	8005774 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005712:	b29a      	uxth	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f022 0204 	bic.w	r2, r2, #4
 800571c:	b292      	uxth	r2, r2
 800571e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800572a:	b29a      	uxth	r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f022 0208 	bic.w	r2, r2, #8
 8005734:	b292      	uxth	r2, r2
 8005736:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005740:	2b01      	cmp	r3, #1
 8005742:	d107      	bne.n	8005754 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800574c:	2100      	movs	r1, #0
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f7ff f8e6 	bl	8004920 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7fe fe8f 	bl	8004478 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005762:	b29a      	uxth	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800576c:	b292      	uxth	r2, r2
 800576e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005772:	e099      	b.n	80058a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800577a:	2b00      	cmp	r3, #0
 800577c:	d027      	beq.n	80057ce <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005786:	b29a      	uxth	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0208 	orr.w	r2, r2, #8
 8005790:	b292      	uxth	r2, r2
 8005792:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800579e:	b29a      	uxth	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057a8:	b292      	uxth	r2, r2
 80057aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f042 0204 	orr.w	r2, r2, #4
 80057c0:	b292      	uxth	r2, r2
 80057c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7fe fe3c 	bl	8004444 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80057cc:	e06c      	b.n	80058a8 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d040      	beq.n	800585a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80057e0:	b29a      	uxth	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80057ea:	b292      	uxth	r2, r2
 80057ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d12b      	bne.n	8005852 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005802:	b29a      	uxth	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f042 0204 	orr.w	r2, r2, #4
 800580c:	b292      	uxth	r2, r2
 800580e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800581a:	b29a      	uxth	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f042 0208 	orr.w	r2, r2, #8
 8005824:	b292      	uxth	r2, r2
 8005826:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800583a:	b29b      	uxth	r3, r3
 800583c:	089b      	lsrs	r3, r3, #2
 800583e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005848:	2101      	movs	r1, #1
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7ff f868 	bl	8004920 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005850:	e02a      	b.n	80058a8 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f7fe fdf6 	bl	8004444 <HAL_PCD_SuspendCallback>
    return;
 8005858:	e026      	b.n	80058a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00f      	beq.n	8005884 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800586c:	b29a      	uxth	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005876:	b292      	uxth	r2, r2
 8005878:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f7fe fdb4 	bl	80043ea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005882:	e011      	b.n	80058a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00c      	beq.n	80058a8 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005896:	b29a      	uxth	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058a0:	b292      	uxth	r2, r2
 80058a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80058a6:	bf00      	nop
  }
}
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b082      	sub	sp, #8
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
 80058b6:	460b      	mov	r3, r1
 80058b8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d101      	bne.n	80058c8 <HAL_PCD_SetAddress+0x1a>
 80058c4:	2302      	movs	r3, #2
 80058c6:	e012      	b.n	80058ee <HAL_PCD_SetAddress+0x40>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	78fa      	ldrb	r2, [r7, #3]
 80058d4:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	78fa      	ldrb	r2, [r7, #3]
 80058dc:	4611      	mov	r1, r2
 80058de:	4618      	mov	r0, r3
 80058e0:	f004 ff2c 	bl	800a73c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b084      	sub	sp, #16
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	4608      	mov	r0, r1
 8005900:	4611      	mov	r1, r2
 8005902:	461a      	mov	r2, r3
 8005904:	4603      	mov	r3, r0
 8005906:	70fb      	strb	r3, [r7, #3]
 8005908:	460b      	mov	r3, r1
 800590a:	803b      	strh	r3, [r7, #0]
 800590c:	4613      	mov	r3, r2
 800590e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005910:	2300      	movs	r3, #0
 8005912:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005914:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005918:	2b00      	cmp	r3, #0
 800591a:	da0e      	bge.n	800593a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800591c:	78fb      	ldrb	r3, [r7, #3]
 800591e:	f003 0207 	and.w	r2, r3, #7
 8005922:	4613      	mov	r3, r2
 8005924:	009b      	lsls	r3, r3, #2
 8005926:	4413      	add	r3, r2
 8005928:	00db      	lsls	r3, r3, #3
 800592a:	3310      	adds	r3, #16
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	4413      	add	r3, r2
 8005930:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2201      	movs	r2, #1
 8005936:	705a      	strb	r2, [r3, #1]
 8005938:	e00e      	b.n	8005958 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800593a:	78fb      	ldrb	r3, [r7, #3]
 800593c:	f003 0207 	and.w	r2, r3, #7
 8005940:	4613      	mov	r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4413      	add	r3, r2
 8005946:	00db      	lsls	r3, r3, #3
 8005948:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800594c:	687a      	ldr	r2, [r7, #4]
 800594e:	4413      	add	r3, r2
 8005950:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005958:	78fb      	ldrb	r3, [r7, #3]
 800595a:	f003 0307 	and.w	r3, r3, #7
 800595e:	b2da      	uxtb	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005964:	883b      	ldrh	r3, [r7, #0]
 8005966:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	78ba      	ldrb	r2, [r7, #2]
 8005972:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005974:	78bb      	ldrb	r3, [r7, #2]
 8005976:	2b02      	cmp	r3, #2
 8005978:	d102      	bne.n	8005980 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005986:	2b01      	cmp	r3, #1
 8005988:	d101      	bne.n	800598e <HAL_PCD_EP_Open+0x98>
 800598a:	2302      	movs	r3, #2
 800598c:	e00e      	b.n	80059ac <HAL_PCD_EP_Open+0xb6>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2201      	movs	r2, #1
 8005992:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68f9      	ldr	r1, [r7, #12]
 800599c:	4618      	mov	r0, r3
 800599e:	f003 f94f 	bl	8008c40 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80059aa:	7afb      	ldrb	r3, [r7, #11]
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3710      	adds	r7, #16
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	460b      	mov	r3, r1
 80059be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80059c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	da0e      	bge.n	80059e6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059c8:	78fb      	ldrb	r3, [r7, #3]
 80059ca:	f003 0207 	and.w	r2, r3, #7
 80059ce:	4613      	mov	r3, r2
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	4413      	add	r3, r2
 80059d4:	00db      	lsls	r3, r3, #3
 80059d6:	3310      	adds	r3, #16
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	4413      	add	r3, r2
 80059dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2201      	movs	r2, #1
 80059e2:	705a      	strb	r2, [r3, #1]
 80059e4:	e00e      	b.n	8005a04 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059e6:	78fb      	ldrb	r3, [r7, #3]
 80059e8:	f003 0207 	and.w	r2, r3, #7
 80059ec:	4613      	mov	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4413      	add	r3, r2
 80059f2:	00db      	lsls	r3, r3, #3
 80059f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	4413      	add	r3, r2
 80059fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a04:	78fb      	ldrb	r3, [r7, #3]
 8005a06:	f003 0307 	and.w	r3, r3, #7
 8005a0a:	b2da      	uxtb	r2, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d101      	bne.n	8005a1e <HAL_PCD_EP_Close+0x6a>
 8005a1a:	2302      	movs	r3, #2
 8005a1c:	e00e      	b.n	8005a3c <HAL_PCD_EP_Close+0x88>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68f9      	ldr	r1, [r7, #12]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f003 fdef 	bl	8009610 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3710      	adds	r7, #16
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b086      	sub	sp, #24
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	607a      	str	r2, [r7, #4]
 8005a4e:	603b      	str	r3, [r7, #0]
 8005a50:	460b      	mov	r3, r1
 8005a52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a54:	7afb      	ldrb	r3, [r7, #11]
 8005a56:	f003 0207 	and.w	r2, r3, #7
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4413      	add	r3, r2
 8005a60:	00db      	lsls	r3, r3, #3
 8005a62:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	4413      	add	r3, r2
 8005a6a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	683a      	ldr	r2, [r7, #0]
 8005a76:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	2200      	movs	r2, #0
 8005a82:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a84:	7afb      	ldrb	r3, [r7, #11]
 8005a86:	f003 0307 	and.w	r3, r3, #7
 8005a8a:	b2da      	uxtb	r2, r3
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	6979      	ldr	r1, [r7, #20]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f003 ffa7 	bl	80099ea <USB_EPStartXfer>

  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3718      	adds	r7, #24
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b086      	sub	sp, #24
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	60f8      	str	r0, [r7, #12]
 8005aae:	607a      	str	r2, [r7, #4]
 8005ab0:	603b      	str	r3, [r7, #0]
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ab6:	7afb      	ldrb	r3, [r7, #11]
 8005ab8:	f003 0207 	and.w	r2, r3, #7
 8005abc:	4613      	mov	r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	4413      	add	r3, r2
 8005ac2:	00db      	lsls	r3, r3, #3
 8005ac4:	3310      	adds	r3, #16
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4413      	add	r3, r2
 8005aca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	683a      	ldr	r2, [r7, #0]
 8005ad6:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	683a      	ldr	r2, [r7, #0]
 8005ae4:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	2201      	movs	r2, #1
 8005af0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005af2:	7afb      	ldrb	r3, [r7, #11]
 8005af4:	f003 0307 	and.w	r3, r3, #7
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	6979      	ldr	r1, [r7, #20]
 8005b04:	4618      	mov	r0, r3
 8005b06:	f003 ff70 	bl	80099ea <USB_EPStartXfer>

  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3718      	adds	r7, #24
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005b20:	78fb      	ldrb	r3, [r7, #3]
 8005b22:	f003 0307 	and.w	r3, r3, #7
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	7912      	ldrb	r2, [r2, #4]
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d901      	bls.n	8005b32 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e04c      	b.n	8005bcc <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	da0e      	bge.n	8005b58 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b3a:	78fb      	ldrb	r3, [r7, #3]
 8005b3c:	f003 0207 	and.w	r2, r3, #7
 8005b40:	4613      	mov	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	4413      	add	r3, r2
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	3310      	adds	r3, #16
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2201      	movs	r2, #1
 8005b54:	705a      	strb	r2, [r3, #1]
 8005b56:	e00c      	b.n	8005b72 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005b58:	78fa      	ldrb	r2, [r7, #3]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	4413      	add	r3, r2
 8005b60:	00db      	lsls	r3, r3, #3
 8005b62:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	4413      	add	r3, r2
 8005b6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2201      	movs	r2, #1
 8005b76:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b78:	78fb      	ldrb	r3, [r7, #3]
 8005b7a:	f003 0307 	and.w	r3, r3, #7
 8005b7e:	b2da      	uxtb	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d101      	bne.n	8005b92 <HAL_PCD_EP_SetStall+0x7e>
 8005b8e:	2302      	movs	r3, #2
 8005b90:	e01c      	b.n	8005bcc <HAL_PCD_EP_SetStall+0xb8>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2201      	movs	r2, #1
 8005b96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68f9      	ldr	r1, [r7, #12]
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f004 fcd1 	bl	800a548 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005ba6:	78fb      	ldrb	r3, [r7, #3]
 8005ba8:	f003 0307 	and.w	r3, r3, #7
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d108      	bne.n	8005bc2 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8005bba:	4619      	mov	r1, r3
 8005bbc:	4610      	mov	r0, r2
 8005bbe:	f004 fe0d 	bl	800a7dc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	460b      	mov	r3, r1
 8005bde:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005be0:	78fb      	ldrb	r3, [r7, #3]
 8005be2:	f003 030f 	and.w	r3, r3, #15
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	7912      	ldrb	r2, [r2, #4]
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d901      	bls.n	8005bf2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e040      	b.n	8005c74 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005bf2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	da0e      	bge.n	8005c18 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bfa:	78fb      	ldrb	r3, [r7, #3]
 8005bfc:	f003 0207 	and.w	r2, r3, #7
 8005c00:	4613      	mov	r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	4413      	add	r3, r2
 8005c06:	00db      	lsls	r3, r3, #3
 8005c08:	3310      	adds	r3, #16
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2201      	movs	r2, #1
 8005c14:	705a      	strb	r2, [r3, #1]
 8005c16:	e00e      	b.n	8005c36 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c18:	78fb      	ldrb	r3, [r7, #3]
 8005c1a:	f003 0207 	and.w	r2, r3, #7
 8005c1e:	4613      	mov	r3, r2
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	4413      	add	r3, r2
 8005c24:	00db      	lsls	r3, r3, #3
 8005c26:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c3c:	78fb      	ldrb	r3, [r7, #3]
 8005c3e:	f003 0307 	and.w	r3, r3, #7
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d101      	bne.n	8005c56 <HAL_PCD_EP_ClrStall+0x82>
 8005c52:	2302      	movs	r3, #2
 8005c54:	e00e      	b.n	8005c74 <HAL_PCD_EP_ClrStall+0xa0>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68f9      	ldr	r1, [r7, #12]
 8005c64:	4618      	mov	r0, r3
 8005c66:	f004 fcc0 	bl	800a5ea <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005c72:	2300      	movs	r3, #0
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b092      	sub	sp, #72	@ 0x48
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005c84:	e333      	b.n	80062ee <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005c8e:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005c90:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	f003 030f 	and.w	r3, r3, #15
 8005c98:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8005c9c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f040 8108 	bne.w	8005eb6 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005ca6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005ca8:	f003 0310 	and.w	r3, r3, #16
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d14c      	bne.n	8005d4a <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	881b      	ldrh	r3, [r3, #0]
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005cbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cc0:	813b      	strh	r3, [r7, #8]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	893b      	ldrh	r3, [r7, #8]
 8005cc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ccc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	3310      	adds	r3, #16
 8005cd8:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	00db      	lsls	r3, r3, #3
 8005cec:	4413      	add	r3, r2
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	6812      	ldr	r2, [r2, #0]
 8005cf2:	4413      	add	r3, r2
 8005cf4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005cf8:	881b      	ldrh	r3, [r3, #0]
 8005cfa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005cfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d00:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005d02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d04:	695a      	ldr	r2, [r3, #20]
 8005d06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d08:	69db      	ldr	r3, [r3, #28]
 8005d0a:	441a      	add	r2, r3
 8005d0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d0e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005d10:	2100      	movs	r1, #0
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7fe fb4f 	bl	80043b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	7b5b      	ldrb	r3, [r3, #13]
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f000 82e5 	beq.w	80062ee <PCD_EP_ISR_Handler+0x672>
 8005d24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d26:	699b      	ldr	r3, [r3, #24]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	f040 82e0 	bne.w	80062ee <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	7b5b      	ldrb	r3, [r3, #13]
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	735a      	strb	r2, [r3, #13]
 8005d48:	e2d1      	b.n	80062ee <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005d50:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	881b      	ldrh	r3, [r3, #0]
 8005d58:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005d5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005d5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d032      	beq.n	8005dca <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	461a      	mov	r2, r3
 8005d70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	00db      	lsls	r3, r3, #3
 8005d76:	4413      	add	r3, r2
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	6812      	ldr	r2, [r2, #0]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005d82:	881b      	ldrh	r3, [r3, #0]
 8005d84:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005d88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d8a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6818      	ldr	r0, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8005d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d98:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005d9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d9c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	f004 fd6b 	bl	800a87a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	881b      	ldrh	r3, [r3, #0]
 8005daa:	b29a      	uxth	r2, r3
 8005dac:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005db0:	4013      	ands	r3, r2
 8005db2:	817b      	strh	r3, [r7, #10]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	897a      	ldrh	r2, [r7, #10]
 8005dba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005dbe:	b292      	uxth	r2, r2
 8005dc0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f7fe faca 	bl	800435c <HAL_PCD_SetupStageCallback>
 8005dc8:	e291      	b.n	80062ee <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005dca:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f280 828d 	bge.w	80062ee <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	881b      	ldrh	r3, [r3, #0]
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005de0:	4013      	ands	r3, r2
 8005de2:	81fb      	strh	r3, [r7, #14]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	89fa      	ldrh	r2, [r7, #14]
 8005dea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005dee:	b292      	uxth	r2, r2
 8005df0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	4413      	add	r3, r2
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	6812      	ldr	r2, [r2, #0]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005e10:	881b      	ldrh	r3, [r3, #0]
 8005e12:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005e16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e18:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d019      	beq.n	8005e56 <PCD_EP_ISR_Handler+0x1da>
 8005e22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d015      	beq.n	8005e56 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6818      	ldr	r0, [r3, #0]
 8005e2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e30:	6959      	ldr	r1, [r3, #20]
 8005e32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e34:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005e36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e38:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	f004 fd1d 	bl	800a87a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005e40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e42:	695a      	ldr	r2, [r3, #20]
 8005e44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e46:	69db      	ldr	r3, [r3, #28]
 8005e48:	441a      	add	r2, r3
 8005e4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e4c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005e4e:	2100      	movs	r1, #0
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7fe fa95 	bl	8004380 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	881b      	ldrh	r3, [r3, #0]
 8005e5c:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005e5e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005e60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f040 8242 	bne.w	80062ee <PCD_EP_ISR_Handler+0x672>
 8005e6a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005e6c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005e70:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e74:	f000 823b 	beq.w	80062ee <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	881b      	ldrh	r3, [r3, #0]
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e88:	81bb      	strh	r3, [r7, #12]
 8005e8a:	89bb      	ldrh	r3, [r7, #12]
 8005e8c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005e90:	81bb      	strh	r3, [r7, #12]
 8005e92:	89bb      	ldrh	r3, [r7, #12]
 8005e94:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005e98:	81bb      	strh	r3, [r7, #12]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	89bb      	ldrh	r3, [r7, #12]
 8005ea0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ea4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ea8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005eac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	8013      	strh	r3, [r2, #0]
 8005eb4:	e21b      	b.n	80062ee <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	461a      	mov	r2, r3
 8005ebc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	4413      	add	r3, r2
 8005ec4:	881b      	ldrh	r3, [r3, #0]
 8005ec6:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005ec8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f280 80f1 	bge.w	80060b4 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	4413      	add	r3, r2
 8005ee0:	881b      	ldrh	r3, [r3, #0]
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005ee8:	4013      	ands	r3, r2
 8005eea:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005ef6:	009b      	lsls	r3, r3, #2
 8005ef8:	4413      	add	r3, r2
 8005efa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005efc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f00:	b292      	uxth	r2, r2
 8005f02:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005f04:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8005f08:	4613      	mov	r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4413      	add	r3, r2
 8005f0e:	00db      	lsls	r3, r3, #3
 8005f10:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	4413      	add	r3, r2
 8005f18:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f1c:	7b1b      	ldrb	r3, [r3, #12]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d123      	bne.n	8005f6a <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	00db      	lsls	r3, r3, #3
 8005f34:	4413      	add	r3, r2
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	6812      	ldr	r2, [r2, #0]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005f40:	881b      	ldrh	r3, [r3, #0]
 8005f42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f46:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8005f4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	f000 808b 	beq.w	800606a <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6818      	ldr	r0, [r3, #0]
 8005f58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f5a:	6959      	ldr	r1, [r3, #20]
 8005f5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f5e:	88da      	ldrh	r2, [r3, #6]
 8005f60:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005f64:	f004 fc89 	bl	800a87a <USB_ReadPMA>
 8005f68:	e07f      	b.n	800606a <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005f6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f6c:	78db      	ldrb	r3, [r3, #3]
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d109      	bne.n	8005f86 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005f72:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005f74:	461a      	mov	r2, r3
 8005f76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f000 f9c6 	bl	800630a <HAL_PCD_EP_DB_Receive>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8005f84:	e071      	b.n	800606a <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	4413      	add	r3, r2
 8005f94:	881b      	ldrh	r3, [r3, #0]
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fa0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	441a      	add	r2, r3
 8005fb0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005fb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fbe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	461a      	mov	r2, r3
 8005fcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	881b      	ldrh	r3, [r3, #0]
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d022      	beq.n	8006026 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	461a      	mov	r2, r3
 8005fec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	00db      	lsls	r3, r3, #3
 8005ff2:	4413      	add	r3, r2
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	6812      	ldr	r2, [r2, #0]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005ffe:	881b      	ldrh	r3, [r3, #0]
 8006000:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006004:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006008:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800600c:	2b00      	cmp	r3, #0
 800600e:	d02c      	beq.n	800606a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6818      	ldr	r0, [r3, #0]
 8006014:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006016:	6959      	ldr	r1, [r3, #20]
 8006018:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800601a:	891a      	ldrh	r2, [r3, #8]
 800601c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006020:	f004 fc2b 	bl	800a87a <USB_ReadPMA>
 8006024:	e021      	b.n	800606a <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800602e:	b29b      	uxth	r3, r3
 8006030:	461a      	mov	r2, r3
 8006032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	00db      	lsls	r3, r3, #3
 8006038:	4413      	add	r3, r2
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	6812      	ldr	r2, [r2, #0]
 800603e:	4413      	add	r3, r2
 8006040:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006044:	881b      	ldrh	r3, [r3, #0]
 8006046:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800604a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800604e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006052:	2b00      	cmp	r3, #0
 8006054:	d009      	beq.n	800606a <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800605c:	6959      	ldr	r1, [r3, #20]
 800605e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006060:	895a      	ldrh	r2, [r3, #10]
 8006062:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006066:	f004 fc08 	bl	800a87a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800606a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800606c:	69da      	ldr	r2, [r3, #28]
 800606e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006072:	441a      	add	r2, r3
 8006074:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006076:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006078:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800607a:	695a      	ldr	r2, [r3, #20]
 800607c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006080:	441a      	add	r2, r3
 8006082:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006084:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d005      	beq.n	800609a <PCD_EP_ISR_Handler+0x41e>
 800608e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	429a      	cmp	r2, r3
 8006098:	d206      	bcs.n	80060a8 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800609a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	4619      	mov	r1, r3
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f7fe f96d 	bl	8004380 <HAL_PCD_DataOutStageCallback>
 80060a6:	e005      	b.n	80060b4 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80060ae:	4618      	mov	r0, r3
 80060b0:	f003 fc9b 	bl	80099ea <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80060b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80060b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 8117 	beq.w	80062ee <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80060c0:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80060c4:	4613      	mov	r3, r2
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	4413      	add	r3, r2
 80060ca:	00db      	lsls	r3, r3, #3
 80060cc:	3310      	adds	r3, #16
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	4413      	add	r3, r2
 80060d2:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	461a      	mov	r2, r3
 80060da:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	4413      	add	r3, r2
 80060e2:	881b      	ldrh	r3, [r3, #0]
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80060ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	461a      	mov	r2, r3
 80060f6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	441a      	add	r2, r3
 80060fe:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006100:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006104:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006108:	b29b      	uxth	r3, r3
 800610a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800610c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800610e:	78db      	ldrb	r3, [r3, #3]
 8006110:	2b01      	cmp	r3, #1
 8006112:	f040 80a1 	bne.w	8006258 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006118:	2200      	movs	r2, #0
 800611a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800611c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800611e:	7b1b      	ldrb	r3, [r3, #12]
 8006120:	2b00      	cmp	r3, #0
 8006122:	f000 8092 	beq.w	800624a <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006126:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800612c:	2b00      	cmp	r3, #0
 800612e:	d046      	beq.n	80061be <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006132:	785b      	ldrb	r3, [r3, #1]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d126      	bne.n	8006186 <PCD_EP_ISR_Handler+0x50a>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	617b      	str	r3, [r7, #20]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006146:	b29b      	uxth	r3, r3
 8006148:	461a      	mov	r2, r3
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	4413      	add	r3, r2
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006152:	781b      	ldrb	r3, [r3, #0]
 8006154:	00da      	lsls	r2, r3, #3
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	4413      	add	r3, r2
 800615a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800615e:	613b      	str	r3, [r7, #16]
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	881b      	ldrh	r3, [r3, #0]
 8006164:	b29b      	uxth	r3, r3
 8006166:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800616a:	b29a      	uxth	r2, r3
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	801a      	strh	r2, [r3, #0]
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	881b      	ldrh	r3, [r3, #0]
 8006174:	b29b      	uxth	r3, r3
 8006176:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800617a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800617e:	b29a      	uxth	r2, r3
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	801a      	strh	r2, [r3, #0]
 8006184:	e061      	b.n	800624a <PCD_EP_ISR_Handler+0x5ce>
 8006186:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006188:	785b      	ldrb	r3, [r3, #1]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d15d      	bne.n	800624a <PCD_EP_ISR_Handler+0x5ce>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	61fb      	str	r3, [r7, #28]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800619c:	b29b      	uxth	r3, r3
 800619e:	461a      	mov	r2, r3
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	4413      	add	r3, r2
 80061a4:	61fb      	str	r3, [r7, #28]
 80061a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	00da      	lsls	r2, r3, #3
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	4413      	add	r3, r2
 80061b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80061b4:	61bb      	str	r3, [r7, #24]
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	2200      	movs	r2, #0
 80061ba:	801a      	strh	r2, [r3, #0]
 80061bc:	e045      	b.n	800624a <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061c6:	785b      	ldrb	r3, [r3, #1]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d126      	bne.n	800621a <PCD_EP_ISR_Handler+0x59e>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061da:	b29b      	uxth	r3, r3
 80061dc:	461a      	mov	r2, r3
 80061de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e0:	4413      	add	r3, r2
 80061e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061e6:	781b      	ldrb	r3, [r3, #0]
 80061e8:	00da      	lsls	r2, r3, #3
 80061ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ec:	4413      	add	r3, r2
 80061ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80061f2:	623b      	str	r3, [r7, #32]
 80061f4:	6a3b      	ldr	r3, [r7, #32]
 80061f6:	881b      	ldrh	r3, [r3, #0]
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061fe:	b29a      	uxth	r2, r3
 8006200:	6a3b      	ldr	r3, [r7, #32]
 8006202:	801a      	strh	r2, [r3, #0]
 8006204:	6a3b      	ldr	r3, [r7, #32]
 8006206:	881b      	ldrh	r3, [r3, #0]
 8006208:	b29b      	uxth	r3, r3
 800620a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800620e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006212:	b29a      	uxth	r2, r3
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	801a      	strh	r2, [r3, #0]
 8006218:	e017      	b.n	800624a <PCD_EP_ISR_Handler+0x5ce>
 800621a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800621c:	785b      	ldrb	r3, [r3, #1]
 800621e:	2b01      	cmp	r3, #1
 8006220:	d113      	bne.n	800624a <PCD_EP_ISR_Handler+0x5ce>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800622a:	b29b      	uxth	r3, r3
 800622c:	461a      	mov	r2, r3
 800622e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006230:	4413      	add	r3, r2
 8006232:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006234:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	00da      	lsls	r2, r3, #3
 800623a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800623c:	4413      	add	r3, r2
 800623e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006242:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006246:	2200      	movs	r2, #0
 8006248:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800624a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	4619      	mov	r1, r3
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f7fe f8b0 	bl	80043b6 <HAL_PCD_DataInStageCallback>
 8006256:	e04a      	b.n	80062ee <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006258:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800625a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800625e:	2b00      	cmp	r3, #0
 8006260:	d13f      	bne.n	80062e2 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800626a:	b29b      	uxth	r3, r3
 800626c:	461a      	mov	r2, r3
 800626e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	00db      	lsls	r3, r3, #3
 8006274:	4413      	add	r3, r2
 8006276:	687a      	ldr	r2, [r7, #4]
 8006278:	6812      	ldr	r2, [r2, #0]
 800627a:	4413      	add	r3, r2
 800627c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006280:	881b      	ldrh	r3, [r3, #0]
 8006282:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006286:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8006288:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800628a:	699a      	ldr	r2, [r3, #24]
 800628c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800628e:	429a      	cmp	r2, r3
 8006290:	d906      	bls.n	80062a0 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006292:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006294:	699a      	ldr	r2, [r3, #24]
 8006296:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006298:	1ad2      	subs	r2, r2, r3
 800629a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800629c:	619a      	str	r2, [r3, #24]
 800629e:	e002      	b.n	80062a6 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80062a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062a2:	2200      	movs	r2, #0
 80062a4:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80062a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062a8:	699b      	ldr	r3, [r3, #24]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d106      	bne.n	80062bc <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80062ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062b0:	781b      	ldrb	r3, [r3, #0]
 80062b2:	4619      	mov	r1, r3
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f7fe f87e 	bl	80043b6 <HAL_PCD_DataInStageCallback>
 80062ba:	e018      	b.n	80062ee <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80062bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062be:	695a      	ldr	r2, [r3, #20]
 80062c0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80062c2:	441a      	add	r2, r3
 80062c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062c6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80062c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ca:	69da      	ldr	r2, [r3, #28]
 80062cc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80062ce:	441a      	add	r2, r3
 80062d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062d2:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062da:	4618      	mov	r0, r3
 80062dc:	f003 fb85 	bl	80099ea <USB_EPStartXfer>
 80062e0:	e005      	b.n	80062ee <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80062e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80062e4:	461a      	mov	r2, r3
 80062e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f917 	bl	800651c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	b21b      	sxth	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f6ff acc3 	blt.w	8005c86 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3748      	adds	r7, #72	@ 0x48
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b088      	sub	sp, #32
 800630e:	af00      	add	r7, sp, #0
 8006310:	60f8      	str	r0, [r7, #12]
 8006312:	60b9      	str	r1, [r7, #8]
 8006314:	4613      	mov	r3, r2
 8006316:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006318:	88fb      	ldrh	r3, [r7, #6]
 800631a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d07c      	beq.n	800641c <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800632a:	b29b      	uxth	r3, r3
 800632c:	461a      	mov	r2, r3
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	00db      	lsls	r3, r3, #3
 8006334:	4413      	add	r3, r2
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	6812      	ldr	r2, [r2, #0]
 800633a:	4413      	add	r3, r2
 800633c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006340:	881b      	ldrh	r3, [r3, #0]
 8006342:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006346:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	699a      	ldr	r2, [r3, #24]
 800634c:	8b7b      	ldrh	r3, [r7, #26]
 800634e:	429a      	cmp	r2, r3
 8006350:	d306      	bcc.n	8006360 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	699a      	ldr	r2, [r3, #24]
 8006356:	8b7b      	ldrh	r3, [r7, #26]
 8006358:	1ad2      	subs	r2, r2, r3
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	619a      	str	r2, [r3, #24]
 800635e:	e002      	b.n	8006366 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	2200      	movs	r2, #0
 8006364:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d123      	bne.n	80063b6 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	461a      	mov	r2, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	4413      	add	r3, r2
 800637c:	881b      	ldrh	r3, [r3, #0]
 800637e:	b29b      	uxth	r3, r3
 8006380:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006384:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006388:	833b      	strh	r3, [r7, #24]
 800638a:	8b3b      	ldrh	r3, [r7, #24]
 800638c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006390:	833b      	strh	r3, [r7, #24]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	461a      	mov	r2, r3
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	441a      	add	r2, r3
 80063a0:	8b3b      	ldrh	r3, [r7, #24]
 80063a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80063b6:	88fb      	ldrh	r3, [r7, #6]
 80063b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d01f      	beq.n	8006400 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	461a      	mov	r2, r3
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	4413      	add	r3, r2
 80063ce:	881b      	ldrh	r3, [r3, #0]
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063da:	82fb      	strh	r3, [r7, #22]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	461a      	mov	r2, r3
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	781b      	ldrb	r3, [r3, #0]
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	441a      	add	r2, r3
 80063ea:	8afb      	ldrh	r3, [r7, #22]
 80063ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006400:	8b7b      	ldrh	r3, [r7, #26]
 8006402:	2b00      	cmp	r3, #0
 8006404:	f000 8085 	beq.w	8006512 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6818      	ldr	r0, [r3, #0]
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	6959      	ldr	r1, [r3, #20]
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	891a      	ldrh	r2, [r3, #8]
 8006414:	8b7b      	ldrh	r3, [r7, #26]
 8006416:	f004 fa30 	bl	800a87a <USB_ReadPMA>
 800641a:	e07a      	b.n	8006512 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006424:	b29b      	uxth	r3, r3
 8006426:	461a      	mov	r2, r3
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	00db      	lsls	r3, r3, #3
 800642e:	4413      	add	r3, r2
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	6812      	ldr	r2, [r2, #0]
 8006434:	4413      	add	r3, r2
 8006436:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800643a:	881b      	ldrh	r3, [r3, #0]
 800643c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006440:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	699a      	ldr	r2, [r3, #24]
 8006446:	8b7b      	ldrh	r3, [r7, #26]
 8006448:	429a      	cmp	r2, r3
 800644a:	d306      	bcc.n	800645a <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	699a      	ldr	r2, [r3, #24]
 8006450:	8b7b      	ldrh	r3, [r7, #26]
 8006452:	1ad2      	subs	r2, r2, r3
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	619a      	str	r2, [r3, #24]
 8006458:	e002      	b.n	8006460 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	2200      	movs	r2, #0
 800645e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d123      	bne.n	80064b0 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	461a      	mov	r2, r3
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	881b      	ldrh	r3, [r3, #0]
 8006478:	b29b      	uxth	r3, r3
 800647a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800647e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006482:	83fb      	strh	r3, [r7, #30]
 8006484:	8bfb      	ldrh	r3, [r7, #30]
 8006486:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800648a:	83fb      	strh	r3, [r7, #30]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	461a      	mov	r2, r3
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	781b      	ldrb	r3, [r3, #0]
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	441a      	add	r2, r3
 800649a:	8bfb      	ldrh	r3, [r7, #30]
 800649c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80064b0:	88fb      	ldrh	r3, [r7, #6]
 80064b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d11f      	bne.n	80064fa <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	461a      	mov	r2, r3
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	009b      	lsls	r3, r3, #2
 80064c6:	4413      	add	r3, r2
 80064c8:	881b      	ldrh	r3, [r3, #0]
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d4:	83bb      	strh	r3, [r7, #28]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	461a      	mov	r2, r3
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	441a      	add	r2, r3
 80064e4:	8bbb      	ldrh	r3, [r7, #28]
 80064e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064f2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80064fa:	8b7b      	ldrh	r3, [r7, #26]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d008      	beq.n	8006512 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6818      	ldr	r0, [r3, #0]
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	6959      	ldr	r1, [r3, #20]
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	895a      	ldrh	r2, [r3, #10]
 800650c:	8b7b      	ldrh	r3, [r7, #26]
 800650e:	f004 f9b4 	bl	800a87a <USB_ReadPMA>
    }
  }

  return count;
 8006512:	8b7b      	ldrh	r3, [r7, #26]
}
 8006514:	4618      	mov	r0, r3
 8006516:	3720      	adds	r7, #32
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b0a6      	sub	sp, #152	@ 0x98
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800652a:	88fb      	ldrh	r3, [r7, #6]
 800652c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006530:	2b00      	cmp	r3, #0
 8006532:	f000 81f7 	beq.w	8006924 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800653e:	b29b      	uxth	r3, r3
 8006540:	461a      	mov	r2, r3
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	00db      	lsls	r3, r3, #3
 8006548:	4413      	add	r3, r2
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	6812      	ldr	r2, [r2, #0]
 800654e:	4413      	add	r3, r2
 8006550:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006554:	881b      	ldrh	r3, [r3, #0]
 8006556:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800655a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	699a      	ldr	r2, [r3, #24]
 8006562:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006566:	429a      	cmp	r2, r3
 8006568:	d907      	bls.n	800657a <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	699a      	ldr	r2, [r3, #24]
 800656e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006572:	1ad2      	subs	r2, r2, r3
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	619a      	str	r2, [r3, #24]
 8006578:	e002      	b.n	8006580 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2200      	movs	r2, #0
 800657e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	2b00      	cmp	r3, #0
 8006586:	f040 80e1 	bne.w	800674c <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	785b      	ldrb	r3, [r3, #1]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d126      	bne.n	80065e0 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	633b      	str	r3, [r7, #48]	@ 0x30
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	461a      	mov	r2, r3
 80065a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a6:	4413      	add	r3, r2
 80065a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	781b      	ldrb	r3, [r3, #0]
 80065ae:	00da      	lsls	r2, r3, #3
 80065b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b2:	4413      	add	r3, r2
 80065b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80065b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065bc:	881b      	ldrh	r3, [r3, #0]
 80065be:	b29b      	uxth	r3, r3
 80065c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c8:	801a      	strh	r2, [r3, #0]
 80065ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065cc:	881b      	ldrh	r3, [r3, #0]
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065d8:	b29a      	uxth	r2, r3
 80065da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065dc:	801a      	strh	r2, [r3, #0]
 80065de:	e01a      	b.n	8006616 <HAL_PCD_EP_DB_Transmit+0xfa>
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	785b      	ldrb	r3, [r3, #1]
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d116      	bne.n	8006616 <HAL_PCD_EP_DB_Transmit+0xfa>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	461a      	mov	r2, r3
 80065fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fc:	4413      	add	r3, r2
 80065fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	00da      	lsls	r2, r3, #3
 8006606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006608:	4413      	add	r3, r2
 800660a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800660e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006612:	2200      	movs	r2, #0
 8006614:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	785b      	ldrb	r3, [r3, #1]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d126      	bne.n	8006672 <HAL_PCD_EP_DB_Transmit+0x156>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	623b      	str	r3, [r7, #32]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006632:	b29b      	uxth	r3, r3
 8006634:	461a      	mov	r2, r3
 8006636:	6a3b      	ldr	r3, [r7, #32]
 8006638:	4413      	add	r3, r2
 800663a:	623b      	str	r3, [r7, #32]
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	00da      	lsls	r2, r3, #3
 8006642:	6a3b      	ldr	r3, [r7, #32]
 8006644:	4413      	add	r3, r2
 8006646:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800664a:	61fb      	str	r3, [r7, #28]
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	881b      	ldrh	r3, [r3, #0]
 8006650:	b29b      	uxth	r3, r3
 8006652:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006656:	b29a      	uxth	r2, r3
 8006658:	69fb      	ldr	r3, [r7, #28]
 800665a:	801a      	strh	r2, [r3, #0]
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	881b      	ldrh	r3, [r3, #0]
 8006660:	b29b      	uxth	r3, r3
 8006662:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006666:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800666a:	b29a      	uxth	r2, r3
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	801a      	strh	r2, [r3, #0]
 8006670:	e017      	b.n	80066a2 <HAL_PCD_EP_DB_Transmit+0x186>
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	785b      	ldrb	r3, [r3, #1]
 8006676:	2b01      	cmp	r3, #1
 8006678:	d113      	bne.n	80066a2 <HAL_PCD_EP_DB_Transmit+0x186>
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006682:	b29b      	uxth	r3, r3
 8006684:	461a      	mov	r2, r3
 8006686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006688:	4413      	add	r3, r2
 800668a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	00da      	lsls	r2, r3, #3
 8006692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006694:	4413      	add	r3, r2
 8006696:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800669a:	627b      	str	r3, [r7, #36]	@ 0x24
 800669c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669e:	2200      	movs	r2, #0
 80066a0:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	78db      	ldrb	r3, [r3, #3]
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d123      	bne.n	80066f2 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	461a      	mov	r2, r3
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4413      	add	r3, r2
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066c4:	837b      	strh	r3, [r7, #26]
 80066c6:	8b7b      	ldrh	r3, [r7, #26]
 80066c8:	f083 0320 	eor.w	r3, r3, #32
 80066cc:	837b      	strh	r3, [r7, #26]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	461a      	mov	r2, r3
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	441a      	add	r2, r3
 80066dc:	8b7b      	ldrh	r3, [r7, #26]
 80066de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	4619      	mov	r1, r3
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f7fd fe5c 	bl	80043b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80066fe:	88fb      	ldrh	r3, [r7, #6]
 8006700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d01f      	beq.n	8006748 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	461a      	mov	r2, r3
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4413      	add	r3, r2
 8006716:	881b      	ldrh	r3, [r3, #0]
 8006718:	b29b      	uxth	r3, r3
 800671a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800671e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006722:	833b      	strh	r3, [r7, #24]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	461a      	mov	r2, r3
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	441a      	add	r2, r3
 8006732:	8b3b      	ldrh	r3, [r7, #24]
 8006734:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006738:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800673c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006744:	b29b      	uxth	r3, r3
 8006746:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006748:	2300      	movs	r3, #0
 800674a:	e31f      	b.n	8006d8c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800674c:	88fb      	ldrh	r3, [r7, #6]
 800674e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006752:	2b00      	cmp	r3, #0
 8006754:	d021      	beq.n	800679a <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	461a      	mov	r2, r3
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	4413      	add	r3, r2
 8006764:	881b      	ldrh	r3, [r3, #0]
 8006766:	b29b      	uxth	r3, r3
 8006768:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800676c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006770:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	461a      	mov	r2, r3
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	441a      	add	r2, r3
 8006782:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800678a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800678e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006796:	b29b      	uxth	r3, r3
 8006798:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	f040 82ca 	bne.w	8006d3a <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	695a      	ldr	r2, [r3, #20]
 80067aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80067ae:	441a      	add	r2, r3
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	69da      	ldr	r2, [r3, #28]
 80067b8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80067bc:	441a      	add	r2, r3
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	6a1a      	ldr	r2, [r3, #32]
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d309      	bcc.n	80067e2 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	6a1a      	ldr	r2, [r3, #32]
 80067d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067da:	1ad2      	subs	r2, r2, r3
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	621a      	str	r2, [r3, #32]
 80067e0:	e015      	b.n	800680e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d107      	bne.n	80067fa <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80067ea:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80067ee:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80067f8:	e009      	b.n	800680e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	2200      	movs	r2, #0
 800680c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	785b      	ldrb	r3, [r3, #1]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d15f      	bne.n	80068d6 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	643b      	str	r3, [r7, #64]	@ 0x40
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006824:	b29b      	uxth	r3, r3
 8006826:	461a      	mov	r2, r3
 8006828:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800682a:	4413      	add	r3, r2
 800682c:	643b      	str	r3, [r7, #64]	@ 0x40
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	00da      	lsls	r2, r3, #3
 8006834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006836:	4413      	add	r3, r2
 8006838:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800683c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800683e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006840:	881b      	ldrh	r3, [r3, #0]
 8006842:	b29b      	uxth	r3, r3
 8006844:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006848:	b29a      	uxth	r2, r3
 800684a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800684c:	801a      	strh	r2, [r3, #0]
 800684e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10a      	bne.n	800686a <HAL_PCD_EP_DB_Transmit+0x34e>
 8006854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006856:	881b      	ldrh	r3, [r3, #0]
 8006858:	b29b      	uxth	r3, r3
 800685a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800685e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006862:	b29a      	uxth	r2, r3
 8006864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006866:	801a      	strh	r2, [r3, #0]
 8006868:	e051      	b.n	800690e <HAL_PCD_EP_DB_Transmit+0x3f2>
 800686a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800686c:	2b3e      	cmp	r3, #62	@ 0x3e
 800686e:	d816      	bhi.n	800689e <HAL_PCD_EP_DB_Transmit+0x382>
 8006870:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006872:	085b      	lsrs	r3, r3, #1
 8006874:	653b      	str	r3, [r7, #80]	@ 0x50
 8006876:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006878:	f003 0301 	and.w	r3, r3, #1
 800687c:	2b00      	cmp	r3, #0
 800687e:	d002      	beq.n	8006886 <HAL_PCD_EP_DB_Transmit+0x36a>
 8006880:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006882:	3301      	adds	r3, #1
 8006884:	653b      	str	r3, [r7, #80]	@ 0x50
 8006886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006888:	881b      	ldrh	r3, [r3, #0]
 800688a:	b29a      	uxth	r2, r3
 800688c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800688e:	b29b      	uxth	r3, r3
 8006890:	029b      	lsls	r3, r3, #10
 8006892:	b29b      	uxth	r3, r3
 8006894:	4313      	orrs	r3, r2
 8006896:	b29a      	uxth	r2, r3
 8006898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800689a:	801a      	strh	r2, [r3, #0]
 800689c:	e037      	b.n	800690e <HAL_PCD_EP_DB_Transmit+0x3f2>
 800689e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068a0:	095b      	lsrs	r3, r3, #5
 80068a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80068a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068a6:	f003 031f 	and.w	r3, r3, #31
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d102      	bne.n	80068b4 <HAL_PCD_EP_DB_Transmit+0x398>
 80068ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068b0:	3b01      	subs	r3, #1
 80068b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80068b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068b6:	881b      	ldrh	r3, [r3, #0]
 80068b8:	b29a      	uxth	r2, r3
 80068ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068bc:	b29b      	uxth	r3, r3
 80068be:	029b      	lsls	r3, r3, #10
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	4313      	orrs	r3, r2
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068ce:	b29a      	uxth	r2, r3
 80068d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068d2:	801a      	strh	r2, [r3, #0]
 80068d4:	e01b      	b.n	800690e <HAL_PCD_EP_DB_Transmit+0x3f2>
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	785b      	ldrb	r3, [r3, #1]
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d117      	bne.n	800690e <HAL_PCD_EP_DB_Transmit+0x3f2>
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	461a      	mov	r2, r3
 80068f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068f2:	4413      	add	r3, r2
 80068f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	00da      	lsls	r2, r3, #3
 80068fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068fe:	4413      	add	r3, r2
 8006900:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006904:	647b      	str	r3, [r7, #68]	@ 0x44
 8006906:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006908:	b29a      	uxth	r2, r3
 800690a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800690c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6818      	ldr	r0, [r3, #0]
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	6959      	ldr	r1, [r3, #20]
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	891a      	ldrh	r2, [r3, #8]
 800691a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800691c:	b29b      	uxth	r3, r3
 800691e:	f003 ff69 	bl	800a7f4 <USB_WritePMA>
 8006922:	e20a      	b.n	8006d3a <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800692c:	b29b      	uxth	r3, r3
 800692e:	461a      	mov	r2, r3
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	00db      	lsls	r3, r3, #3
 8006936:	4413      	add	r3, r2
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	6812      	ldr	r2, [r2, #0]
 800693c:	4413      	add	r3, r2
 800693e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006942:	881b      	ldrh	r3, [r3, #0]
 8006944:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006948:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	699a      	ldr	r2, [r3, #24]
 8006950:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006954:	429a      	cmp	r2, r3
 8006956:	d307      	bcc.n	8006968 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	699a      	ldr	r2, [r3, #24]
 800695c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006960:	1ad2      	subs	r2, r2, r3
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	619a      	str	r2, [r3, #24]
 8006966:	e002      	b.n	800696e <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	2200      	movs	r2, #0
 800696c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	699b      	ldr	r3, [r3, #24]
 8006972:	2b00      	cmp	r3, #0
 8006974:	f040 80f6 	bne.w	8006b64 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	785b      	ldrb	r3, [r3, #1]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d126      	bne.n	80069ce <HAL_PCD_EP_DB_Transmit+0x4b2>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	677b      	str	r3, [r7, #116]	@ 0x74
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800698e:	b29b      	uxth	r3, r3
 8006990:	461a      	mov	r2, r3
 8006992:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006994:	4413      	add	r3, r2
 8006996:	677b      	str	r3, [r7, #116]	@ 0x74
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	00da      	lsls	r2, r3, #3
 800699e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80069a0:	4413      	add	r3, r2
 80069a2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80069a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80069a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069aa:	881b      	ldrh	r3, [r3, #0]
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069b2:	b29a      	uxth	r2, r3
 80069b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069b6:	801a      	strh	r2, [r3, #0]
 80069b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069ba:	881b      	ldrh	r3, [r3, #0]
 80069bc:	b29b      	uxth	r3, r3
 80069be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069ca:	801a      	strh	r2, [r3, #0]
 80069cc:	e01a      	b.n	8006a04 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	785b      	ldrb	r3, [r3, #1]
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d116      	bne.n	8006a04 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	461a      	mov	r2, r3
 80069e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80069ea:	4413      	add	r3, r2
 80069ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	00da      	lsls	r2, r3, #3
 80069f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80069f6:	4413      	add	r3, r2
 80069f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80069fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a00:	2200      	movs	r2, #0
 8006a02:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	785b      	ldrb	r3, [r3, #1]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d12f      	bne.n	8006a74 <HAL_PCD_EP_DB_Transmit+0x558>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	461a      	mov	r2, r3
 8006a28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a2c:	4413      	add	r3, r2
 8006a2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	781b      	ldrb	r3, [r3, #0]
 8006a36:	00da      	lsls	r2, r3, #3
 8006a38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006a42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a4a:	881b      	ldrh	r3, [r3, #0]
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a58:	801a      	strh	r2, [r3, #0]
 8006a5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a5e:	881b      	ldrh	r3, [r3, #0]
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a6a:	b29a      	uxth	r2, r3
 8006a6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a70:	801a      	strh	r2, [r3, #0]
 8006a72:	e01c      	b.n	8006aae <HAL_PCD_EP_DB_Transmit+0x592>
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	785b      	ldrb	r3, [r3, #1]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d118      	bne.n	8006aae <HAL_PCD_EP_DB_Transmit+0x592>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	461a      	mov	r2, r3
 8006a88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a8c:	4413      	add	r3, r2
 8006a8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	00da      	lsls	r2, r3, #3
 8006a98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a9c:	4413      	add	r3, r2
 8006a9e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006aa2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006aa6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006aaa:	2200      	movs	r2, #0
 8006aac:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	78db      	ldrb	r3, [r3, #3]
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	d127      	bne.n	8006b06 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	461a      	mov	r2, r3
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	4413      	add	r3, r2
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006acc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ad0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006ad4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006ad8:	f083 0320 	eor.w	r3, r3, #32
 8006adc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	441a      	add	r2, r3
 8006aee:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006af2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006af6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006afa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	4619      	mov	r1, r3
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f7fd fc52 	bl	80043b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006b12:	88fb      	ldrh	r3, [r7, #6]
 8006b14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d121      	bne.n	8006b60 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	461a      	mov	r2, r3
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	4413      	add	r3, r2
 8006b2a:	881b      	ldrh	r3, [r3, #0]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b36:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	441a      	add	r2, r3
 8006b48:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006b4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006b58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006b60:	2300      	movs	r3, #0
 8006b62:	e113      	b.n	8006d8c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006b64:	88fb      	ldrh	r3, [r7, #6]
 8006b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d121      	bne.n	8006bb2 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	461a      	mov	r2, r3
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	781b      	ldrb	r3, [r3, #0]
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	4413      	add	r3, r2
 8006b7c:	881b      	ldrh	r3, [r3, #0]
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b88:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	461a      	mov	r2, r3
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	441a      	add	r2, r3
 8006b9a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006b9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ba2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ba6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	f040 80be 	bne.w	8006d3a <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	695a      	ldr	r2, [r3, #20]
 8006bc2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bc6:	441a      	add	r2, r3
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	69da      	ldr	r2, [r3, #28]
 8006bd0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bd4:	441a      	add	r2, r3
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	6a1a      	ldr	r2, [r3, #32]
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	691b      	ldr	r3, [r3, #16]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d309      	bcc.n	8006bfa <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	6a1a      	ldr	r2, [r3, #32]
 8006bf0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006bf2:	1ad2      	subs	r2, r2, r3
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	621a      	str	r2, [r3, #32]
 8006bf8:	e015      	b.n	8006c26 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d107      	bne.n	8006c12 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8006c02:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c06:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006c10:	e009      	b.n	8006c26 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	785b      	ldrb	r3, [r3, #1]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d15f      	bne.n	8006cf4 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	461a      	mov	r2, r3
 8006c46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c48:	4413      	add	r3, r2
 8006c4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	781b      	ldrb	r3, [r3, #0]
 8006c50:	00da      	lsls	r2, r3, #3
 8006c52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c54:	4413      	add	r3, r2
 8006c56:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c5a:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c5e:	881b      	ldrh	r3, [r3, #0]
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c66:	b29a      	uxth	r2, r3
 8006c68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c6a:	801a      	strh	r2, [r3, #0]
 8006c6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10a      	bne.n	8006c88 <HAL_PCD_EP_DB_Transmit+0x76c>
 8006c72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c74:	881b      	ldrh	r3, [r3, #0]
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c80:	b29a      	uxth	r2, r3
 8006c82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c84:	801a      	strh	r2, [r3, #0]
 8006c86:	e04e      	b.n	8006d26 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006c88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c8a:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c8c:	d816      	bhi.n	8006cbc <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006c8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c90:	085b      	lsrs	r3, r3, #1
 8006c92:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c96:	f003 0301 	and.w	r3, r3, #1
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d002      	beq.n	8006ca4 <HAL_PCD_EP_DB_Transmit+0x788>
 8006c9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ca4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ca6:	881b      	ldrh	r3, [r3, #0]
 8006ca8:	b29a      	uxth	r2, r3
 8006caa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	029b      	lsls	r3, r3, #10
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cb8:	801a      	strh	r2, [r3, #0]
 8006cba:	e034      	b.n	8006d26 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006cbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006cbe:	095b      	lsrs	r3, r3, #5
 8006cc0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006cc4:	f003 031f 	and.w	r3, r3, #31
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d102      	bne.n	8006cd2 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8006ccc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cd4:	881b      	ldrh	r3, [r3, #0]
 8006cd6:	b29a      	uxth	r2, r3
 8006cd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	029b      	lsls	r3, r3, #10
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ce8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cec:	b29a      	uxth	r2, r3
 8006cee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cf0:	801a      	strh	r2, [r3, #0]
 8006cf2:	e018      	b.n	8006d26 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	785b      	ldrb	r3, [r3, #1]
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d114      	bne.n	8006d26 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	461a      	mov	r2, r3
 8006d08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d0a:	4413      	add	r3, r2
 8006d0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	00da      	lsls	r2, r3, #3
 8006d14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d16:	4413      	add	r3, r2
 8006d18:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d24:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6818      	ldr	r0, [r3, #0]
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	6959      	ldr	r1, [r3, #20]
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	895a      	ldrh	r2, [r3, #10]
 8006d32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	f003 fd5d 	bl	800a7f4 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	4413      	add	r3, r2
 8006d48:	881b      	ldrh	r3, [r3, #0]
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d54:	82fb      	strh	r3, [r7, #22]
 8006d56:	8afb      	ldrh	r3, [r7, #22]
 8006d58:	f083 0310 	eor.w	r3, r3, #16
 8006d5c:	82fb      	strh	r3, [r7, #22]
 8006d5e:	8afb      	ldrh	r3, [r7, #22]
 8006d60:	f083 0320 	eor.w	r3, r3, #32
 8006d64:	82fb      	strh	r3, [r7, #22]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	441a      	add	r2, r3
 8006d74:	8afb      	ldrh	r3, [r7, #22]
 8006d76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3798      	adds	r7, #152	@ 0x98
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b087      	sub	sp, #28
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	607b      	str	r3, [r7, #4]
 8006d9e:	460b      	mov	r3, r1
 8006da0:	817b      	strh	r3, [r7, #10]
 8006da2:	4613      	mov	r3, r2
 8006da4:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006da6:	897b      	ldrh	r3, [r7, #10]
 8006da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00b      	beq.n	8006dca <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006db2:	897b      	ldrh	r3, [r7, #10]
 8006db4:	f003 0207 	and.w	r2, r3, #7
 8006db8:	4613      	mov	r3, r2
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	4413      	add	r3, r2
 8006dbe:	00db      	lsls	r3, r3, #3
 8006dc0:	3310      	adds	r3, #16
 8006dc2:	68fa      	ldr	r2, [r7, #12]
 8006dc4:	4413      	add	r3, r2
 8006dc6:	617b      	str	r3, [r7, #20]
 8006dc8:	e009      	b.n	8006dde <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006dca:	897a      	ldrh	r2, [r7, #10]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	4413      	add	r3, r2
 8006dd2:	00db      	lsls	r3, r3, #3
 8006dd4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	4413      	add	r3, r2
 8006ddc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006dde:	893b      	ldrh	r3, [r7, #8]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d107      	bne.n	8006df4 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	2200      	movs	r2, #0
 8006de8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	b29a      	uxth	r2, r3
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	80da      	strh	r2, [r3, #6]
 8006df2:	e00b      	b.n	8006e0c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	2201      	movs	r2, #1
 8006df8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	0c1b      	lsrs	r3, r3, #16
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	371c      	adds	r7, #28
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b085      	sub	sp, #20
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	f043 0301 	orr.w	r3, r3, #1
 8006e44:	b29a      	uxth	r2, r3
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	f043 0302 	orr.w	r3, r3, #2
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3714      	adds	r7, #20
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr
	...

08006e70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006e70:	b480      	push	{r7}
 8006e72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006e74:	4b04      	ldr	r3, [pc, #16]	@ (8006e88 <HAL_PWREx_GetVoltageRange+0x18>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	40007000 	.word	0x40007000

08006e8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e9a:	d130      	bne.n	8006efe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e9c:	4b23      	ldr	r3, [pc, #140]	@ (8006f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ea8:	d038      	beq.n	8006f1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006eaa:	4b20      	ldr	r3, [pc, #128]	@ (8006f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8006f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006eb4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006eb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006eba:	4b1d      	ldr	r3, [pc, #116]	@ (8006f30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2232      	movs	r2, #50	@ 0x32
 8006ec0:	fb02 f303 	mul.w	r3, r2, r3
 8006ec4:	4a1b      	ldr	r2, [pc, #108]	@ (8006f34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8006eca:	0c9b      	lsrs	r3, r3, #18
 8006ecc:	3301      	adds	r3, #1
 8006ece:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ed0:	e002      	b.n	8006ed8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ed8:	4b14      	ldr	r3, [pc, #80]	@ (8006f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006eda:	695b      	ldr	r3, [r3, #20]
 8006edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ee4:	d102      	bne.n	8006eec <HAL_PWREx_ControlVoltageScaling+0x60>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d1f2      	bne.n	8006ed2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006eec:	4b0f      	ldr	r3, [pc, #60]	@ (8006f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006eee:	695b      	ldr	r3, [r3, #20]
 8006ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ef8:	d110      	bne.n	8006f1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006efa:	2303      	movs	r3, #3
 8006efc:	e00f      	b.n	8006f1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006efe:	4b0b      	ldr	r3, [pc, #44]	@ (8006f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f0a:	d007      	beq.n	8006f1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006f0c:	4b07      	ldr	r3, [pc, #28]	@ (8006f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006f14:	4a05      	ldr	r2, [pc, #20]	@ (8006f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006f16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006f1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3714      	adds	r7, #20
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	40007000 	.word	0x40007000
 8006f30:	20000134 	.word	0x20000134
 8006f34:	431bde83 	.word	0x431bde83

08006f38 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006f3c:	4b05      	ldr	r3, [pc, #20]	@ (8006f54 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	4a04      	ldr	r2, [pc, #16]	@ (8006f54 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006f42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006f46:	6053      	str	r3, [r2, #4]
}
 8006f48:	bf00      	nop
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	40007000 	.word	0x40007000

08006f58 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b088      	sub	sp, #32
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d102      	bne.n	8006f6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	f000 bc02 	b.w	8007770 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f6c:	4b96      	ldr	r3, [pc, #600]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	f003 030c 	and.w	r3, r3, #12
 8006f74:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f76:	4b94      	ldr	r3, [pc, #592]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	f003 0303 	and.w	r3, r3, #3
 8006f7e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0310 	and.w	r3, r3, #16
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 80e4 	beq.w	8007156 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d007      	beq.n	8006fa4 <HAL_RCC_OscConfig+0x4c>
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	2b0c      	cmp	r3, #12
 8006f98:	f040 808b 	bne.w	80070b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	f040 8087 	bne.w	80070b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006fa4:	4b88      	ldr	r3, [pc, #544]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f003 0302 	and.w	r3, r3, #2
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d005      	beq.n	8006fbc <HAL_RCC_OscConfig+0x64>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	699b      	ldr	r3, [r3, #24]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d101      	bne.n	8006fbc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e3d9      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6a1a      	ldr	r2, [r3, #32]
 8006fc0:	4b81      	ldr	r3, [pc, #516]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0308 	and.w	r3, r3, #8
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d004      	beq.n	8006fd6 <HAL_RCC_OscConfig+0x7e>
 8006fcc:	4b7e      	ldr	r3, [pc, #504]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006fd4:	e005      	b.n	8006fe2 <HAL_RCC_OscConfig+0x8a>
 8006fd6:	4b7c      	ldr	r3, [pc, #496]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8006fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fdc:	091b      	lsrs	r3, r3, #4
 8006fde:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d223      	bcs.n	800702e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a1b      	ldr	r3, [r3, #32]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 fd54 	bl	8007a98 <RCC_SetFlashLatencyFromMSIRange>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d001      	beq.n	8006ffa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e3ba      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006ffa:	4b73      	ldr	r3, [pc, #460]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a72      	ldr	r2, [pc, #456]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007000:	f043 0308 	orr.w	r3, r3, #8
 8007004:	6013      	str	r3, [r2, #0]
 8007006:	4b70      	ldr	r3, [pc, #448]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6a1b      	ldr	r3, [r3, #32]
 8007012:	496d      	ldr	r1, [pc, #436]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007014:	4313      	orrs	r3, r2
 8007016:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007018:	4b6b      	ldr	r3, [pc, #428]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	69db      	ldr	r3, [r3, #28]
 8007024:	021b      	lsls	r3, r3, #8
 8007026:	4968      	ldr	r1, [pc, #416]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007028:	4313      	orrs	r3, r2
 800702a:	604b      	str	r3, [r1, #4]
 800702c:	e025      	b.n	800707a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800702e:	4b66      	ldr	r3, [pc, #408]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a65      	ldr	r2, [pc, #404]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007034:	f043 0308 	orr.w	r3, r3, #8
 8007038:	6013      	str	r3, [r2, #0]
 800703a:	4b63      	ldr	r3, [pc, #396]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6a1b      	ldr	r3, [r3, #32]
 8007046:	4960      	ldr	r1, [pc, #384]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007048:	4313      	orrs	r3, r2
 800704a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800704c:	4b5e      	ldr	r3, [pc, #376]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	69db      	ldr	r3, [r3, #28]
 8007058:	021b      	lsls	r3, r3, #8
 800705a:	495b      	ldr	r1, [pc, #364]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 800705c:	4313      	orrs	r3, r2
 800705e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d109      	bne.n	800707a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	4618      	mov	r0, r3
 800706c:	f000 fd14 	bl	8007a98 <RCC_SetFlashLatencyFromMSIRange>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	e37a      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800707a:	f000 fc81 	bl	8007980 <HAL_RCC_GetSysClockFreq>
 800707e:	4602      	mov	r2, r0
 8007080:	4b51      	ldr	r3, [pc, #324]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	091b      	lsrs	r3, r3, #4
 8007086:	f003 030f 	and.w	r3, r3, #15
 800708a:	4950      	ldr	r1, [pc, #320]	@ (80071cc <HAL_RCC_OscConfig+0x274>)
 800708c:	5ccb      	ldrb	r3, [r1, r3]
 800708e:	f003 031f 	and.w	r3, r3, #31
 8007092:	fa22 f303 	lsr.w	r3, r2, r3
 8007096:	4a4e      	ldr	r2, [pc, #312]	@ (80071d0 <HAL_RCC_OscConfig+0x278>)
 8007098:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800709a:	4b4e      	ldr	r3, [pc, #312]	@ (80071d4 <HAL_RCC_OscConfig+0x27c>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4618      	mov	r0, r3
 80070a0:	f7fe f82e 	bl	8005100 <HAL_InitTick>
 80070a4:	4603      	mov	r3, r0
 80070a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80070a8:	7bfb      	ldrb	r3, [r7, #15]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d052      	beq.n	8007154 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80070ae:	7bfb      	ldrb	r3, [r7, #15]
 80070b0:	e35e      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d032      	beq.n	8007120 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80070ba:	4b43      	ldr	r3, [pc, #268]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a42      	ldr	r2, [pc, #264]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80070c0:	f043 0301 	orr.w	r3, r3, #1
 80070c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80070c6:	f7fe f86b 	bl	80051a0 <HAL_GetTick>
 80070ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80070cc:	e008      	b.n	80070e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80070ce:	f7fe f867 	bl	80051a0 <HAL_GetTick>
 80070d2:	4602      	mov	r2, r0
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	2b02      	cmp	r3, #2
 80070da:	d901      	bls.n	80070e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80070dc:	2303      	movs	r3, #3
 80070de:	e347      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80070e0:	4b39      	ldr	r3, [pc, #228]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f003 0302 	and.w	r3, r3, #2
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d0f0      	beq.n	80070ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80070ec:	4b36      	ldr	r3, [pc, #216]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a35      	ldr	r2, [pc, #212]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80070f2:	f043 0308 	orr.w	r3, r3, #8
 80070f6:	6013      	str	r3, [r2, #0]
 80070f8:	4b33      	ldr	r3, [pc, #204]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	4930      	ldr	r1, [pc, #192]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007106:	4313      	orrs	r3, r2
 8007108:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800710a:	4b2f      	ldr	r3, [pc, #188]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	69db      	ldr	r3, [r3, #28]
 8007116:	021b      	lsls	r3, r3, #8
 8007118:	492b      	ldr	r1, [pc, #172]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 800711a:	4313      	orrs	r3, r2
 800711c:	604b      	str	r3, [r1, #4]
 800711e:	e01a      	b.n	8007156 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007120:	4b29      	ldr	r3, [pc, #164]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a28      	ldr	r2, [pc, #160]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007126:	f023 0301 	bic.w	r3, r3, #1
 800712a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800712c:	f7fe f838 	bl	80051a0 <HAL_GetTick>
 8007130:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007132:	e008      	b.n	8007146 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007134:	f7fe f834 	bl	80051a0 <HAL_GetTick>
 8007138:	4602      	mov	r2, r0
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	1ad3      	subs	r3, r2, r3
 800713e:	2b02      	cmp	r3, #2
 8007140:	d901      	bls.n	8007146 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007142:	2303      	movs	r3, #3
 8007144:	e314      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007146:	4b20      	ldr	r3, [pc, #128]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0302 	and.w	r3, r3, #2
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1f0      	bne.n	8007134 <HAL_RCC_OscConfig+0x1dc>
 8007152:	e000      	b.n	8007156 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007154:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 0301 	and.w	r3, r3, #1
 800715e:	2b00      	cmp	r3, #0
 8007160:	d073      	beq.n	800724a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	2b08      	cmp	r3, #8
 8007166:	d005      	beq.n	8007174 <HAL_RCC_OscConfig+0x21c>
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	2b0c      	cmp	r3, #12
 800716c:	d10e      	bne.n	800718c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	2b03      	cmp	r3, #3
 8007172:	d10b      	bne.n	800718c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007174:	4b14      	ldr	r3, [pc, #80]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800717c:	2b00      	cmp	r3, #0
 800717e:	d063      	beq.n	8007248 <HAL_RCC_OscConfig+0x2f0>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d15f      	bne.n	8007248 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e2f1      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007194:	d106      	bne.n	80071a4 <HAL_RCC_OscConfig+0x24c>
 8007196:	4b0c      	ldr	r3, [pc, #48]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a0b      	ldr	r2, [pc, #44]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 800719c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071a0:	6013      	str	r3, [r2, #0]
 80071a2:	e025      	b.n	80071f0 <HAL_RCC_OscConfig+0x298>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80071ac:	d114      	bne.n	80071d8 <HAL_RCC_OscConfig+0x280>
 80071ae:	4b06      	ldr	r3, [pc, #24]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a05      	ldr	r2, [pc, #20]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80071b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80071b8:	6013      	str	r3, [r2, #0]
 80071ba:	4b03      	ldr	r3, [pc, #12]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a02      	ldr	r2, [pc, #8]	@ (80071c8 <HAL_RCC_OscConfig+0x270>)
 80071c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071c4:	6013      	str	r3, [r2, #0]
 80071c6:	e013      	b.n	80071f0 <HAL_RCC_OscConfig+0x298>
 80071c8:	40021000 	.word	0x40021000
 80071cc:	0800bc3c 	.word	0x0800bc3c
 80071d0:	20000134 	.word	0x20000134
 80071d4:	20000138 	.word	0x20000138
 80071d8:	4ba0      	ldr	r3, [pc, #640]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a9f      	ldr	r2, [pc, #636]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80071de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071e2:	6013      	str	r3, [r2, #0]
 80071e4:	4b9d      	ldr	r3, [pc, #628]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a9c      	ldr	r2, [pc, #624]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80071ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80071ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d013      	beq.n	8007220 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071f8:	f7fd ffd2 	bl	80051a0 <HAL_GetTick>
 80071fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071fe:	e008      	b.n	8007212 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007200:	f7fd ffce 	bl	80051a0 <HAL_GetTick>
 8007204:	4602      	mov	r2, r0
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	2b64      	cmp	r3, #100	@ 0x64
 800720c:	d901      	bls.n	8007212 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800720e:	2303      	movs	r3, #3
 8007210:	e2ae      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007212:	4b92      	ldr	r3, [pc, #584]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800721a:	2b00      	cmp	r3, #0
 800721c:	d0f0      	beq.n	8007200 <HAL_RCC_OscConfig+0x2a8>
 800721e:	e014      	b.n	800724a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007220:	f7fd ffbe 	bl	80051a0 <HAL_GetTick>
 8007224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007226:	e008      	b.n	800723a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007228:	f7fd ffba 	bl	80051a0 <HAL_GetTick>
 800722c:	4602      	mov	r2, r0
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	1ad3      	subs	r3, r2, r3
 8007232:	2b64      	cmp	r3, #100	@ 0x64
 8007234:	d901      	bls.n	800723a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	e29a      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800723a:	4b88      	ldr	r3, [pc, #544]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1f0      	bne.n	8007228 <HAL_RCC_OscConfig+0x2d0>
 8007246:	e000      	b.n	800724a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0302 	and.w	r3, r3, #2
 8007252:	2b00      	cmp	r3, #0
 8007254:	d060      	beq.n	8007318 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	2b04      	cmp	r3, #4
 800725a:	d005      	beq.n	8007268 <HAL_RCC_OscConfig+0x310>
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	2b0c      	cmp	r3, #12
 8007260:	d119      	bne.n	8007296 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	2b02      	cmp	r3, #2
 8007266:	d116      	bne.n	8007296 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007268:	4b7c      	ldr	r3, [pc, #496]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007270:	2b00      	cmp	r3, #0
 8007272:	d005      	beq.n	8007280 <HAL_RCC_OscConfig+0x328>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d101      	bne.n	8007280 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e277      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007280:	4b76      	ldr	r3, [pc, #472]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	691b      	ldr	r3, [r3, #16]
 800728c:	061b      	lsls	r3, r3, #24
 800728e:	4973      	ldr	r1, [pc, #460]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007290:	4313      	orrs	r3, r2
 8007292:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007294:	e040      	b.n	8007318 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d023      	beq.n	80072e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800729e:	4b6f      	ldr	r3, [pc, #444]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a6e      	ldr	r2, [pc, #440]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80072a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072aa:	f7fd ff79 	bl	80051a0 <HAL_GetTick>
 80072ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072b0:	e008      	b.n	80072c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072b2:	f7fd ff75 	bl	80051a0 <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d901      	bls.n	80072c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80072c0:	2303      	movs	r3, #3
 80072c2:	e255      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072c4:	4b65      	ldr	r3, [pc, #404]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d0f0      	beq.n	80072b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072d0:	4b62      	ldr	r3, [pc, #392]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	061b      	lsls	r3, r3, #24
 80072de:	495f      	ldr	r1, [pc, #380]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80072e0:	4313      	orrs	r3, r2
 80072e2:	604b      	str	r3, [r1, #4]
 80072e4:	e018      	b.n	8007318 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80072e6:	4b5d      	ldr	r3, [pc, #372]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a5c      	ldr	r2, [pc, #368]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80072ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f2:	f7fd ff55 	bl	80051a0 <HAL_GetTick>
 80072f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80072f8:	e008      	b.n	800730c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072fa:	f7fd ff51 	bl	80051a0 <HAL_GetTick>
 80072fe:	4602      	mov	r2, r0
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	1ad3      	subs	r3, r2, r3
 8007304:	2b02      	cmp	r3, #2
 8007306:	d901      	bls.n	800730c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007308:	2303      	movs	r3, #3
 800730a:	e231      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800730c:	4b53      	ldr	r3, [pc, #332]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1f0      	bne.n	80072fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f003 0308 	and.w	r3, r3, #8
 8007320:	2b00      	cmp	r3, #0
 8007322:	d03c      	beq.n	800739e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	695b      	ldr	r3, [r3, #20]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d01c      	beq.n	8007366 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800732c:	4b4b      	ldr	r3, [pc, #300]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 800732e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007332:	4a4a      	ldr	r2, [pc, #296]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007334:	f043 0301 	orr.w	r3, r3, #1
 8007338:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800733c:	f7fd ff30 	bl	80051a0 <HAL_GetTick>
 8007340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007342:	e008      	b.n	8007356 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007344:	f7fd ff2c 	bl	80051a0 <HAL_GetTick>
 8007348:	4602      	mov	r2, r0
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	2b02      	cmp	r3, #2
 8007350:	d901      	bls.n	8007356 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007352:	2303      	movs	r3, #3
 8007354:	e20c      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007356:	4b41      	ldr	r3, [pc, #260]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007358:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800735c:	f003 0302 	and.w	r3, r3, #2
 8007360:	2b00      	cmp	r3, #0
 8007362:	d0ef      	beq.n	8007344 <HAL_RCC_OscConfig+0x3ec>
 8007364:	e01b      	b.n	800739e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007366:	4b3d      	ldr	r3, [pc, #244]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007368:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800736c:	4a3b      	ldr	r2, [pc, #236]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 800736e:	f023 0301 	bic.w	r3, r3, #1
 8007372:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007376:	f7fd ff13 	bl	80051a0 <HAL_GetTick>
 800737a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800737c:	e008      	b.n	8007390 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800737e:	f7fd ff0f 	bl	80051a0 <HAL_GetTick>
 8007382:	4602      	mov	r2, r0
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	2b02      	cmp	r3, #2
 800738a:	d901      	bls.n	8007390 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800738c:	2303      	movs	r3, #3
 800738e:	e1ef      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007390:	4b32      	ldr	r3, [pc, #200]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007392:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007396:	f003 0302 	and.w	r3, r3, #2
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1ef      	bne.n	800737e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0304 	and.w	r3, r3, #4
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	f000 80a6 	beq.w	80074f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073ac:	2300      	movs	r3, #0
 80073ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80073b0:	4b2a      	ldr	r3, [pc, #168]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80073b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d10d      	bne.n	80073d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073bc:	4b27      	ldr	r3, [pc, #156]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80073be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073c0:	4a26      	ldr	r2, [pc, #152]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80073c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80073c8:	4b24      	ldr	r3, [pc, #144]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 80073ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073d0:	60bb      	str	r3, [r7, #8]
 80073d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80073d4:	2301      	movs	r3, #1
 80073d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80073d8:	4b21      	ldr	r3, [pc, #132]	@ (8007460 <HAL_RCC_OscConfig+0x508>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d118      	bne.n	8007416 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80073e4:	4b1e      	ldr	r3, [pc, #120]	@ (8007460 <HAL_RCC_OscConfig+0x508>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007460 <HAL_RCC_OscConfig+0x508>)
 80073ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80073f0:	f7fd fed6 	bl	80051a0 <HAL_GetTick>
 80073f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80073f6:	e008      	b.n	800740a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073f8:	f7fd fed2 	bl	80051a0 <HAL_GetTick>
 80073fc:	4602      	mov	r2, r0
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	1ad3      	subs	r3, r2, r3
 8007402:	2b02      	cmp	r3, #2
 8007404:	d901      	bls.n	800740a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007406:	2303      	movs	r3, #3
 8007408:	e1b2      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800740a:	4b15      	ldr	r3, [pc, #84]	@ (8007460 <HAL_RCC_OscConfig+0x508>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007412:	2b00      	cmp	r3, #0
 8007414:	d0f0      	beq.n	80073f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d108      	bne.n	8007430 <HAL_RCC_OscConfig+0x4d8>
 800741e:	4b0f      	ldr	r3, [pc, #60]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007424:	4a0d      	ldr	r2, [pc, #52]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007426:	f043 0301 	orr.w	r3, r3, #1
 800742a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800742e:	e029      	b.n	8007484 <HAL_RCC_OscConfig+0x52c>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	2b05      	cmp	r3, #5
 8007436:	d115      	bne.n	8007464 <HAL_RCC_OscConfig+0x50c>
 8007438:	4b08      	ldr	r3, [pc, #32]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 800743a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800743e:	4a07      	ldr	r2, [pc, #28]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007440:	f043 0304 	orr.w	r3, r3, #4
 8007444:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007448:	4b04      	ldr	r3, [pc, #16]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 800744a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800744e:	4a03      	ldr	r2, [pc, #12]	@ (800745c <HAL_RCC_OscConfig+0x504>)
 8007450:	f043 0301 	orr.w	r3, r3, #1
 8007454:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007458:	e014      	b.n	8007484 <HAL_RCC_OscConfig+0x52c>
 800745a:	bf00      	nop
 800745c:	40021000 	.word	0x40021000
 8007460:	40007000 	.word	0x40007000
 8007464:	4b9a      	ldr	r3, [pc, #616]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800746a:	4a99      	ldr	r2, [pc, #612]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800746c:	f023 0301 	bic.w	r3, r3, #1
 8007470:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007474:	4b96      	ldr	r3, [pc, #600]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800747a:	4a95      	ldr	r2, [pc, #596]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800747c:	f023 0304 	bic.w	r3, r3, #4
 8007480:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d016      	beq.n	80074ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800748c:	f7fd fe88 	bl	80051a0 <HAL_GetTick>
 8007490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007492:	e00a      	b.n	80074aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007494:	f7fd fe84 	bl	80051a0 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d901      	bls.n	80074aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e162      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074aa:	4b89      	ldr	r3, [pc, #548]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 80074ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074b0:	f003 0302 	and.w	r3, r3, #2
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d0ed      	beq.n	8007494 <HAL_RCC_OscConfig+0x53c>
 80074b8:	e015      	b.n	80074e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074ba:	f7fd fe71 	bl	80051a0 <HAL_GetTick>
 80074be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80074c0:	e00a      	b.n	80074d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074c2:	f7fd fe6d 	bl	80051a0 <HAL_GetTick>
 80074c6:	4602      	mov	r2, r0
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d901      	bls.n	80074d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80074d4:	2303      	movs	r3, #3
 80074d6:	e14b      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80074d8:	4b7d      	ldr	r3, [pc, #500]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 80074da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074de:	f003 0302 	and.w	r3, r3, #2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1ed      	bne.n	80074c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80074e6:	7ffb      	ldrb	r3, [r7, #31]
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d105      	bne.n	80074f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074ec:	4b78      	ldr	r3, [pc, #480]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 80074ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074f0:	4a77      	ldr	r2, [pc, #476]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 80074f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0320 	and.w	r3, r3, #32
 8007500:	2b00      	cmp	r3, #0
 8007502:	d03c      	beq.n	800757e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007508:	2b00      	cmp	r3, #0
 800750a:	d01c      	beq.n	8007546 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800750c:	4b70      	ldr	r3, [pc, #448]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800750e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007512:	4a6f      	ldr	r2, [pc, #444]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007514:	f043 0301 	orr.w	r3, r3, #1
 8007518:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800751c:	f7fd fe40 	bl	80051a0 <HAL_GetTick>
 8007520:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007522:	e008      	b.n	8007536 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007524:	f7fd fe3c 	bl	80051a0 <HAL_GetTick>
 8007528:	4602      	mov	r2, r0
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	1ad3      	subs	r3, r2, r3
 800752e:	2b02      	cmp	r3, #2
 8007530:	d901      	bls.n	8007536 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007532:	2303      	movs	r3, #3
 8007534:	e11c      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007536:	4b66      	ldr	r3, [pc, #408]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007538:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800753c:	f003 0302 	and.w	r3, r3, #2
 8007540:	2b00      	cmp	r3, #0
 8007542:	d0ef      	beq.n	8007524 <HAL_RCC_OscConfig+0x5cc>
 8007544:	e01b      	b.n	800757e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007546:	4b62      	ldr	r3, [pc, #392]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007548:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800754c:	4a60      	ldr	r2, [pc, #384]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800754e:	f023 0301 	bic.w	r3, r3, #1
 8007552:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007556:	f7fd fe23 	bl	80051a0 <HAL_GetTick>
 800755a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800755c:	e008      	b.n	8007570 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800755e:	f7fd fe1f 	bl	80051a0 <HAL_GetTick>
 8007562:	4602      	mov	r2, r0
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	1ad3      	subs	r3, r2, r3
 8007568:	2b02      	cmp	r3, #2
 800756a:	d901      	bls.n	8007570 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800756c:	2303      	movs	r3, #3
 800756e:	e0ff      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007570:	4b57      	ldr	r3, [pc, #348]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007572:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007576:	f003 0302 	and.w	r3, r3, #2
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1ef      	bne.n	800755e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007582:	2b00      	cmp	r3, #0
 8007584:	f000 80f3 	beq.w	800776e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800758c:	2b02      	cmp	r3, #2
 800758e:	f040 80c9 	bne.w	8007724 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007592:	4b4f      	ldr	r3, [pc, #316]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	f003 0203 	and.w	r2, r3, #3
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d12c      	bne.n	8007600 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075b0:	3b01      	subs	r3, #1
 80075b2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d123      	bne.n	8007600 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075c2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d11b      	bne.n	8007600 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d113      	bne.n	8007600 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e2:	085b      	lsrs	r3, r3, #1
 80075e4:	3b01      	subs	r3, #1
 80075e6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d109      	bne.n	8007600 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f6:	085b      	lsrs	r3, r3, #1
 80075f8:	3b01      	subs	r3, #1
 80075fa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d06b      	beq.n	80076d8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	2b0c      	cmp	r3, #12
 8007604:	d062      	beq.n	80076cc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007606:	4b32      	ldr	r3, [pc, #200]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800760e:	2b00      	cmp	r3, #0
 8007610:	d001      	beq.n	8007616 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e0ac      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007616:	4b2e      	ldr	r3, [pc, #184]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a2d      	ldr	r2, [pc, #180]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800761c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007620:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007622:	f7fd fdbd 	bl	80051a0 <HAL_GetTick>
 8007626:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007628:	e008      	b.n	800763c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800762a:	f7fd fdb9 	bl	80051a0 <HAL_GetTick>
 800762e:	4602      	mov	r2, r0
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	1ad3      	subs	r3, r2, r3
 8007634:	2b02      	cmp	r3, #2
 8007636:	d901      	bls.n	800763c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	e099      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800763c:	4b24      	ldr	r3, [pc, #144]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007644:	2b00      	cmp	r3, #0
 8007646:	d1f0      	bne.n	800762a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007648:	4b21      	ldr	r3, [pc, #132]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800764a:	68da      	ldr	r2, [r3, #12]
 800764c:	4b21      	ldr	r3, [pc, #132]	@ (80076d4 <HAL_RCC_OscConfig+0x77c>)
 800764e:	4013      	ands	r3, r2
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007654:	687a      	ldr	r2, [r7, #4]
 8007656:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007658:	3a01      	subs	r2, #1
 800765a:	0112      	lsls	r2, r2, #4
 800765c:	4311      	orrs	r1, r2
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007662:	0212      	lsls	r2, r2, #8
 8007664:	4311      	orrs	r1, r2
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800766a:	0852      	lsrs	r2, r2, #1
 800766c:	3a01      	subs	r2, #1
 800766e:	0552      	lsls	r2, r2, #21
 8007670:	4311      	orrs	r1, r2
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007676:	0852      	lsrs	r2, r2, #1
 8007678:	3a01      	subs	r2, #1
 800767a:	0652      	lsls	r2, r2, #25
 800767c:	4311      	orrs	r1, r2
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007682:	06d2      	lsls	r2, r2, #27
 8007684:	430a      	orrs	r2, r1
 8007686:	4912      	ldr	r1, [pc, #72]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007688:	4313      	orrs	r3, r2
 800768a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800768c:	4b10      	ldr	r3, [pc, #64]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a0f      	ldr	r2, [pc, #60]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 8007692:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007696:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007698:	4b0d      	ldr	r3, [pc, #52]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	4a0c      	ldr	r2, [pc, #48]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 800769e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80076a4:	f7fd fd7c 	bl	80051a0 <HAL_GetTick>
 80076a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076aa:	e008      	b.n	80076be <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076ac:	f7fd fd78 	bl	80051a0 <HAL_GetTick>
 80076b0:	4602      	mov	r2, r0
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	d901      	bls.n	80076be <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e058      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076be:	4b04      	ldr	r3, [pc, #16]	@ (80076d0 <HAL_RCC_OscConfig+0x778>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d0f0      	beq.n	80076ac <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80076ca:	e050      	b.n	800776e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e04f      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
 80076d0:	40021000 	.word	0x40021000
 80076d4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076d8:	4b27      	ldr	r3, [pc, #156]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d144      	bne.n	800776e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80076e4:	4b24      	ldr	r3, [pc, #144]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a23      	ldr	r2, [pc, #140]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 80076ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80076f0:	4b21      	ldr	r3, [pc, #132]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	4a20      	ldr	r2, [pc, #128]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 80076f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80076fc:	f7fd fd50 	bl	80051a0 <HAL_GetTick>
 8007700:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007702:	e008      	b.n	8007716 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007704:	f7fd fd4c 	bl	80051a0 <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	2b02      	cmp	r3, #2
 8007710:	d901      	bls.n	8007716 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e02c      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007716:	4b18      	ldr	r3, [pc, #96]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800771e:	2b00      	cmp	r3, #0
 8007720:	d0f0      	beq.n	8007704 <HAL_RCC_OscConfig+0x7ac>
 8007722:	e024      	b.n	800776e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007724:	69bb      	ldr	r3, [r7, #24]
 8007726:	2b0c      	cmp	r3, #12
 8007728:	d01f      	beq.n	800776a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800772a:	4b13      	ldr	r3, [pc, #76]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a12      	ldr	r2, [pc, #72]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 8007730:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007734:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007736:	f7fd fd33 	bl	80051a0 <HAL_GetTick>
 800773a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800773c:	e008      	b.n	8007750 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800773e:	f7fd fd2f 	bl	80051a0 <HAL_GetTick>
 8007742:	4602      	mov	r2, r0
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	1ad3      	subs	r3, r2, r3
 8007748:	2b02      	cmp	r3, #2
 800774a:	d901      	bls.n	8007750 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	e00f      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007750:	4b09      	ldr	r3, [pc, #36]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1f0      	bne.n	800773e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800775c:	4b06      	ldr	r3, [pc, #24]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 800775e:	68da      	ldr	r2, [r3, #12]
 8007760:	4905      	ldr	r1, [pc, #20]	@ (8007778 <HAL_RCC_OscConfig+0x820>)
 8007762:	4b06      	ldr	r3, [pc, #24]	@ (800777c <HAL_RCC_OscConfig+0x824>)
 8007764:	4013      	ands	r3, r2
 8007766:	60cb      	str	r3, [r1, #12]
 8007768:	e001      	b.n	800776e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	e000      	b.n	8007770 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3720      	adds	r7, #32
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}
 8007778:	40021000 	.word	0x40021000
 800777c:	feeefffc 	.word	0xfeeefffc

08007780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d101      	bne.n	8007794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	e0e7      	b.n	8007964 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007794:	4b75      	ldr	r3, [pc, #468]	@ (800796c <HAL_RCC_ClockConfig+0x1ec>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f003 0307 	and.w	r3, r3, #7
 800779c:	683a      	ldr	r2, [r7, #0]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d910      	bls.n	80077c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077a2:	4b72      	ldr	r3, [pc, #456]	@ (800796c <HAL_RCC_ClockConfig+0x1ec>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f023 0207 	bic.w	r2, r3, #7
 80077aa:	4970      	ldr	r1, [pc, #448]	@ (800796c <HAL_RCC_ClockConfig+0x1ec>)
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	4313      	orrs	r3, r2
 80077b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077b2:	4b6e      	ldr	r3, [pc, #440]	@ (800796c <HAL_RCC_ClockConfig+0x1ec>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 0307 	and.w	r3, r3, #7
 80077ba:	683a      	ldr	r2, [r7, #0]
 80077bc:	429a      	cmp	r2, r3
 80077be:	d001      	beq.n	80077c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e0cf      	b.n	8007964 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0302 	and.w	r3, r3, #2
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d010      	beq.n	80077f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	689a      	ldr	r2, [r3, #8]
 80077d4:	4b66      	ldr	r3, [pc, #408]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80077dc:	429a      	cmp	r2, r3
 80077de:	d908      	bls.n	80077f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077e0:	4b63      	ldr	r3, [pc, #396]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	4960      	ldr	r1, [pc, #384]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 80077ee:	4313      	orrs	r3, r2
 80077f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 0301 	and.w	r3, r3, #1
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d04c      	beq.n	8007898 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	2b03      	cmp	r3, #3
 8007804:	d107      	bne.n	8007816 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007806:	4b5a      	ldr	r3, [pc, #360]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800780e:	2b00      	cmp	r3, #0
 8007810:	d121      	bne.n	8007856 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e0a6      	b.n	8007964 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	2b02      	cmp	r3, #2
 800781c:	d107      	bne.n	800782e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800781e:	4b54      	ldr	r3, [pc, #336]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007826:	2b00      	cmp	r3, #0
 8007828:	d115      	bne.n	8007856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e09a      	b.n	8007964 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d107      	bne.n	8007846 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007836:	4b4e      	ldr	r3, [pc, #312]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f003 0302 	and.w	r3, r3, #2
 800783e:	2b00      	cmp	r3, #0
 8007840:	d109      	bne.n	8007856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e08e      	b.n	8007964 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007846:	4b4a      	ldr	r3, [pc, #296]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800784e:	2b00      	cmp	r3, #0
 8007850:	d101      	bne.n	8007856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e086      	b.n	8007964 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007856:	4b46      	ldr	r3, [pc, #280]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	f023 0203 	bic.w	r2, r3, #3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	4943      	ldr	r1, [pc, #268]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007864:	4313      	orrs	r3, r2
 8007866:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007868:	f7fd fc9a 	bl	80051a0 <HAL_GetTick>
 800786c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800786e:	e00a      	b.n	8007886 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007870:	f7fd fc96 	bl	80051a0 <HAL_GetTick>
 8007874:	4602      	mov	r2, r0
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800787e:	4293      	cmp	r3, r2
 8007880:	d901      	bls.n	8007886 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e06e      	b.n	8007964 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007886:	4b3a      	ldr	r3, [pc, #232]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007888:	689b      	ldr	r3, [r3, #8]
 800788a:	f003 020c 	and.w	r2, r3, #12
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	429a      	cmp	r2, r3
 8007896:	d1eb      	bne.n	8007870 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f003 0302 	and.w	r3, r3, #2
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d010      	beq.n	80078c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689a      	ldr	r2, [r3, #8]
 80078a8:	4b31      	ldr	r3, [pc, #196]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d208      	bcs.n	80078c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078b4:	4b2e      	ldr	r3, [pc, #184]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	492b      	ldr	r1, [pc, #172]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 80078c2:	4313      	orrs	r3, r2
 80078c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078c6:	4b29      	ldr	r3, [pc, #164]	@ (800796c <HAL_RCC_ClockConfig+0x1ec>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f003 0307 	and.w	r3, r3, #7
 80078ce:	683a      	ldr	r2, [r7, #0]
 80078d0:	429a      	cmp	r2, r3
 80078d2:	d210      	bcs.n	80078f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078d4:	4b25      	ldr	r3, [pc, #148]	@ (800796c <HAL_RCC_ClockConfig+0x1ec>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f023 0207 	bic.w	r2, r3, #7
 80078dc:	4923      	ldr	r1, [pc, #140]	@ (800796c <HAL_RCC_ClockConfig+0x1ec>)
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078e4:	4b21      	ldr	r3, [pc, #132]	@ (800796c <HAL_RCC_ClockConfig+0x1ec>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0307 	and.w	r3, r3, #7
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d001      	beq.n	80078f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	e036      	b.n	8007964 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f003 0304 	and.w	r3, r3, #4
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d008      	beq.n	8007914 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007902:	4b1b      	ldr	r3, [pc, #108]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	4918      	ldr	r1, [pc, #96]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007910:	4313      	orrs	r3, r2
 8007912:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f003 0308 	and.w	r3, r3, #8
 800791c:	2b00      	cmp	r3, #0
 800791e:	d009      	beq.n	8007934 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007920:	4b13      	ldr	r3, [pc, #76]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	691b      	ldr	r3, [r3, #16]
 800792c:	00db      	lsls	r3, r3, #3
 800792e:	4910      	ldr	r1, [pc, #64]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 8007930:	4313      	orrs	r3, r2
 8007932:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007934:	f000 f824 	bl	8007980 <HAL_RCC_GetSysClockFreq>
 8007938:	4602      	mov	r2, r0
 800793a:	4b0d      	ldr	r3, [pc, #52]	@ (8007970 <HAL_RCC_ClockConfig+0x1f0>)
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	091b      	lsrs	r3, r3, #4
 8007940:	f003 030f 	and.w	r3, r3, #15
 8007944:	490b      	ldr	r1, [pc, #44]	@ (8007974 <HAL_RCC_ClockConfig+0x1f4>)
 8007946:	5ccb      	ldrb	r3, [r1, r3]
 8007948:	f003 031f 	and.w	r3, r3, #31
 800794c:	fa22 f303 	lsr.w	r3, r2, r3
 8007950:	4a09      	ldr	r2, [pc, #36]	@ (8007978 <HAL_RCC_ClockConfig+0x1f8>)
 8007952:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007954:	4b09      	ldr	r3, [pc, #36]	@ (800797c <HAL_RCC_ClockConfig+0x1fc>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4618      	mov	r0, r3
 800795a:	f7fd fbd1 	bl	8005100 <HAL_InitTick>
 800795e:	4603      	mov	r3, r0
 8007960:	72fb      	strb	r3, [r7, #11]

  return status;
 8007962:	7afb      	ldrb	r3, [r7, #11]
}
 8007964:	4618      	mov	r0, r3
 8007966:	3710      	adds	r7, #16
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}
 800796c:	40022000 	.word	0x40022000
 8007970:	40021000 	.word	0x40021000
 8007974:	0800bc3c 	.word	0x0800bc3c
 8007978:	20000134 	.word	0x20000134
 800797c:	20000138 	.word	0x20000138

08007980 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007980:	b480      	push	{r7}
 8007982:	b089      	sub	sp, #36	@ 0x24
 8007984:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007986:	2300      	movs	r3, #0
 8007988:	61fb      	str	r3, [r7, #28]
 800798a:	2300      	movs	r3, #0
 800798c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800798e:	4b3e      	ldr	r3, [pc, #248]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	f003 030c 	and.w	r3, r3, #12
 8007996:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007998:	4b3b      	ldr	r3, [pc, #236]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x108>)
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	f003 0303 	and.w	r3, r3, #3
 80079a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d005      	beq.n	80079b4 <HAL_RCC_GetSysClockFreq+0x34>
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	2b0c      	cmp	r3, #12
 80079ac:	d121      	bne.n	80079f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d11e      	bne.n	80079f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80079b4:	4b34      	ldr	r3, [pc, #208]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f003 0308 	and.w	r3, r3, #8
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d107      	bne.n	80079d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80079c0:	4b31      	ldr	r3, [pc, #196]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80079c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079c6:	0a1b      	lsrs	r3, r3, #8
 80079c8:	f003 030f 	and.w	r3, r3, #15
 80079cc:	61fb      	str	r3, [r7, #28]
 80079ce:	e005      	b.n	80079dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80079d0:	4b2d      	ldr	r3, [pc, #180]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	091b      	lsrs	r3, r3, #4
 80079d6:	f003 030f 	and.w	r3, r3, #15
 80079da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80079dc:	4a2b      	ldr	r2, [pc, #172]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0x10c>)
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10d      	bne.n	8007a08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80079f0:	e00a      	b.n	8007a08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	2b04      	cmp	r3, #4
 80079f6:	d102      	bne.n	80079fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80079f8:	4b25      	ldr	r3, [pc, #148]	@ (8007a90 <HAL_RCC_GetSysClockFreq+0x110>)
 80079fa:	61bb      	str	r3, [r7, #24]
 80079fc:	e004      	b.n	8007a08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	2b08      	cmp	r3, #8
 8007a02:	d101      	bne.n	8007a08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007a04:	4b23      	ldr	r3, [pc, #140]	@ (8007a94 <HAL_RCC_GetSysClockFreq+0x114>)
 8007a06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	2b0c      	cmp	r3, #12
 8007a0c:	d134      	bne.n	8007a78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a10:	68db      	ldr	r3, [r3, #12]
 8007a12:	f003 0303 	and.w	r3, r3, #3
 8007a16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d003      	beq.n	8007a26 <HAL_RCC_GetSysClockFreq+0xa6>
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	2b03      	cmp	r3, #3
 8007a22:	d003      	beq.n	8007a2c <HAL_RCC_GetSysClockFreq+0xac>
 8007a24:	e005      	b.n	8007a32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007a26:	4b1a      	ldr	r3, [pc, #104]	@ (8007a90 <HAL_RCC_GetSysClockFreq+0x110>)
 8007a28:	617b      	str	r3, [r7, #20]
      break;
 8007a2a:	e005      	b.n	8007a38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007a2c:	4b19      	ldr	r3, [pc, #100]	@ (8007a94 <HAL_RCC_GetSysClockFreq+0x114>)
 8007a2e:	617b      	str	r3, [r7, #20]
      break;
 8007a30:	e002      	b.n	8007a38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	617b      	str	r3, [r7, #20]
      break;
 8007a36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a38:	4b13      	ldr	r3, [pc, #76]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	091b      	lsrs	r3, r3, #4
 8007a3e:	f003 0307 	and.w	r3, r3, #7
 8007a42:	3301      	adds	r3, #1
 8007a44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007a46:	4b10      	ldr	r3, [pc, #64]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	0a1b      	lsrs	r3, r3, #8
 8007a4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a50:	697a      	ldr	r2, [r7, #20]
 8007a52:	fb03 f202 	mul.w	r2, r3, r2
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	0e5b      	lsrs	r3, r3, #25
 8007a64:	f003 0303 	and.w	r3, r3, #3
 8007a68:	3301      	adds	r3, #1
 8007a6a:	005b      	lsls	r3, r3, #1
 8007a6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007a6e:	697a      	ldr	r2, [r7, #20]
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007a78:	69bb      	ldr	r3, [r7, #24]
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3724      	adds	r7, #36	@ 0x24
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	40021000 	.word	0x40021000
 8007a8c:	0800bc4c 	.word	0x0800bc4c
 8007a90:	00f42400 	.word	0x00f42400
 8007a94:	007a1200 	.word	0x007a1200

08007a98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b086      	sub	sp, #24
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007aa4:	4b2a      	ldr	r3, [pc, #168]	@ (8007b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d003      	beq.n	8007ab8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007ab0:	f7ff f9de 	bl	8006e70 <HAL_PWREx_GetVoltageRange>
 8007ab4:	6178      	str	r0, [r7, #20]
 8007ab6:	e014      	b.n	8007ae2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007ab8:	4b25      	ldr	r3, [pc, #148]	@ (8007b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007abc:	4a24      	ldr	r2, [pc, #144]	@ (8007b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007abe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ac2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ac4:	4b22      	ldr	r3, [pc, #136]	@ (8007b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ac8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007acc:	60fb      	str	r3, [r7, #12]
 8007ace:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007ad0:	f7ff f9ce 	bl	8006e70 <HAL_PWREx_GetVoltageRange>
 8007ad4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8007b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ada:	4a1d      	ldr	r2, [pc, #116]	@ (8007b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007adc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ae0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ae8:	d10b      	bne.n	8007b02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2b80      	cmp	r3, #128	@ 0x80
 8007aee:	d919      	bls.n	8007b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2ba0      	cmp	r3, #160	@ 0xa0
 8007af4:	d902      	bls.n	8007afc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007af6:	2302      	movs	r3, #2
 8007af8:	613b      	str	r3, [r7, #16]
 8007afa:	e013      	b.n	8007b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007afc:	2301      	movs	r3, #1
 8007afe:	613b      	str	r3, [r7, #16]
 8007b00:	e010      	b.n	8007b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2b80      	cmp	r3, #128	@ 0x80
 8007b06:	d902      	bls.n	8007b0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007b08:	2303      	movs	r3, #3
 8007b0a:	613b      	str	r3, [r7, #16]
 8007b0c:	e00a      	b.n	8007b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2b80      	cmp	r3, #128	@ 0x80
 8007b12:	d102      	bne.n	8007b1a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007b14:	2302      	movs	r3, #2
 8007b16:	613b      	str	r3, [r7, #16]
 8007b18:	e004      	b.n	8007b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2b70      	cmp	r3, #112	@ 0x70
 8007b1e:	d101      	bne.n	8007b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007b20:	2301      	movs	r3, #1
 8007b22:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007b24:	4b0b      	ldr	r3, [pc, #44]	@ (8007b54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f023 0207 	bic.w	r2, r3, #7
 8007b2c:	4909      	ldr	r1, [pc, #36]	@ (8007b54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	4313      	orrs	r3, r2
 8007b32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007b34:	4b07      	ldr	r3, [pc, #28]	@ (8007b54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 0307 	and.w	r3, r3, #7
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d001      	beq.n	8007b46 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	e000      	b.n	8007b48 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3718      	adds	r7, #24
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	40021000 	.word	0x40021000
 8007b54:	40022000 	.word	0x40022000

08007b58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b086      	sub	sp, #24
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007b60:	2300      	movs	r3, #0
 8007b62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007b64:	2300      	movs	r3, #0
 8007b66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d031      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b78:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007b7c:	d01a      	beq.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8007b7e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007b82:	d814      	bhi.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d009      	beq.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007b88:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007b8c:	d10f      	bne.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8007b8e:	4b5d      	ldr	r3, [pc, #372]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	4a5c      	ldr	r2, [pc, #368]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007b94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b98:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007b9a:	e00c      	b.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	3304      	adds	r3, #4
 8007ba0:	2100      	movs	r1, #0
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f000 f9ce 	bl	8007f44 <RCCEx_PLLSAI1_Config>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007bac:	e003      	b.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	74fb      	strb	r3, [r7, #19]
      break;
 8007bb2:	e000      	b.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8007bb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007bb6:	7cfb      	ldrb	r3, [r7, #19]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10b      	bne.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007bbc:	4b51      	ldr	r3, [pc, #324]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bc2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bca:	494e      	ldr	r1, [pc, #312]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007bd2:	e001      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bd4:	7cfb      	ldrb	r3, [r7, #19]
 8007bd6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f000 809e 	beq.w	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007be6:	2300      	movs	r3, #0
 8007be8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007bea:	4b46      	ldr	r3, [pc, #280]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d101      	bne.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e000      	b.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d00d      	beq.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c00:	4b40      	ldr	r3, [pc, #256]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c04:	4a3f      	ldr	r2, [pc, #252]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007c06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c0c:	4b3d      	ldr	r3, [pc, #244]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c14:	60bb      	str	r3, [r7, #8]
 8007c16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c1c:	4b3a      	ldr	r3, [pc, #232]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a39      	ldr	r2, [pc, #228]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007c28:	f7fd faba 	bl	80051a0 <HAL_GetTick>
 8007c2c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007c2e:	e009      	b.n	8007c44 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c30:	f7fd fab6 	bl	80051a0 <HAL_GetTick>
 8007c34:	4602      	mov	r2, r0
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d902      	bls.n	8007c44 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	74fb      	strb	r3, [r7, #19]
        break;
 8007c42:	e005      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007c44:	4b30      	ldr	r3, [pc, #192]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d0ef      	beq.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007c50:	7cfb      	ldrb	r3, [r7, #19]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d15a      	bne.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007c56:	4b2b      	ldr	r3, [pc, #172]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c60:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d01e      	beq.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c6c:	697a      	ldr	r2, [r7, #20]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d019      	beq.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007c72:	4b24      	ldr	r3, [pc, #144]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c7c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c7e:	4b21      	ldr	r3, [pc, #132]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c84:	4a1f      	ldr	r2, [pc, #124]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007c86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c94:	4a1b      	ldr	r2, [pc, #108]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007c96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007c9e:	4a19      	ldr	r2, [pc, #100]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d016      	beq.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb0:	f7fd fa76 	bl	80051a0 <HAL_GetTick>
 8007cb4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cb6:	e00b      	b.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cb8:	f7fd fa72 	bl	80051a0 <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d902      	bls.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8007cca:	2303      	movs	r3, #3
 8007ccc:	74fb      	strb	r3, [r7, #19]
            break;
 8007cce:	e006      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cd6:	f003 0302 	and.w	r3, r3, #2
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d0ec      	beq.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8007cde:	7cfb      	ldrb	r3, [r7, #19]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d10b      	bne.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ce4:	4b07      	ldr	r3, [pc, #28]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cf2:	4904      	ldr	r1, [pc, #16]	@ (8007d04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007cfa:	e009      	b.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007cfc:	7cfb      	ldrb	r3, [r7, #19]
 8007cfe:	74bb      	strb	r3, [r7, #18]
 8007d00:	e006      	b.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8007d02:	bf00      	nop
 8007d04:	40021000 	.word	0x40021000
 8007d08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d0c:	7cfb      	ldrb	r3, [r7, #19]
 8007d0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d10:	7c7b      	ldrb	r3, [r7, #17]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d105      	bne.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d16:	4b8a      	ldr	r3, [pc, #552]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d1a:	4a89      	ldr	r2, [pc, #548]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007d1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d20:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00a      	beq.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d2e:	4b84      	ldr	r3, [pc, #528]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d34:	f023 0203 	bic.w	r2, r3, #3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6a1b      	ldr	r3, [r3, #32]
 8007d3c:	4980      	ldr	r1, [pc, #512]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 0302 	and.w	r3, r3, #2
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d00a      	beq.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007d50:	4b7b      	ldr	r3, [pc, #492]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d56:	f023 020c 	bic.w	r2, r3, #12
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d5e:	4978      	ldr	r1, [pc, #480]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007d60:	4313      	orrs	r3, r2
 8007d62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0320 	and.w	r3, r3, #32
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d00a      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007d72:	4b73      	ldr	r3, [pc, #460]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d78:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d80:	496f      	ldr	r1, [pc, #444]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00a      	beq.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d94:	4b6a      	ldr	r3, [pc, #424]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d9a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007da2:	4967      	ldr	r1, [pc, #412]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007da4:	4313      	orrs	r3, r2
 8007da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d00a      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007db6:	4b62      	ldr	r3, [pc, #392]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dbc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc4:	495e      	ldr	r1, [pc, #376]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d00a      	beq.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007dd8:	4b59      	ldr	r3, [pc, #356]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dde:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007de6:	4956      	ldr	r1, [pc, #344]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007de8:	4313      	orrs	r3, r2
 8007dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d00a      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007dfa:	4b51      	ldr	r3, [pc, #324]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e08:	494d      	ldr	r1, [pc, #308]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d028      	beq.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007e1c:	4b48      	ldr	r3, [pc, #288]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e2a:	4945      	ldr	r1, [pc, #276]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e3a:	d106      	bne.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e3c:	4b40      	ldr	r3, [pc, #256]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	4a3f      	ldr	r2, [pc, #252]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007e42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e46:	60d3      	str	r3, [r2, #12]
 8007e48:	e011      	b.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007e52:	d10c      	bne.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	3304      	adds	r3, #4
 8007e58:	2101      	movs	r1, #1
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f000 f872 	bl	8007f44 <RCCEx_PLLSAI1_Config>
 8007e60:	4603      	mov	r3, r0
 8007e62:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007e64:	7cfb      	ldrb	r3, [r7, #19]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d001      	beq.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8007e6a:	7cfb      	ldrb	r3, [r7, #19]
 8007e6c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d028      	beq.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e7a:	4b31      	ldr	r3, [pc, #196]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e80:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e88:	492d      	ldr	r1, [pc, #180]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e98:	d106      	bne.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e9a:	4b29      	ldr	r3, [pc, #164]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007e9c:	68db      	ldr	r3, [r3, #12]
 8007e9e:	4a28      	ldr	r2, [pc, #160]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007ea0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ea4:	60d3      	str	r3, [r2, #12]
 8007ea6:	e011      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007eb0:	d10c      	bne.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	3304      	adds	r3, #4
 8007eb6:	2101      	movs	r1, #1
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f000 f843 	bl	8007f44 <RCCEx_PLLSAI1_Config>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007ec2:	7cfb      	ldrb	r3, [r7, #19]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d001      	beq.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8007ec8:	7cfb      	ldrb	r3, [r7, #19]
 8007eca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d01c      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007ed8:	4b19      	ldr	r3, [pc, #100]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ede:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ee6:	4916      	ldr	r1, [pc, #88]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ef2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ef6:	d10c      	bne.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	3304      	adds	r3, #4
 8007efc:	2102      	movs	r1, #2
 8007efe:	4618      	mov	r0, r3
 8007f00:	f000 f820 	bl	8007f44 <RCCEx_PLLSAI1_Config>
 8007f04:	4603      	mov	r3, r0
 8007f06:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007f08:	7cfb      	ldrb	r3, [r7, #19]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d001      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8007f0e:	7cfb      	ldrb	r3, [r7, #19]
 8007f10:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00a      	beq.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007f1e:	4b08      	ldr	r3, [pc, #32]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f24:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f2c:	4904      	ldr	r1, [pc, #16]	@ (8007f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007f34:	7cbb      	ldrb	r3, [r7, #18]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3718      	adds	r7, #24
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	40021000 	.word	0x40021000

08007f44 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b084      	sub	sp, #16
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007f52:	4b74      	ldr	r3, [pc, #464]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007f54:	68db      	ldr	r3, [r3, #12]
 8007f56:	f003 0303 	and.w	r3, r3, #3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d018      	beq.n	8007f90 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007f5e:	4b71      	ldr	r3, [pc, #452]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	f003 0203 	and.w	r2, r3, #3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	d10d      	bne.n	8007f8a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
       ||
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d009      	beq.n	8007f8a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007f76:	4b6b      	ldr	r3, [pc, #428]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007f78:	68db      	ldr	r3, [r3, #12]
 8007f7a:	091b      	lsrs	r3, r3, #4
 8007f7c:	f003 0307 	and.w	r3, r3, #7
 8007f80:	1c5a      	adds	r2, r3, #1
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	685b      	ldr	r3, [r3, #4]
       ||
 8007f86:	429a      	cmp	r2, r3
 8007f88:	d047      	beq.n	800801a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	73fb      	strb	r3, [r7, #15]
 8007f8e:	e044      	b.n	800801a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	2b03      	cmp	r3, #3
 8007f96:	d018      	beq.n	8007fca <RCCEx_PLLSAI1_Config+0x86>
 8007f98:	2b03      	cmp	r3, #3
 8007f9a:	d825      	bhi.n	8007fe8 <RCCEx_PLLSAI1_Config+0xa4>
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d002      	beq.n	8007fa6 <RCCEx_PLLSAI1_Config+0x62>
 8007fa0:	2b02      	cmp	r3, #2
 8007fa2:	d009      	beq.n	8007fb8 <RCCEx_PLLSAI1_Config+0x74>
 8007fa4:	e020      	b.n	8007fe8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007fa6:	4b5f      	ldr	r3, [pc, #380]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f003 0302 	and.w	r3, r3, #2
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d11d      	bne.n	8007fee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fb6:	e01a      	b.n	8007fee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d116      	bne.n	8007ff2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fc8:	e013      	b.n	8007ff2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007fca:	4b56      	ldr	r3, [pc, #344]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d10f      	bne.n	8007ff6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007fd6:	4b53      	ldr	r3, [pc, #332]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d109      	bne.n	8007ff6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007fe6:	e006      	b.n	8007ff6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	73fb      	strb	r3, [r7, #15]
      break;
 8007fec:	e004      	b.n	8007ff8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007fee:	bf00      	nop
 8007ff0:	e002      	b.n	8007ff8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007ff2:	bf00      	nop
 8007ff4:	e000      	b.n	8007ff8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007ff6:	bf00      	nop
    }

    if(status == HAL_OK)
 8007ff8:	7bfb      	ldrb	r3, [r7, #15]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d10d      	bne.n	800801a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007ffe:	4b49      	ldr	r3, [pc, #292]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008000:	68db      	ldr	r3, [r3, #12]
 8008002:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6819      	ldr	r1, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	3b01      	subs	r3, #1
 8008010:	011b      	lsls	r3, r3, #4
 8008012:	430b      	orrs	r3, r1
 8008014:	4943      	ldr	r1, [pc, #268]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008016:	4313      	orrs	r3, r2
 8008018:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800801a:	7bfb      	ldrb	r3, [r7, #15]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d17c      	bne.n	800811a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008020:	4b40      	ldr	r3, [pc, #256]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a3f      	ldr	r2, [pc, #252]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008026:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800802a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800802c:	f7fd f8b8 	bl	80051a0 <HAL_GetTick>
 8008030:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008032:	e009      	b.n	8008048 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008034:	f7fd f8b4 	bl	80051a0 <HAL_GetTick>
 8008038:	4602      	mov	r2, r0
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	1ad3      	subs	r3, r2, r3
 800803e:	2b02      	cmp	r3, #2
 8008040:	d902      	bls.n	8008048 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008042:	2303      	movs	r3, #3
 8008044:	73fb      	strb	r3, [r7, #15]
        break;
 8008046:	e005      	b.n	8008054 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008048:	4b36      	ldr	r3, [pc, #216]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d1ef      	bne.n	8008034 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008054:	7bfb      	ldrb	r3, [r7, #15]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d15f      	bne.n	800811a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d110      	bne.n	8008082 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008060:	4b30      	ldr	r3, [pc, #192]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008062:	691b      	ldr	r3, [r3, #16]
 8008064:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8008068:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	6892      	ldr	r2, [r2, #8]
 8008070:	0211      	lsls	r1, r2, #8
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	68d2      	ldr	r2, [r2, #12]
 8008076:	06d2      	lsls	r2, r2, #27
 8008078:	430a      	orrs	r2, r1
 800807a:	492a      	ldr	r1, [pc, #168]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 800807c:	4313      	orrs	r3, r2
 800807e:	610b      	str	r3, [r1, #16]
 8008080:	e027      	b.n	80080d2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	2b01      	cmp	r3, #1
 8008086:	d112      	bne.n	80080ae <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008088:	4b26      	ldr	r3, [pc, #152]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 800808a:	691b      	ldr	r3, [r3, #16]
 800808c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8008090:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	6892      	ldr	r2, [r2, #8]
 8008098:	0211      	lsls	r1, r2, #8
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	6912      	ldr	r2, [r2, #16]
 800809e:	0852      	lsrs	r2, r2, #1
 80080a0:	3a01      	subs	r2, #1
 80080a2:	0552      	lsls	r2, r2, #21
 80080a4:	430a      	orrs	r2, r1
 80080a6:	491f      	ldr	r1, [pc, #124]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080a8:	4313      	orrs	r3, r2
 80080aa:	610b      	str	r3, [r1, #16]
 80080ac:	e011      	b.n	80080d2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80080ae:	4b1d      	ldr	r3, [pc, #116]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80080b6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	6892      	ldr	r2, [r2, #8]
 80080be:	0211      	lsls	r1, r2, #8
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	6952      	ldr	r2, [r2, #20]
 80080c4:	0852      	lsrs	r2, r2, #1
 80080c6:	3a01      	subs	r2, #1
 80080c8:	0652      	lsls	r2, r2, #25
 80080ca:	430a      	orrs	r2, r1
 80080cc:	4915      	ldr	r1, [pc, #84]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080ce:	4313      	orrs	r3, r2
 80080d0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80080d2:	4b14      	ldr	r3, [pc, #80]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a13      	ldr	r2, [pc, #76]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80080dc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080de:	f7fd f85f 	bl	80051a0 <HAL_GetTick>
 80080e2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80080e4:	e009      	b.n	80080fa <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80080e6:	f7fd f85b 	bl	80051a0 <HAL_GetTick>
 80080ea:	4602      	mov	r2, r0
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d902      	bls.n	80080fa <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80080f4:	2303      	movs	r3, #3
 80080f6:	73fb      	strb	r3, [r7, #15]
          break;
 80080f8:	e005      	b.n	8008106 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80080fa:	4b0a      	ldr	r3, [pc, #40]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008102:	2b00      	cmp	r3, #0
 8008104:	d0ef      	beq.n	80080e6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8008106:	7bfb      	ldrb	r3, [r7, #15]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d106      	bne.n	800811a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800810c:	4b05      	ldr	r3, [pc, #20]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 800810e:	691a      	ldr	r2, [r3, #16]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	699b      	ldr	r3, [r3, #24]
 8008114:	4903      	ldr	r1, [pc, #12]	@ (8008124 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008116:	4313      	orrs	r3, r2
 8008118:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800811a:	7bfb      	ldrb	r3, [r7, #15]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3710      	adds	r7, #16
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	40021000 	.word	0x40021000

08008128 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b082      	sub	sp, #8
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d101      	bne.n	800813a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e049      	b.n	80081ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008140:	b2db      	uxtb	r3, r3
 8008142:	2b00      	cmp	r3, #0
 8008144:	d106      	bne.n	8008154 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2200      	movs	r2, #0
 800814a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f7fc fe50 	bl	8004df4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2202      	movs	r2, #2
 8008158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	3304      	adds	r3, #4
 8008164:	4619      	mov	r1, r3
 8008166:	4610      	mov	r0, r2
 8008168:	f000 f9c4 	bl	80084f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2201      	movs	r2, #1
 8008180:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2201      	movs	r2, #1
 8008188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2201      	movs	r2, #1
 8008190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2201      	movs	r2, #1
 8008198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2201      	movs	r2, #1
 80081a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80081cc:	2300      	movs	r3, #0
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3708      	adds	r7, #8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
	...

080081d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d001      	beq.n	80081f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	e03b      	b.n	8008268 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2202      	movs	r2, #2
 80081f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	68da      	ldr	r2, [r3, #12]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f042 0201 	orr.w	r2, r2, #1
 8008206:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4a19      	ldr	r2, [pc, #100]	@ (8008274 <HAL_TIM_Base_Start_IT+0x9c>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d009      	beq.n	8008226 <HAL_TIM_Base_Start_IT+0x4e>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800821a:	d004      	beq.n	8008226 <HAL_TIM_Base_Start_IT+0x4e>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a15      	ldr	r2, [pc, #84]	@ (8008278 <HAL_TIM_Base_Start_IT+0xa0>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d115      	bne.n	8008252 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	689a      	ldr	r2, [r3, #8]
 800822c:	4b13      	ldr	r3, [pc, #76]	@ (800827c <HAL_TIM_Base_Start_IT+0xa4>)
 800822e:	4013      	ands	r3, r2
 8008230:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2b06      	cmp	r3, #6
 8008236:	d015      	beq.n	8008264 <HAL_TIM_Base_Start_IT+0x8c>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800823e:	d011      	beq.n	8008264 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f042 0201 	orr.w	r2, r2, #1
 800824e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008250:	e008      	b.n	8008264 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f042 0201 	orr.w	r2, r2, #1
 8008260:	601a      	str	r2, [r3, #0]
 8008262:	e000      	b.n	8008266 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008264:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008266:	2300      	movs	r3, #0
}
 8008268:	4618      	mov	r0, r3
 800826a:	3714      	adds	r7, #20
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr
 8008274:	40012c00 	.word	0x40012c00
 8008278:	40014000 	.word	0x40014000
 800827c:	00010007 	.word	0x00010007

08008280 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b084      	sub	sp, #16
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	f003 0302 	and.w	r3, r3, #2
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d020      	beq.n	80082e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f003 0302 	and.w	r3, r3, #2
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d01b      	beq.n	80082e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f06f 0202 	mvn.w	r2, #2
 80082b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2201      	movs	r2, #1
 80082ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	699b      	ldr	r3, [r3, #24]
 80082c2:	f003 0303 	and.w	r3, r3, #3
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d003      	beq.n	80082d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f000 f8f3 	bl	80084b6 <HAL_TIM_IC_CaptureCallback>
 80082d0:	e005      	b.n	80082de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f8e5 	bl	80084a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 f8f6 	bl	80084ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	f003 0304 	and.w	r3, r3, #4
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d020      	beq.n	8008330 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f003 0304 	and.w	r3, r3, #4
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d01b      	beq.n	8008330 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f06f 0204 	mvn.w	r2, #4
 8008300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2202      	movs	r2, #2
 8008306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	699b      	ldr	r3, [r3, #24]
 800830e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008312:	2b00      	cmp	r3, #0
 8008314:	d003      	beq.n	800831e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 f8cd 	bl	80084b6 <HAL_TIM_IC_CaptureCallback>
 800831c:	e005      	b.n	800832a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 f8bf 	bl	80084a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 f8d0 	bl	80084ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	f003 0308 	and.w	r3, r3, #8
 8008336:	2b00      	cmp	r3, #0
 8008338:	d020      	beq.n	800837c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f003 0308 	and.w	r3, r3, #8
 8008340:	2b00      	cmp	r3, #0
 8008342:	d01b      	beq.n	800837c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f06f 0208 	mvn.w	r2, #8
 800834c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2204      	movs	r2, #4
 8008352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	69db      	ldr	r3, [r3, #28]
 800835a:	f003 0303 	and.w	r3, r3, #3
 800835e:	2b00      	cmp	r3, #0
 8008360:	d003      	beq.n	800836a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f8a7 	bl	80084b6 <HAL_TIM_IC_CaptureCallback>
 8008368:	e005      	b.n	8008376 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 f899 	bl	80084a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 f8aa 	bl	80084ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	f003 0310 	and.w	r3, r3, #16
 8008382:	2b00      	cmp	r3, #0
 8008384:	d020      	beq.n	80083c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f003 0310 	and.w	r3, r3, #16
 800838c:	2b00      	cmp	r3, #0
 800838e:	d01b      	beq.n	80083c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f06f 0210 	mvn.w	r2, #16
 8008398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2208      	movs	r2, #8
 800839e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	69db      	ldr	r3, [r3, #28]
 80083a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d003      	beq.n	80083b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f881 	bl	80084b6 <HAL_TIM_IC_CaptureCallback>
 80083b4:	e005      	b.n	80083c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 f873 	bl	80084a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f884 	bl	80084ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	f003 0301 	and.w	r3, r3, #1
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00c      	beq.n	80083ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f003 0301 	and.w	r3, r3, #1
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d007      	beq.n	80083ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f06f 0201 	mvn.w	r2, #1
 80083e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 f851 	bl	800848e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d104      	bne.n	8008400 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00c      	beq.n	800841a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008406:	2b00      	cmp	r3, #0
 8008408:	d007      	beq.n	800841a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008412:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f94d 	bl	80086b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008420:	2b00      	cmp	r3, #0
 8008422:	d00c      	beq.n	800843e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800842a:	2b00      	cmp	r3, #0
 800842c:	d007      	beq.n	800843e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f945 	bl	80086c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008444:	2b00      	cmp	r3, #0
 8008446:	d00c      	beq.n	8008462 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800844e:	2b00      	cmp	r3, #0
 8008450:	d007      	beq.n	8008462 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800845a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 f83e 	bl	80084de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	f003 0320 	and.w	r3, r3, #32
 8008468:	2b00      	cmp	r3, #0
 800846a:	d00c      	beq.n	8008486 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f003 0320 	and.w	r3, r3, #32
 8008472:	2b00      	cmp	r3, #0
 8008474:	d007      	beq.n	8008486 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f06f 0220 	mvn.w	r2, #32
 800847e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f000 f90d 	bl	80086a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008486:	bf00      	nop
 8008488:	3710      	adds	r7, #16
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800848e:	b480      	push	{r7}
 8008490:	b083      	sub	sp, #12
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008496:	bf00      	nop
 8008498:	370c      	adds	r7, #12
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr

080084a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b083      	sub	sp, #12
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084aa:	bf00      	nop
 80084ac:	370c      	adds	r7, #12
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b083      	sub	sp, #12
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084be:	bf00      	nop
 80084c0:	370c      	adds	r7, #12
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr

080084ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b083      	sub	sp, #12
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084d2:	bf00      	nop
 80084d4:	370c      	adds	r7, #12
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr

080084de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084de:	b480      	push	{r7}
 80084e0:	b083      	sub	sp, #12
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80084e6:	bf00      	nop
 80084e8:	370c      	adds	r7, #12
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr
	...

080084f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	4a30      	ldr	r2, [pc, #192]	@ (80085c8 <TIM_Base_SetConfig+0xd4>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d003      	beq.n	8008514 <TIM_Base_SetConfig+0x20>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008512:	d108      	bne.n	8008526 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800851a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	68fa      	ldr	r2, [r7, #12]
 8008522:	4313      	orrs	r3, r2
 8008524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	4a27      	ldr	r2, [pc, #156]	@ (80085c8 <TIM_Base_SetConfig+0xd4>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d00b      	beq.n	8008546 <TIM_Base_SetConfig+0x52>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008534:	d007      	beq.n	8008546 <TIM_Base_SetConfig+0x52>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4a24      	ldr	r2, [pc, #144]	@ (80085cc <TIM_Base_SetConfig+0xd8>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d003      	beq.n	8008546 <TIM_Base_SetConfig+0x52>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a23      	ldr	r2, [pc, #140]	@ (80085d0 <TIM_Base_SetConfig+0xdc>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d108      	bne.n	8008558 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800854c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	4313      	orrs	r3, r2
 8008556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	695b      	ldr	r3, [r3, #20]
 8008562:	4313      	orrs	r3, r2
 8008564:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	689a      	ldr	r2, [r3, #8]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4a12      	ldr	r2, [pc, #72]	@ (80085c8 <TIM_Base_SetConfig+0xd4>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d007      	beq.n	8008594 <TIM_Base_SetConfig+0xa0>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	4a11      	ldr	r2, [pc, #68]	@ (80085cc <TIM_Base_SetConfig+0xd8>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d003      	beq.n	8008594 <TIM_Base_SetConfig+0xa0>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	4a10      	ldr	r2, [pc, #64]	@ (80085d0 <TIM_Base_SetConfig+0xdc>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d103      	bne.n	800859c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	691a      	ldr	r2, [r3, #16]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2201      	movs	r2, #1
 80085a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	f003 0301 	and.w	r3, r3, #1
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d105      	bne.n	80085ba <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	691b      	ldr	r3, [r3, #16]
 80085b2:	f023 0201 	bic.w	r2, r3, #1
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	611a      	str	r2, [r3, #16]
  }
}
 80085ba:	bf00      	nop
 80085bc:	3714      	adds	r7, #20
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr
 80085c6:	bf00      	nop
 80085c8:	40012c00 	.word	0x40012c00
 80085cc:	40014000 	.word	0x40014000
 80085d0:	40014400 	.word	0x40014400

080085d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b085      	sub	sp, #20
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d101      	bne.n	80085ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085e8:	2302      	movs	r3, #2
 80085ea:	e04f      	b.n	800868c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2202      	movs	r2, #2
 80085f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a21      	ldr	r2, [pc, #132]	@ (8008698 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d108      	bne.n	8008628 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800861c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	68fa      	ldr	r2, [r7, #12]
 8008624:	4313      	orrs	r3, r2
 8008626:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800862e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	4313      	orrs	r3, r2
 8008638:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	68fa      	ldr	r2, [r7, #12]
 8008640:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a14      	ldr	r2, [pc, #80]	@ (8008698 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d009      	beq.n	8008660 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008654:	d004      	beq.n	8008660 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a10      	ldr	r2, [pc, #64]	@ (800869c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d10c      	bne.n	800867a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008666:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	4313      	orrs	r3, r2
 8008670:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	68ba      	ldr	r2, [r7, #8]
 8008678:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2201      	movs	r2, #1
 800867e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3714      	adds	r7, #20
 8008690:	46bd      	mov	sp, r7
 8008692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008696:	4770      	bx	lr
 8008698:	40012c00 	.word	0x40012c00
 800869c:	40014000 	.word	0x40014000

080086a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80086a8:	bf00      	nop
 80086aa:	370c      	adds	r7, #12
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80086bc:	bf00      	nop
 80086be:	370c      	adds	r7, #12
 80086c0:	46bd      	mov	sp, r7
 80086c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c6:	4770      	bx	lr

080086c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80086d0:	bf00      	nop
 80086d2:	370c      	adds	r7, #12
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr

080086dc <LL_GPIO_SetPinMode>:
{
 80086dc:	b480      	push	{r7}
 80086de:	b08b      	sub	sp, #44	@ 0x2c
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	fa93 f3a3 	rbit	r3, r3
 80086f6:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d101      	bne.n	8008706 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8008702:	2320      	movs	r3, #32
 8008704:	e003      	b.n	800870e <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	fab3 f383 	clz	r3, r3
 800870c:	b2db      	uxtb	r3, r3
 800870e:	005b      	lsls	r3, r3, #1
 8008710:	2103      	movs	r1, #3
 8008712:	fa01 f303 	lsl.w	r3, r1, r3
 8008716:	43db      	mvns	r3, r3
 8008718:	401a      	ands	r2, r3
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800871e:	6a3b      	ldr	r3, [r7, #32]
 8008720:	fa93 f3a3 	rbit	r3, r3
 8008724:	61fb      	str	r3, [r7, #28]
  return result;
 8008726:	69fb      	ldr	r3, [r7, #28]
 8008728:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800872a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872c:	2b00      	cmp	r3, #0
 800872e:	d101      	bne.n	8008734 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8008730:	2320      	movs	r3, #32
 8008732:	e003      	b.n	800873c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8008734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008736:	fab3 f383 	clz	r3, r3
 800873a:	b2db      	uxtb	r3, r3
 800873c:	005b      	lsls	r3, r3, #1
 800873e:	6879      	ldr	r1, [r7, #4]
 8008740:	fa01 f303 	lsl.w	r3, r1, r3
 8008744:	431a      	orrs	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	601a      	str	r2, [r3, #0]
}
 800874a:	bf00      	nop
 800874c:	372c      	adds	r7, #44	@ 0x2c
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr

08008756 <LL_GPIO_SetPinOutputType>:
{
 8008756:	b480      	push	{r7}
 8008758:	b085      	sub	sp, #20
 800875a:	af00      	add	r7, sp, #0
 800875c:	60f8      	str	r0, [r7, #12]
 800875e:	60b9      	str	r1, [r7, #8]
 8008760:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	685a      	ldr	r2, [r3, #4]
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	43db      	mvns	r3, r3
 800876a:	401a      	ands	r2, r3
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	6879      	ldr	r1, [r7, #4]
 8008770:	fb01 f303 	mul.w	r3, r1, r3
 8008774:	431a      	orrs	r2, r3
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	605a      	str	r2, [r3, #4]
}
 800877a:	bf00      	nop
 800877c:	3714      	adds	r7, #20
 800877e:	46bd      	mov	sp, r7
 8008780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008784:	4770      	bx	lr

08008786 <LL_GPIO_SetPinSpeed>:
{
 8008786:	b480      	push	{r7}
 8008788:	b08b      	sub	sp, #44	@ 0x2c
 800878a:	af00      	add	r7, sp, #0
 800878c:	60f8      	str	r0, [r7, #12]
 800878e:	60b9      	str	r1, [r7, #8]
 8008790:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	689a      	ldr	r2, [r3, #8]
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	fa93 f3a3 	rbit	r3, r3
 80087a0:	613b      	str	r3, [r7, #16]
  return result;
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80087a6:	69bb      	ldr	r3, [r7, #24]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d101      	bne.n	80087b0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80087ac:	2320      	movs	r3, #32
 80087ae:	e003      	b.n	80087b8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80087b0:	69bb      	ldr	r3, [r7, #24]
 80087b2:	fab3 f383 	clz	r3, r3
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	005b      	lsls	r3, r3, #1
 80087ba:	2103      	movs	r1, #3
 80087bc:	fa01 f303 	lsl.w	r3, r1, r3
 80087c0:	43db      	mvns	r3, r3
 80087c2:	401a      	ands	r2, r3
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087c8:	6a3b      	ldr	r3, [r7, #32]
 80087ca:	fa93 f3a3 	rbit	r3, r3
 80087ce:	61fb      	str	r3, [r7, #28]
  return result;
 80087d0:	69fb      	ldr	r3, [r7, #28]
 80087d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80087d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d101      	bne.n	80087de <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80087da:	2320      	movs	r3, #32
 80087dc:	e003      	b.n	80087e6 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80087de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e0:	fab3 f383 	clz	r3, r3
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	005b      	lsls	r3, r3, #1
 80087e8:	6879      	ldr	r1, [r7, #4]
 80087ea:	fa01 f303 	lsl.w	r3, r1, r3
 80087ee:	431a      	orrs	r2, r3
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	609a      	str	r2, [r3, #8]
}
 80087f4:	bf00      	nop
 80087f6:	372c      	adds	r7, #44	@ 0x2c
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <LL_GPIO_SetPinPull>:
{
 8008800:	b480      	push	{r7}
 8008802:	b08b      	sub	sp, #44	@ 0x2c
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	68da      	ldr	r2, [r3, #12]
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	fa93 f3a3 	rbit	r3, r3
 800881a:	613b      	str	r3, [r7, #16]
  return result;
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008820:	69bb      	ldr	r3, [r7, #24]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d101      	bne.n	800882a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8008826:	2320      	movs	r3, #32
 8008828:	e003      	b.n	8008832 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800882a:	69bb      	ldr	r3, [r7, #24]
 800882c:	fab3 f383 	clz	r3, r3
 8008830:	b2db      	uxtb	r3, r3
 8008832:	005b      	lsls	r3, r3, #1
 8008834:	2103      	movs	r1, #3
 8008836:	fa01 f303 	lsl.w	r3, r1, r3
 800883a:	43db      	mvns	r3, r3
 800883c:	401a      	ands	r2, r3
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008842:	6a3b      	ldr	r3, [r7, #32]
 8008844:	fa93 f3a3 	rbit	r3, r3
 8008848:	61fb      	str	r3, [r7, #28]
  return result;
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800884e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008850:	2b00      	cmp	r3, #0
 8008852:	d101      	bne.n	8008858 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8008854:	2320      	movs	r3, #32
 8008856:	e003      	b.n	8008860 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8008858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800885a:	fab3 f383 	clz	r3, r3
 800885e:	b2db      	uxtb	r3, r3
 8008860:	005b      	lsls	r3, r3, #1
 8008862:	6879      	ldr	r1, [r7, #4]
 8008864:	fa01 f303 	lsl.w	r3, r1, r3
 8008868:	431a      	orrs	r2, r3
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	60da      	str	r2, [r3, #12]
}
 800886e:	bf00      	nop
 8008870:	372c      	adds	r7, #44	@ 0x2c
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr

0800887a <LL_GPIO_SetAFPin_0_7>:
{
 800887a:	b480      	push	{r7}
 800887c:	b08b      	sub	sp, #44	@ 0x2c
 800887e:	af00      	add	r7, sp, #0
 8008880:	60f8      	str	r0, [r7, #12]
 8008882:	60b9      	str	r1, [r7, #8]
 8008884:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	6a1a      	ldr	r2, [r3, #32]
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	fa93 f3a3 	rbit	r3, r3
 8008894:	613b      	str	r3, [r7, #16]
  return result;
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800889a:	69bb      	ldr	r3, [r7, #24]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d101      	bne.n	80088a4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80088a0:	2320      	movs	r3, #32
 80088a2:	e003      	b.n	80088ac <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80088a4:	69bb      	ldr	r3, [r7, #24]
 80088a6:	fab3 f383 	clz	r3, r3
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	009b      	lsls	r3, r3, #2
 80088ae:	210f      	movs	r1, #15
 80088b0:	fa01 f303 	lsl.w	r3, r1, r3
 80088b4:	43db      	mvns	r3, r3
 80088b6:	401a      	ands	r2, r3
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088bc:	6a3b      	ldr	r3, [r7, #32]
 80088be:	fa93 f3a3 	rbit	r3, r3
 80088c2:	61fb      	str	r3, [r7, #28]
  return result;
 80088c4:	69fb      	ldr	r3, [r7, #28]
 80088c6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80088c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d101      	bne.n	80088d2 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80088ce:	2320      	movs	r3, #32
 80088d0:	e003      	b.n	80088da <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80088d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d4:	fab3 f383 	clz	r3, r3
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	6879      	ldr	r1, [r7, #4]
 80088de:	fa01 f303 	lsl.w	r3, r1, r3
 80088e2:	431a      	orrs	r2, r3
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	621a      	str	r2, [r3, #32]
}
 80088e8:	bf00      	nop
 80088ea:	372c      	adds	r7, #44	@ 0x2c
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr

080088f4 <LL_GPIO_SetAFPin_8_15>:
{
 80088f4:	b480      	push	{r7}
 80088f6:	b08b      	sub	sp, #44	@ 0x2c
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	60b9      	str	r1, [r7, #8]
 80088fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	0a1b      	lsrs	r3, r3, #8
 8008908:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	fa93 f3a3 	rbit	r3, r3
 8008910:	613b      	str	r3, [r7, #16]
  return result;
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d101      	bne.n	8008920 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800891c:	2320      	movs	r3, #32
 800891e:	e003      	b.n	8008928 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8008920:	69bb      	ldr	r3, [r7, #24]
 8008922:	fab3 f383 	clz	r3, r3
 8008926:	b2db      	uxtb	r3, r3
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	210f      	movs	r1, #15
 800892c:	fa01 f303 	lsl.w	r3, r1, r3
 8008930:	43db      	mvns	r3, r3
 8008932:	401a      	ands	r2, r3
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	0a1b      	lsrs	r3, r3, #8
 8008938:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800893a:	6a3b      	ldr	r3, [r7, #32]
 800893c:	fa93 f3a3 	rbit	r3, r3
 8008940:	61fb      	str	r3, [r7, #28]
  return result;
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008948:	2b00      	cmp	r3, #0
 800894a:	d101      	bne.n	8008950 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800894c:	2320      	movs	r3, #32
 800894e:	e003      	b.n	8008958 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8008950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008952:	fab3 f383 	clz	r3, r3
 8008956:	b2db      	uxtb	r3, r3
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	6879      	ldr	r1, [r7, #4]
 800895c:	fa01 f303 	lsl.w	r3, r1, r3
 8008960:	431a      	orrs	r2, r3
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8008966:	bf00      	nop
 8008968:	372c      	adds	r7, #44	@ 0x2c
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr

08008972 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b088      	sub	sp, #32
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
 800897a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	fa93 f3a3 	rbit	r3, r3
 8008988:	60fb      	str	r3, [r7, #12]
  return result;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d101      	bne.n	8008998 <LL_GPIO_Init+0x26>
    return 32U;
 8008994:	2320      	movs	r3, #32
 8008996:	e003      	b.n	80089a0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	fab3 f383 	clz	r3, r3
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80089a2:	e048      	b.n	8008a36 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	2101      	movs	r1, #1
 80089aa:	69fb      	ldr	r3, [r7, #28]
 80089ac:	fa01 f303 	lsl.w	r3, r1, r3
 80089b0:	4013      	ands	r3, r2
 80089b2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d03a      	beq.n	8008a30 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d003      	beq.n	80089ca <LL_GPIO_Init+0x58>
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	2b02      	cmp	r3, #2
 80089c8:	d10e      	bne.n	80089e8 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	461a      	mov	r2, r3
 80089d0:	69b9      	ldr	r1, [r7, #24]
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f7ff fed7 	bl	8008786 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	6819      	ldr	r1, [r3, #0]
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	68db      	ldr	r3, [r3, #12]
 80089e0:	461a      	mov	r2, r3
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7ff feb7 	bl	8008756 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	691b      	ldr	r3, [r3, #16]
 80089ec:	461a      	mov	r2, r3
 80089ee:	69b9      	ldr	r1, [r7, #24]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f7ff ff05 	bl	8008800 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	d111      	bne.n	8008a22 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	2bff      	cmp	r3, #255	@ 0xff
 8008a02:	d807      	bhi.n	8008a14 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	695b      	ldr	r3, [r3, #20]
 8008a08:	461a      	mov	r2, r3
 8008a0a:	69b9      	ldr	r1, [r7, #24]
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f7ff ff34 	bl	800887a <LL_GPIO_SetAFPin_0_7>
 8008a12:	e006      	b.n	8008a22 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	695b      	ldr	r3, [r3, #20]
 8008a18:	461a      	mov	r2, r3
 8008a1a:	69b9      	ldr	r1, [r7, #24]
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f7ff ff69 	bl	80088f4 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	461a      	mov	r2, r3
 8008a28:	69b9      	ldr	r1, [r7, #24]
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f7ff fe56 	bl	80086dc <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8008a30:	69fb      	ldr	r3, [r7, #28]
 8008a32:	3301      	adds	r3, #1
 8008a34:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	69fb      	ldr	r3, [r7, #28]
 8008a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d1af      	bne.n	80089a4 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8008a44:	2300      	movs	r3, #0
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3720      	adds	r7, #32
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}

08008a4e <LL_SPI_IsEnabled>:
{
 8008a4e:	b480      	push	{r7}
 8008a50:	b083      	sub	sp, #12
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a5e:	2b40      	cmp	r3, #64	@ 0x40
 8008a60:	d101      	bne.n	8008a66 <LL_SPI_IsEnabled+0x18>
 8008a62:	2301      	movs	r3, #1
 8008a64:	e000      	b.n	8008a68 <LL_SPI_IsEnabled+0x1a>
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	370c      	adds	r7, #12
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <LL_SPI_SetRxFIFOThreshold>:
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	431a      	orrs	r2, r3
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	605a      	str	r2, [r3, #4]
}
 8008a8e:	bf00      	nop
 8008a90:	370c      	adds	r7, #12
 8008a92:	46bd      	mov	sp, r7
 8008a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a98:	4770      	bx	lr

08008a9a <LL_SPI_SetCRCPolynomial>:
{
 8008a9a:	b480      	push	{r7}
 8008a9c:	b083      	sub	sp, #12
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	6078      	str	r0, [r7, #4]
 8008aa2:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	b29b      	uxth	r3, r3
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	611a      	str	r2, [r3, #16]
}
 8008aae:	bf00      	nop
 8008ab0:	370c      	adds	r7, #12
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8008aba:	b580      	push	{r7, lr}
 8008abc:	b084      	sub	sp, #16
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
 8008ac2:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f7ff ffc0 	bl	8008a4e <LL_SPI_IsEnabled>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d145      	bne.n	8008b60 <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008adc:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8008ae0:	683a      	ldr	r2, [r7, #0]
 8008ae2:	6811      	ldr	r1, [r2, #0]
 8008ae4:	683a      	ldr	r2, [r7, #0]
 8008ae6:	6852      	ldr	r2, [r2, #4]
 8008ae8:	4311      	orrs	r1, r2
 8008aea:	683a      	ldr	r2, [r7, #0]
 8008aec:	68d2      	ldr	r2, [r2, #12]
 8008aee:	4311      	orrs	r1, r2
 8008af0:	683a      	ldr	r2, [r7, #0]
 8008af2:	6912      	ldr	r2, [r2, #16]
 8008af4:	4311      	orrs	r1, r2
 8008af6:	683a      	ldr	r2, [r7, #0]
 8008af8:	6952      	ldr	r2, [r2, #20]
 8008afa:	4311      	orrs	r1, r2
 8008afc:	683a      	ldr	r2, [r7, #0]
 8008afe:	6992      	ldr	r2, [r2, #24]
 8008b00:	4311      	orrs	r1, r2
 8008b02:	683a      	ldr	r2, [r7, #0]
 8008b04:	69d2      	ldr	r2, [r2, #28]
 8008b06:	4311      	orrs	r1, r2
 8008b08:	683a      	ldr	r2, [r7, #0]
 8008b0a:	6a12      	ldr	r2, [r2, #32]
 8008b0c:	430a      	orrs	r2, r1
 8008b0e:	431a      	orrs	r2, r3
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008b1c:	f023 0304 	bic.w	r3, r3, #4
 8008b20:	683a      	ldr	r2, [r7, #0]
 8008b22:	6891      	ldr	r1, [r2, #8]
 8008b24:	683a      	ldr	r2, [r7, #0]
 8008b26:	6952      	ldr	r2, [r2, #20]
 8008b28:	0c12      	lsrs	r2, r2, #16
 8008b2a:	430a      	orrs	r2, r1
 8008b2c:	431a      	orrs	r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	689b      	ldr	r3, [r3, #8]
 8008b36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b3a:	d204      	bcs.n	8008b46 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8008b3c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f7ff ff97 	bl	8008a74 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	6a1b      	ldr	r3, [r3, #32]
 8008b4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b4e:	d105      	bne.n	8008b5c <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b54:	4619      	mov	r1, r3
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f7ff ff9f 	bl	8008a9a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3710      	adds	r7, #16
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008b6a:	b480      	push	{r7}
 8008b6c:	b085      	sub	sp, #20
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	60f8      	str	r0, [r7, #12]
 8008b72:	4638      	mov	r0, r7
 8008b74:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3714      	adds	r7, #20
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b84:	4770      	bx	lr

08008b86 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008b86:	b480      	push	{r7}
 8008b88:	b085      	sub	sp, #20
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2200      	movs	r2, #0
 8008b92:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008b96:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8008b9a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	b29a      	uxth	r2, r3
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008ba6:	2300      	movs	r3, #0
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3714      	adds	r7, #20
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b085      	sub	sp, #20
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008bbc:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8008bc0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008bc8:	b29a      	uxth	r2, r3
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	43db      	mvns	r3, r3
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	b29a      	uxth	r2, r3
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3714      	adds	r7, #20
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr

08008bea <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8008bea:	b480      	push	{r7}
 8008bec:	b083      	sub	sp, #12
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
 8008bf2:	460b      	mov	r3, r1
 8008bf4:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008bf6:	2300      	movs	r3, #0
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	370c      	adds	r7, #12
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr

08008c04 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b085      	sub	sp, #20
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	60f8      	str	r0, [r7, #12]
 8008c0c:	4638      	mov	r0, r7
 8008c0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2201      	movs	r2, #1
 8008c16:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3714      	adds	r7, #20
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr

08008c40 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b0a7      	sub	sp, #156	@ 0x9c
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	4413      	add	r3, r2
 8008c5a:	881b      	ldrh	r3, [r3, #0]
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8008c62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c66:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	78db      	ldrb	r3, [r3, #3]
 8008c6e:	2b03      	cmp	r3, #3
 8008c70:	d81f      	bhi.n	8008cb2 <USB_ActivateEndpoint+0x72>
 8008c72:	a201      	add	r2, pc, #4	@ (adr r2, 8008c78 <USB_ActivateEndpoint+0x38>)
 8008c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c78:	08008c89 	.word	0x08008c89
 8008c7c:	08008ca5 	.word	0x08008ca5
 8008c80:	08008cbb 	.word	0x08008cbb
 8008c84:	08008c97 	.word	0x08008c97
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008c88:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008c8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008c90:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008c94:	e012      	b.n	8008cbc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008c96:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008c9a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8008c9e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008ca2:	e00b      	b.n	8008cbc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008ca4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008ca8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008cac:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008cb0:	e004      	b.n	8008cbc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8008cb8:	e000      	b.n	8008cbc <USB_ActivateEndpoint+0x7c>
      break;
 8008cba:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8008cbc:	687a      	ldr	r2, [r7, #4]
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	009b      	lsls	r3, r3, #2
 8008cc4:	441a      	add	r2, r3
 8008cc6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008cca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008cd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	4413      	add	r3, r2
 8008ce8:	881b      	ldrh	r3, [r3, #0]
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	b21b      	sxth	r3, r3
 8008cee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cf6:	b21a      	sxth	r2, r3
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	b21b      	sxth	r3, r3
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	b21b      	sxth	r3, r3
 8008d02:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8008d06:	687a      	ldr	r2, [r7, #4]
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	781b      	ldrb	r3, [r3, #0]
 8008d0c:	009b      	lsls	r3, r3, #2
 8008d0e:	441a      	add	r2, r3
 8008d10:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8008d14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	7b1b      	ldrb	r3, [r3, #12]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f040 8180 	bne.w	8009032 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	785b      	ldrb	r3, [r3, #1]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f000 8084 	beq.w	8008e44 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	61bb      	str	r3, [r7, #24]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	461a      	mov	r2, r3
 8008d4a:	69bb      	ldr	r3, [r7, #24]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	61bb      	str	r3, [r7, #24]
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	00da      	lsls	r2, r3, #3
 8008d56:	69bb      	ldr	r3, [r7, #24]
 8008d58:	4413      	add	r3, r2
 8008d5a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d5e:	617b      	str	r3, [r7, #20]
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	88db      	ldrh	r3, [r3, #6]
 8008d64:	085b      	lsrs	r3, r3, #1
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	005b      	lsls	r3, r3, #1
 8008d6a:	b29a      	uxth	r2, r3
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	4413      	add	r3, r2
 8008d7a:	881b      	ldrh	r3, [r3, #0]
 8008d7c:	827b      	strh	r3, [r7, #18]
 8008d7e:	8a7b      	ldrh	r3, [r7, #18]
 8008d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d01b      	beq.n	8008dc0 <USB_ActivateEndpoint+0x180>
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	781b      	ldrb	r3, [r3, #0]
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	4413      	add	r3, r2
 8008d92:	881b      	ldrh	r3, [r3, #0]
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d9e:	823b      	strh	r3, [r7, #16]
 8008da0:	687a      	ldr	r2, [r7, #4]
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	781b      	ldrb	r3, [r3, #0]
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	441a      	add	r2, r3
 8008daa:	8a3b      	ldrh	r3, [r7, #16]
 8008dac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008db0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008db4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008db8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	78db      	ldrb	r3, [r3, #3]
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d020      	beq.n	8008e0a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	4413      	add	r3, r2
 8008dd2:	881b      	ldrh	r3, [r3, #0]
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008dda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dde:	81bb      	strh	r3, [r7, #12]
 8008de0:	89bb      	ldrh	r3, [r7, #12]
 8008de2:	f083 0320 	eor.w	r3, r3, #32
 8008de6:	81bb      	strh	r3, [r7, #12]
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	009b      	lsls	r3, r3, #2
 8008df0:	441a      	add	r2, r3
 8008df2:	89bb      	ldrh	r3, [r7, #12]
 8008df4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008df8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008dfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e04:	b29b      	uxth	r3, r3
 8008e06:	8013      	strh	r3, [r2, #0]
 8008e08:	e3f9      	b.n	80095fe <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008e0a:	687a      	ldr	r2, [r7, #4]
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	4413      	add	r3, r2
 8008e14:	881b      	ldrh	r3, [r3, #0]
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e20:	81fb      	strh	r3, [r7, #14]
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	441a      	add	r2, r3
 8008e2c:	89fb      	ldrh	r3, [r7, #14]
 8008e2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e3e:	b29b      	uxth	r3, r3
 8008e40:	8013      	strh	r3, [r2, #0]
 8008e42:	e3dc      	b.n	80095fe <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	461a      	mov	r2, r3
 8008e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e54:	4413      	add	r3, r2
 8008e56:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	00da      	lsls	r2, r3, #3
 8008e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e60:	4413      	add	r3, r2
 8008e62:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	88db      	ldrh	r3, [r3, #6]
 8008e6c:	085b      	lsrs	r3, r3, #1
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	005b      	lsls	r3, r3, #1
 8008e72:	b29a      	uxth	r2, r3
 8008e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e76:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e82:	b29b      	uxth	r3, r3
 8008e84:	461a      	mov	r2, r3
 8008e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e88:	4413      	add	r3, r2
 8008e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	00da      	lsls	r2, r3, #3
 8008e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e94:	4413      	add	r3, r2
 8008e96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9e:	881b      	ldrh	r3, [r3, #0]
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ea6:	b29a      	uxth	r2, r3
 8008ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eaa:	801a      	strh	r2, [r3, #0]
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	691b      	ldr	r3, [r3, #16]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d10a      	bne.n	8008eca <USB_ActivateEndpoint+0x28a>
 8008eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb6:	881b      	ldrh	r3, [r3, #0]
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ebe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ec2:	b29a      	uxth	r2, r3
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec6:	801a      	strh	r2, [r3, #0]
 8008ec8:	e041      	b.n	8008f4e <USB_ActivateEndpoint+0x30e>
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	691b      	ldr	r3, [r3, #16]
 8008ece:	2b3e      	cmp	r3, #62	@ 0x3e
 8008ed0:	d81c      	bhi.n	8008f0c <USB_ActivateEndpoint+0x2cc>
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	085b      	lsrs	r3, r3, #1
 8008ed8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	691b      	ldr	r3, [r3, #16]
 8008ee0:	f003 0301 	and.w	r3, r3, #1
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d004      	beq.n	8008ef2 <USB_ActivateEndpoint+0x2b2>
 8008ee8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008eec:	3301      	adds	r3, #1
 8008eee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef4:	881b      	ldrh	r3, [r3, #0]
 8008ef6:	b29a      	uxth	r2, r3
 8008ef8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008efc:	b29b      	uxth	r3, r3
 8008efe:	029b      	lsls	r3, r3, #10
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	4313      	orrs	r3, r2
 8008f04:	b29a      	uxth	r2, r3
 8008f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f08:	801a      	strh	r2, [r3, #0]
 8008f0a:	e020      	b.n	8008f4e <USB_ActivateEndpoint+0x30e>
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	691b      	ldr	r3, [r3, #16]
 8008f10:	095b      	lsrs	r3, r3, #5
 8008f12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	f003 031f 	and.w	r3, r3, #31
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d104      	bne.n	8008f2c <USB_ActivateEndpoint+0x2ec>
 8008f22:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008f26:	3b01      	subs	r3, #1
 8008f28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2e:	881b      	ldrh	r3, [r3, #0]
 8008f30:	b29a      	uxth	r2, r3
 8008f32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	029b      	lsls	r3, r3, #10
 8008f3a:	b29b      	uxth	r3, r3
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f48:	b29a      	uxth	r2, r3
 8008f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	4413      	add	r3, r2
 8008f58:	881b      	ldrh	r3, [r3, #0]
 8008f5a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008f5c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008f5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d01b      	beq.n	8008f9e <USB_ActivateEndpoint+0x35e>
 8008f66:	687a      	ldr	r2, [r7, #4]
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	781b      	ldrb	r3, [r3, #0]
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	4413      	add	r3, r2
 8008f70:	881b      	ldrh	r3, [r3, #0]
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f7c:	843b      	strh	r3, [r7, #32]
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	009b      	lsls	r3, r3, #2
 8008f86:	441a      	add	r2, r3
 8008f88:	8c3b      	ldrh	r3, [r7, #32]
 8008f8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f92:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f9a:	b29b      	uxth	r3, r3
 8008f9c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d124      	bne.n	8008ff0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	4413      	add	r3, r2
 8008fb0:	881b      	ldrh	r3, [r3, #0]
 8008fb2:	b29b      	uxth	r3, r3
 8008fb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008fb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fbc:	83bb      	strh	r3, [r7, #28]
 8008fbe:	8bbb      	ldrh	r3, [r7, #28]
 8008fc0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008fc4:	83bb      	strh	r3, [r7, #28]
 8008fc6:	8bbb      	ldrh	r3, [r7, #28]
 8008fc8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008fcc:	83bb      	strh	r3, [r7, #28]
 8008fce:	687a      	ldr	r2, [r7, #4]
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	441a      	add	r2, r3
 8008fd8:	8bbb      	ldrh	r3, [r7, #28]
 8008fda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008fde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008fe2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fe6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	8013      	strh	r3, [r2, #0]
 8008fee:	e306      	b.n	80095fe <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	881b      	ldrh	r3, [r3, #0]
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009006:	83fb      	strh	r3, [r7, #30]
 8009008:	8bfb      	ldrh	r3, [r7, #30]
 800900a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800900e:	83fb      	strh	r3, [r7, #30]
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	781b      	ldrb	r3, [r3, #0]
 8009016:	009b      	lsls	r3, r3, #2
 8009018:	441a      	add	r2, r3
 800901a:	8bfb      	ldrh	r3, [r7, #30]
 800901c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009020:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009024:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009028:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800902c:	b29b      	uxth	r3, r3
 800902e:	8013      	strh	r3, [r2, #0]
 8009030:	e2e5      	b.n	80095fe <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	78db      	ldrb	r3, [r3, #3]
 8009036:	2b02      	cmp	r3, #2
 8009038:	d11e      	bne.n	8009078 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800903a:	687a      	ldr	r2, [r7, #4]
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	4413      	add	r3, r2
 8009044:	881b      	ldrh	r3, [r3, #0]
 8009046:	b29b      	uxth	r3, r3
 8009048:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800904c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009050:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	009b      	lsls	r3, r3, #2
 800905c:	441a      	add	r2, r3
 800905e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8009062:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009066:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800906a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800906e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009072:	b29b      	uxth	r3, r3
 8009074:	8013      	strh	r3, [r2, #0]
 8009076:	e01d      	b.n	80090b4 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	781b      	ldrb	r3, [r3, #0]
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	4413      	add	r3, r2
 8009082:	881b      	ldrh	r3, [r3, #0]
 8009084:	b29b      	uxth	r3, r3
 8009086:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800908a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800908e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	009b      	lsls	r3, r3, #2
 800909a:	441a      	add	r2, r3
 800909c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80090a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80090a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80090a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090be:	b29b      	uxth	r3, r3
 80090c0:	461a      	mov	r2, r3
 80090c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80090c4:	4413      	add	r3, r2
 80090c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	00da      	lsls	r2, r3, #3
 80090ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80090d0:	4413      	add	r3, r2
 80090d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80090d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	891b      	ldrh	r3, [r3, #8]
 80090dc:	085b      	lsrs	r3, r3, #1
 80090de:	b29b      	uxth	r3, r3
 80090e0:	005b      	lsls	r3, r3, #1
 80090e2:	b29a      	uxth	r2, r3
 80090e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090e6:	801a      	strh	r2, [r3, #0]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	461a      	mov	r2, r3
 80090f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090f8:	4413      	add	r3, r2
 80090fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	00da      	lsls	r2, r3, #3
 8009102:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009104:	4413      	add	r3, r2
 8009106:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800910a:	673b      	str	r3, [r7, #112]	@ 0x70
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	895b      	ldrh	r3, [r3, #10]
 8009110:	085b      	lsrs	r3, r3, #1
 8009112:	b29b      	uxth	r3, r3
 8009114:	005b      	lsls	r3, r3, #1
 8009116:	b29a      	uxth	r2, r3
 8009118:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800911a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	785b      	ldrb	r3, [r3, #1]
 8009120:	2b00      	cmp	r3, #0
 8009122:	f040 81af 	bne.w	8009484 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009126:	687a      	ldr	r2, [r7, #4]
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	4413      	add	r3, r2
 8009130:	881b      	ldrh	r3, [r3, #0]
 8009132:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8009136:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800913a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800913e:	2b00      	cmp	r3, #0
 8009140:	d01d      	beq.n	800917e <USB_ActivateEndpoint+0x53e>
 8009142:	687a      	ldr	r2, [r7, #4]
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	4413      	add	r3, r2
 800914c:	881b      	ldrh	r3, [r3, #0]
 800914e:	b29b      	uxth	r3, r3
 8009150:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009154:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009158:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	441a      	add	r2, r3
 8009166:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800916a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800916e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009172:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800917a:	b29b      	uxth	r3, r3
 800917c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	009b      	lsls	r3, r3, #2
 8009186:	4413      	add	r3, r2
 8009188:	881b      	ldrh	r3, [r3, #0]
 800918a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800918e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8009192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009196:	2b00      	cmp	r3, #0
 8009198:	d01d      	beq.n	80091d6 <USB_ActivateEndpoint+0x596>
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	781b      	ldrb	r3, [r3, #0]
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	4413      	add	r3, r2
 80091a4:	881b      	ldrh	r3, [r3, #0]
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091b0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	781b      	ldrb	r3, [r3, #0]
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	441a      	add	r2, r3
 80091be:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80091c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091ce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	785b      	ldrb	r3, [r3, #1]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d16b      	bne.n	80092b6 <USB_ActivateEndpoint+0x676>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	461a      	mov	r2, r3
 80091ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091ee:	4413      	add	r3, r2
 80091f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	00da      	lsls	r2, r3, #3
 80091f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091fa:	4413      	add	r3, r2
 80091fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009200:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009202:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009204:	881b      	ldrh	r3, [r3, #0]
 8009206:	b29b      	uxth	r3, r3
 8009208:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800920c:	b29a      	uxth	r2, r3
 800920e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009210:	801a      	strh	r2, [r3, #0]
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d10a      	bne.n	8009230 <USB_ActivateEndpoint+0x5f0>
 800921a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800921c:	881b      	ldrh	r3, [r3, #0]
 800921e:	b29b      	uxth	r3, r3
 8009220:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009224:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009228:	b29a      	uxth	r2, r3
 800922a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800922c:	801a      	strh	r2, [r3, #0]
 800922e:	e05d      	b.n	80092ec <USB_ActivateEndpoint+0x6ac>
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	691b      	ldr	r3, [r3, #16]
 8009234:	2b3e      	cmp	r3, #62	@ 0x3e
 8009236:	d81c      	bhi.n	8009272 <USB_ActivateEndpoint+0x632>
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	691b      	ldr	r3, [r3, #16]
 800923c:	085b      	lsrs	r3, r3, #1
 800923e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	691b      	ldr	r3, [r3, #16]
 8009246:	f003 0301 	and.w	r3, r3, #1
 800924a:	2b00      	cmp	r3, #0
 800924c:	d004      	beq.n	8009258 <USB_ActivateEndpoint+0x618>
 800924e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009252:	3301      	adds	r3, #1
 8009254:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009258:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800925a:	881b      	ldrh	r3, [r3, #0]
 800925c:	b29a      	uxth	r2, r3
 800925e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009262:	b29b      	uxth	r3, r3
 8009264:	029b      	lsls	r3, r3, #10
 8009266:	b29b      	uxth	r3, r3
 8009268:	4313      	orrs	r3, r2
 800926a:	b29a      	uxth	r2, r3
 800926c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800926e:	801a      	strh	r2, [r3, #0]
 8009270:	e03c      	b.n	80092ec <USB_ActivateEndpoint+0x6ac>
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	095b      	lsrs	r3, r3, #5
 8009278:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	691b      	ldr	r3, [r3, #16]
 8009280:	f003 031f 	and.w	r3, r3, #31
 8009284:	2b00      	cmp	r3, #0
 8009286:	d104      	bne.n	8009292 <USB_ActivateEndpoint+0x652>
 8009288:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800928c:	3b01      	subs	r3, #1
 800928e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009294:	881b      	ldrh	r3, [r3, #0]
 8009296:	b29a      	uxth	r2, r3
 8009298:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800929c:	b29b      	uxth	r3, r3
 800929e:	029b      	lsls	r3, r3, #10
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	4313      	orrs	r3, r2
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092ae:	b29a      	uxth	r2, r3
 80092b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092b2:	801a      	strh	r2, [r3, #0]
 80092b4:	e01a      	b.n	80092ec <USB_ActivateEndpoint+0x6ac>
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	785b      	ldrb	r3, [r3, #1]
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d116      	bne.n	80092ec <USB_ActivateEndpoint+0x6ac>
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	461a      	mov	r2, r3
 80092cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092ce:	4413      	add	r3, r2
 80092d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	00da      	lsls	r2, r3, #3
 80092d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092da:	4413      	add	r3, r2
 80092dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80092e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	b29a      	uxth	r2, r3
 80092e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092ea:	801a      	strh	r2, [r3, #0]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	785b      	ldrb	r3, [r3, #1]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d16b      	bne.n	80093d0 <USB_ActivateEndpoint+0x790>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009302:	b29b      	uxth	r3, r3
 8009304:	461a      	mov	r2, r3
 8009306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009308:	4413      	add	r3, r2
 800930a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	00da      	lsls	r2, r3, #3
 8009312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009314:	4413      	add	r3, r2
 8009316:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800931a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800931c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800931e:	881b      	ldrh	r3, [r3, #0]
 8009320:	b29b      	uxth	r3, r3
 8009322:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009326:	b29a      	uxth	r2, r3
 8009328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800932a:	801a      	strh	r2, [r3, #0]
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	691b      	ldr	r3, [r3, #16]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d10a      	bne.n	800934a <USB_ActivateEndpoint+0x70a>
 8009334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009336:	881b      	ldrh	r3, [r3, #0]
 8009338:	b29b      	uxth	r3, r3
 800933a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800933e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009342:	b29a      	uxth	r2, r3
 8009344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009346:	801a      	strh	r2, [r3, #0]
 8009348:	e05b      	b.n	8009402 <USB_ActivateEndpoint+0x7c2>
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	691b      	ldr	r3, [r3, #16]
 800934e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009350:	d81c      	bhi.n	800938c <USB_ActivateEndpoint+0x74c>
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	691b      	ldr	r3, [r3, #16]
 8009356:	085b      	lsrs	r3, r3, #1
 8009358:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	691b      	ldr	r3, [r3, #16]
 8009360:	f003 0301 	and.w	r3, r3, #1
 8009364:	2b00      	cmp	r3, #0
 8009366:	d004      	beq.n	8009372 <USB_ActivateEndpoint+0x732>
 8009368:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800936c:	3301      	adds	r3, #1
 800936e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009374:	881b      	ldrh	r3, [r3, #0]
 8009376:	b29a      	uxth	r2, r3
 8009378:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800937c:	b29b      	uxth	r3, r3
 800937e:	029b      	lsls	r3, r3, #10
 8009380:	b29b      	uxth	r3, r3
 8009382:	4313      	orrs	r3, r2
 8009384:	b29a      	uxth	r2, r3
 8009386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009388:	801a      	strh	r2, [r3, #0]
 800938a:	e03a      	b.n	8009402 <USB_ActivateEndpoint+0x7c2>
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	691b      	ldr	r3, [r3, #16]
 8009390:	095b      	lsrs	r3, r3, #5
 8009392:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	691b      	ldr	r3, [r3, #16]
 800939a:	f003 031f 	and.w	r3, r3, #31
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d104      	bne.n	80093ac <USB_ActivateEndpoint+0x76c>
 80093a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80093a6:	3b01      	subs	r3, #1
 80093a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80093ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ae:	881b      	ldrh	r3, [r3, #0]
 80093b0:	b29a      	uxth	r2, r3
 80093b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	029b      	lsls	r3, r3, #10
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	4313      	orrs	r3, r2
 80093be:	b29b      	uxth	r3, r3
 80093c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093c8:	b29a      	uxth	r2, r3
 80093ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093cc:	801a      	strh	r2, [r3, #0]
 80093ce:	e018      	b.n	8009402 <USB_ActivateEndpoint+0x7c2>
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	785b      	ldrb	r3, [r3, #1]
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d114      	bne.n	8009402 <USB_ActivateEndpoint+0x7c2>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093de:	b29b      	uxth	r3, r3
 80093e0:	461a      	mov	r2, r3
 80093e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093e4:	4413      	add	r3, r2
 80093e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	781b      	ldrb	r3, [r3, #0]
 80093ec:	00da      	lsls	r2, r3, #3
 80093ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093f0:	4413      	add	r3, r2
 80093f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80093f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	691b      	ldr	r3, [r3, #16]
 80093fc:	b29a      	uxth	r2, r3
 80093fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009400:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	781b      	ldrb	r3, [r3, #0]
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	4413      	add	r3, r2
 800940c:	881b      	ldrh	r3, [r3, #0]
 800940e:	b29b      	uxth	r3, r3
 8009410:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009414:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009418:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800941a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800941c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009420:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8009422:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009424:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009428:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	781b      	ldrb	r3, [r3, #0]
 8009430:	009b      	lsls	r3, r3, #2
 8009432:	441a      	add	r2, r3
 8009434:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009436:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800943a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800943e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009446:	b29b      	uxth	r3, r3
 8009448:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	4413      	add	r3, r2
 8009454:	881b      	ldrh	r3, [r3, #0]
 8009456:	b29b      	uxth	r3, r3
 8009458:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800945c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009460:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	441a      	add	r2, r3
 800946c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800946e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009472:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009476:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800947a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800947e:	b29b      	uxth	r3, r3
 8009480:	8013      	strh	r3, [r2, #0]
 8009482:	e0bc      	b.n	80095fe <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009484:	687a      	ldr	r2, [r7, #4]
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	009b      	lsls	r3, r3, #2
 800948c:	4413      	add	r3, r2
 800948e:	881b      	ldrh	r3, [r3, #0]
 8009490:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8009494:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009498:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800949c:	2b00      	cmp	r3, #0
 800949e:	d01d      	beq.n	80094dc <USB_ActivateEndpoint+0x89c>
 80094a0:	687a      	ldr	r2, [r7, #4]
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	781b      	ldrb	r3, [r3, #0]
 80094a6:	009b      	lsls	r3, r3, #2
 80094a8:	4413      	add	r3, r2
 80094aa:	881b      	ldrh	r3, [r3, #0]
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094b6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	441a      	add	r2, r3
 80094c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80094c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80094cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80094d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80094d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094d8:	b29b      	uxth	r3, r3
 80094da:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80094dc:	687a      	ldr	r2, [r7, #4]
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	009b      	lsls	r3, r3, #2
 80094e4:	4413      	add	r3, r2
 80094e6:	881b      	ldrh	r3, [r3, #0]
 80094e8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80094ec:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80094f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d01d      	beq.n	8009534 <USB_ActivateEndpoint+0x8f4>
 80094f8:	687a      	ldr	r2, [r7, #4]
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	781b      	ldrb	r3, [r3, #0]
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4413      	add	r3, r2
 8009502:	881b      	ldrh	r3, [r3, #0]
 8009504:	b29b      	uxth	r3, r3
 8009506:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800950a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800950e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8009512:	687a      	ldr	r2, [r7, #4]
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	441a      	add	r2, r3
 800951c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8009520:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009524:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009528:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800952c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009530:	b29b      	uxth	r3, r3
 8009532:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	78db      	ldrb	r3, [r3, #3]
 8009538:	2b01      	cmp	r3, #1
 800953a:	d024      	beq.n	8009586 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800953c:	687a      	ldr	r2, [r7, #4]
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	781b      	ldrb	r3, [r3, #0]
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	4413      	add	r3, r2
 8009546:	881b      	ldrh	r3, [r3, #0]
 8009548:	b29b      	uxth	r3, r3
 800954a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800954e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009552:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8009556:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800955a:	f083 0320 	eor.w	r3, r3, #32
 800955e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	009b      	lsls	r3, r3, #2
 800956a:	441a      	add	r2, r3
 800956c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8009570:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009574:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009578:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800957c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009580:	b29b      	uxth	r3, r3
 8009582:	8013      	strh	r3, [r2, #0]
 8009584:	e01d      	b.n	80095c2 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009586:	687a      	ldr	r2, [r7, #4]
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	4413      	add	r3, r2
 8009590:	881b      	ldrh	r3, [r3, #0]
 8009592:	b29b      	uxth	r3, r3
 8009594:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009598:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800959c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80095a0:	687a      	ldr	r2, [r7, #4]
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	009b      	lsls	r3, r3, #2
 80095a8:	441a      	add	r2, r3
 80095aa:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80095ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095be:	b29b      	uxth	r3, r3
 80095c0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80095c2:	687a      	ldr	r2, [r7, #4]
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	781b      	ldrb	r3, [r3, #0]
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	4413      	add	r3, r2
 80095cc:	881b      	ldrh	r3, [r3, #0]
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80095d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095d8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80095dc:	687a      	ldr	r2, [r7, #4]
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	009b      	lsls	r3, r3, #2
 80095e4:	441a      	add	r2, r3
 80095e6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80095ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80095fe:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8009602:	4618      	mov	r0, r3
 8009604:	379c      	adds	r7, #156	@ 0x9c
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop

08009610 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009610:	b480      	push	{r7}
 8009612:	b08d      	sub	sp, #52	@ 0x34
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	7b1b      	ldrb	r3, [r3, #12]
 800961e:	2b00      	cmp	r3, #0
 8009620:	f040 808e 	bne.w	8009740 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	785b      	ldrb	r3, [r3, #1]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d044      	beq.n	80096b6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800962c:	687a      	ldr	r2, [r7, #4]
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	4413      	add	r3, r2
 8009636:	881b      	ldrh	r3, [r3, #0]
 8009638:	81bb      	strh	r3, [r7, #12]
 800963a:	89bb      	ldrh	r3, [r7, #12]
 800963c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009640:	2b00      	cmp	r3, #0
 8009642:	d01b      	beq.n	800967c <USB_DeactivateEndpoint+0x6c>
 8009644:	687a      	ldr	r2, [r7, #4]
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	781b      	ldrb	r3, [r3, #0]
 800964a:	009b      	lsls	r3, r3, #2
 800964c:	4413      	add	r3, r2
 800964e:	881b      	ldrh	r3, [r3, #0]
 8009650:	b29b      	uxth	r3, r3
 8009652:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800965a:	817b      	strh	r3, [r7, #10]
 800965c:	687a      	ldr	r2, [r7, #4]
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	441a      	add	r2, r3
 8009666:	897b      	ldrh	r3, [r7, #10]
 8009668:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800966c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009670:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009674:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009678:	b29b      	uxth	r3, r3
 800967a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	781b      	ldrb	r3, [r3, #0]
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	4413      	add	r3, r2
 8009686:	881b      	ldrh	r3, [r3, #0]
 8009688:	b29b      	uxth	r3, r3
 800968a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800968e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009692:	813b      	strh	r3, [r7, #8]
 8009694:	687a      	ldr	r2, [r7, #4]
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	781b      	ldrb	r3, [r3, #0]
 800969a:	009b      	lsls	r3, r3, #2
 800969c:	441a      	add	r2, r3
 800969e:	893b      	ldrh	r3, [r7, #8]
 80096a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80096a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80096a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80096ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	8013      	strh	r3, [r2, #0]
 80096b4:	e192      	b.n	80099dc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80096b6:	687a      	ldr	r2, [r7, #4]
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	781b      	ldrb	r3, [r3, #0]
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	4413      	add	r3, r2
 80096c0:	881b      	ldrh	r3, [r3, #0]
 80096c2:	827b      	strh	r3, [r7, #18]
 80096c4:	8a7b      	ldrh	r3, [r7, #18]
 80096c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d01b      	beq.n	8009706 <USB_DeactivateEndpoint+0xf6>
 80096ce:	687a      	ldr	r2, [r7, #4]
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	009b      	lsls	r3, r3, #2
 80096d6:	4413      	add	r3, r2
 80096d8:	881b      	ldrh	r3, [r3, #0]
 80096da:	b29b      	uxth	r3, r3
 80096dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80096e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096e4:	823b      	strh	r3, [r7, #16]
 80096e6:	687a      	ldr	r2, [r7, #4]
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	781b      	ldrb	r3, [r3, #0]
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	441a      	add	r2, r3
 80096f0:	8a3b      	ldrh	r3, [r7, #16]
 80096f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80096f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80096fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80096fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009702:	b29b      	uxth	r3, r3
 8009704:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	4413      	add	r3, r2
 8009710:	881b      	ldrh	r3, [r3, #0]
 8009712:	b29b      	uxth	r3, r3
 8009714:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009718:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800971c:	81fb      	strh	r3, [r7, #14]
 800971e:	687a      	ldr	r2, [r7, #4]
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	781b      	ldrb	r3, [r3, #0]
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	441a      	add	r2, r3
 8009728:	89fb      	ldrh	r3, [r7, #14]
 800972a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800972e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009732:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800973a:	b29b      	uxth	r3, r3
 800973c:	8013      	strh	r3, [r2, #0]
 800973e:	e14d      	b.n	80099dc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	785b      	ldrb	r3, [r3, #1]
 8009744:	2b00      	cmp	r3, #0
 8009746:	f040 80a5 	bne.w	8009894 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	4413      	add	r3, r2
 8009754:	881b      	ldrh	r3, [r3, #0]
 8009756:	843b      	strh	r3, [r7, #32]
 8009758:	8c3b      	ldrh	r3, [r7, #32]
 800975a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800975e:	2b00      	cmp	r3, #0
 8009760:	d01b      	beq.n	800979a <USB_DeactivateEndpoint+0x18a>
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	4413      	add	r3, r2
 800976c:	881b      	ldrh	r3, [r3, #0]
 800976e:	b29b      	uxth	r3, r3
 8009770:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009778:	83fb      	strh	r3, [r7, #30]
 800977a:	687a      	ldr	r2, [r7, #4]
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	781b      	ldrb	r3, [r3, #0]
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	441a      	add	r2, r3
 8009784:	8bfb      	ldrh	r3, [r7, #30]
 8009786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800978a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800978e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009796:	b29b      	uxth	r3, r3
 8009798:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	781b      	ldrb	r3, [r3, #0]
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	4413      	add	r3, r2
 80097a4:	881b      	ldrh	r3, [r3, #0]
 80097a6:	83bb      	strh	r3, [r7, #28]
 80097a8:	8bbb      	ldrh	r3, [r7, #28]
 80097aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d01b      	beq.n	80097ea <USB_DeactivateEndpoint+0x1da>
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	009b      	lsls	r3, r3, #2
 80097ba:	4413      	add	r3, r2
 80097bc:	881b      	ldrh	r3, [r3, #0]
 80097be:	b29b      	uxth	r3, r3
 80097c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097c8:	837b      	strh	r3, [r7, #26]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	781b      	ldrb	r3, [r3, #0]
 80097d0:	009b      	lsls	r3, r3, #2
 80097d2:	441a      	add	r2, r3
 80097d4:	8b7b      	ldrh	r3, [r7, #26]
 80097d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097e2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80097e6:	b29b      	uxth	r3, r3
 80097e8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	009b      	lsls	r3, r3, #2
 80097f2:	4413      	add	r3, r2
 80097f4:	881b      	ldrh	r3, [r3, #0]
 80097f6:	b29b      	uxth	r3, r3
 80097f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009800:	833b      	strh	r3, [r7, #24]
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	441a      	add	r2, r3
 800980c:	8b3b      	ldrh	r3, [r7, #24]
 800980e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009812:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800981a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800981e:	b29b      	uxth	r3, r3
 8009820:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009822:	687a      	ldr	r2, [r7, #4]
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	4413      	add	r3, r2
 800982c:	881b      	ldrh	r3, [r3, #0]
 800982e:	b29b      	uxth	r3, r3
 8009830:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009834:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009838:	82fb      	strh	r3, [r7, #22]
 800983a:	687a      	ldr	r2, [r7, #4]
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	441a      	add	r2, r3
 8009844:	8afb      	ldrh	r3, [r7, #22]
 8009846:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800984a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800984e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009856:	b29b      	uxth	r3, r3
 8009858:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	4413      	add	r3, r2
 8009864:	881b      	ldrh	r3, [r3, #0]
 8009866:	b29b      	uxth	r3, r3
 8009868:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800986c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009870:	82bb      	strh	r3, [r7, #20]
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	781b      	ldrb	r3, [r3, #0]
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	441a      	add	r2, r3
 800987c:	8abb      	ldrh	r3, [r7, #20]
 800987e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009882:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009886:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800988a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800988e:	b29b      	uxth	r3, r3
 8009890:	8013      	strh	r3, [r2, #0]
 8009892:	e0a3      	b.n	80099dc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	009b      	lsls	r3, r3, #2
 800989c:	4413      	add	r3, r2
 800989e:	881b      	ldrh	r3, [r3, #0]
 80098a0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80098a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80098a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d01b      	beq.n	80098e4 <USB_DeactivateEndpoint+0x2d4>
 80098ac:	687a      	ldr	r2, [r7, #4]
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	009b      	lsls	r3, r3, #2
 80098b4:	4413      	add	r3, r2
 80098b6:	881b      	ldrh	r3, [r3, #0]
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098c2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	781b      	ldrb	r3, [r3, #0]
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	441a      	add	r2, r3
 80098ce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80098d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80098dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	4413      	add	r3, r2
 80098ee:	881b      	ldrh	r3, [r3, #0]
 80098f0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80098f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80098f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d01b      	beq.n	8009934 <USB_DeactivateEndpoint+0x324>
 80098fc:	687a      	ldr	r2, [r7, #4]
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	781b      	ldrb	r3, [r3, #0]
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	4413      	add	r3, r2
 8009906:	881b      	ldrh	r3, [r3, #0]
 8009908:	b29b      	uxth	r3, r3
 800990a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800990e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009912:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009914:	687a      	ldr	r2, [r7, #4]
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	009b      	lsls	r3, r3, #2
 800991c:	441a      	add	r2, r3
 800991e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009920:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009924:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009928:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800992c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009930:	b29b      	uxth	r3, r3
 8009932:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	781b      	ldrb	r3, [r3, #0]
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	4413      	add	r3, r2
 800993e:	881b      	ldrh	r3, [r3, #0]
 8009940:	b29b      	uxth	r3, r3
 8009942:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800994a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800994c:	687a      	ldr	r2, [r7, #4]
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	781b      	ldrb	r3, [r3, #0]
 8009952:	009b      	lsls	r3, r3, #2
 8009954:	441a      	add	r2, r3
 8009956:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009958:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800995c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009960:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009964:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009968:	b29b      	uxth	r3, r3
 800996a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	781b      	ldrb	r3, [r3, #0]
 8009972:	009b      	lsls	r3, r3, #2
 8009974:	4413      	add	r3, r2
 8009976:	881b      	ldrh	r3, [r3, #0]
 8009978:	b29b      	uxth	r3, r3
 800997a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800997e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009982:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	009b      	lsls	r3, r3, #2
 800998c:	441a      	add	r2, r3
 800998e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009990:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009994:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009998:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800999c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099a0:	b29b      	uxth	r3, r3
 80099a2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80099a4:	687a      	ldr	r2, [r7, #4]
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	4413      	add	r3, r2
 80099ae:	881b      	ldrh	r3, [r3, #0]
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80099b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099ba:	847b      	strh	r3, [r7, #34]	@ 0x22
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	009b      	lsls	r3, r3, #2
 80099c4:	441a      	add	r2, r3
 80099c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80099c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80099d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099d8:	b29b      	uxth	r3, r3
 80099da:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80099dc:	2300      	movs	r3, #0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3734      	adds	r7, #52	@ 0x34
 80099e2:	46bd      	mov	sp, r7
 80099e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e8:	4770      	bx	lr

080099ea <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80099ea:	b580      	push	{r7, lr}
 80099ec:	b0ac      	sub	sp, #176	@ 0xb0
 80099ee:	af00      	add	r7, sp, #0
 80099f0:	6078      	str	r0, [r7, #4]
 80099f2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	785b      	ldrb	r3, [r3, #1]
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	f040 84ca 	bne.w	800a392 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	699a      	ldr	r2, [r3, #24]
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	691b      	ldr	r3, [r3, #16]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d904      	bls.n	8009a14 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	691b      	ldr	r3, [r3, #16]
 8009a0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009a12:	e003      	b.n	8009a1c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	699b      	ldr	r3, [r3, #24]
 8009a18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	7b1b      	ldrb	r3, [r3, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d122      	bne.n	8009a6a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	6959      	ldr	r1, [r3, #20]
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	88da      	ldrh	r2, [r3, #6]
 8009a2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 fede 	bl	800a7f4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	613b      	str	r3, [r7, #16]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009a42:	b29b      	uxth	r3, r3
 8009a44:	461a      	mov	r2, r3
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	4413      	add	r3, r2
 8009a4a:	613b      	str	r3, [r7, #16]
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	781b      	ldrb	r3, [r3, #0]
 8009a50:	00da      	lsls	r2, r3, #3
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	4413      	add	r3, r2
 8009a56:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009a5a:	60fb      	str	r3, [r7, #12]
 8009a5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a60:	b29a      	uxth	r2, r3
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	801a      	strh	r2, [r3, #0]
 8009a66:	f000 bc6f 	b.w	800a348 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	78db      	ldrb	r3, [r3, #3]
 8009a6e:	2b02      	cmp	r3, #2
 8009a70:	f040 831e 	bne.w	800a0b0 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	6a1a      	ldr	r2, [r3, #32]
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	691b      	ldr	r3, [r3, #16]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	f240 82cf 	bls.w	800a020 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009a82:	687a      	ldr	r2, [r7, #4]
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	781b      	ldrb	r3, [r3, #0]
 8009a88:	009b      	lsls	r3, r3, #2
 8009a8a:	4413      	add	r3, r2
 8009a8c:	881b      	ldrh	r3, [r3, #0]
 8009a8e:	b29b      	uxth	r3, r3
 8009a90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a98:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	441a      	add	r2, r3
 8009aa6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009aaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009aae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ab2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009ab6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009aba:	b29b      	uxth	r3, r3
 8009abc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	6a1a      	ldr	r2, [r3, #32]
 8009ac2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ac6:	1ad2      	subs	r2, r2, r3
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009acc:	687a      	ldr	r2, [r7, #4]
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	009b      	lsls	r3, r3, #2
 8009ad4:	4413      	add	r3, r2
 8009ad6:	881b      	ldrh	r3, [r3, #0]
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	f000 814f 	beq.w	8009d82 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	785b      	ldrb	r3, [r3, #1]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d16b      	bne.n	8009bc8 <USB_EPStartXfer+0x1de>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	461a      	mov	r2, r3
 8009afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b00:	4413      	add	r3, r2
 8009b02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	781b      	ldrb	r3, [r3, #0]
 8009b08:	00da      	lsls	r2, r3, #3
 8009b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b0c:	4413      	add	r3, r2
 8009b0e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009b12:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b16:	881b      	ldrh	r3, [r3, #0]
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b1e:	b29a      	uxth	r2, r3
 8009b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b22:	801a      	strh	r2, [r3, #0]
 8009b24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d10a      	bne.n	8009b42 <USB_EPStartXfer+0x158>
 8009b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b2e:	881b      	ldrh	r3, [r3, #0]
 8009b30:	b29b      	uxth	r3, r3
 8009b32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b3a:	b29a      	uxth	r2, r3
 8009b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b3e:	801a      	strh	r2, [r3, #0]
 8009b40:	e05b      	b.n	8009bfa <USB_EPStartXfer+0x210>
 8009b42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b46:	2b3e      	cmp	r3, #62	@ 0x3e
 8009b48:	d81c      	bhi.n	8009b84 <USB_EPStartXfer+0x19a>
 8009b4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b4e:	085b      	lsrs	r3, r3, #1
 8009b50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b58:	f003 0301 	and.w	r3, r3, #1
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d004      	beq.n	8009b6a <USB_EPStartXfer+0x180>
 8009b60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b64:	3301      	adds	r3, #1
 8009b66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6c:	881b      	ldrh	r3, [r3, #0]
 8009b6e:	b29a      	uxth	r2, r3
 8009b70:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b74:	b29b      	uxth	r3, r3
 8009b76:	029b      	lsls	r3, r3, #10
 8009b78:	b29b      	uxth	r3, r3
 8009b7a:	4313      	orrs	r3, r2
 8009b7c:	b29a      	uxth	r2, r3
 8009b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b80:	801a      	strh	r2, [r3, #0]
 8009b82:	e03a      	b.n	8009bfa <USB_EPStartXfer+0x210>
 8009b84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b88:	095b      	lsrs	r3, r3, #5
 8009b8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b92:	f003 031f 	and.w	r3, r3, #31
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d104      	bne.n	8009ba4 <USB_EPStartXfer+0x1ba>
 8009b9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b9e:	3b01      	subs	r3, #1
 8009ba0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba6:	881b      	ldrh	r3, [r3, #0]
 8009ba8:	b29a      	uxth	r2, r3
 8009baa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009bae:	b29b      	uxth	r3, r3
 8009bb0:	029b      	lsls	r3, r3, #10
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	b29b      	uxth	r3, r3
 8009bb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009bbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009bc0:	b29a      	uxth	r2, r3
 8009bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc4:	801a      	strh	r2, [r3, #0]
 8009bc6:	e018      	b.n	8009bfa <USB_EPStartXfer+0x210>
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	785b      	ldrb	r3, [r3, #1]
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d114      	bne.n	8009bfa <USB_EPStartXfer+0x210>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	461a      	mov	r2, r3
 8009bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bdc:	4413      	add	r3, r2
 8009bde:	633b      	str	r3, [r7, #48]	@ 0x30
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	781b      	ldrb	r3, [r3, #0]
 8009be4:	00da      	lsls	r2, r3, #3
 8009be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be8:	4413      	add	r3, r2
 8009bea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bf4:	b29a      	uxth	r2, r3
 8009bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	895b      	ldrh	r3, [r3, #10]
 8009bfe:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	6959      	ldr	r1, [r3, #20]
 8009c06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c0a:	b29b      	uxth	r3, r3
 8009c0c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 fdef 	bl	800a7f4 <USB_WritePMA>
            ep->xfer_buff += len;
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	695a      	ldr	r2, [r3, #20]
 8009c1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c1e:	441a      	add	r2, r3
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	6a1a      	ldr	r2, [r3, #32]
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	691b      	ldr	r3, [r3, #16]
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d907      	bls.n	8009c40 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	6a1a      	ldr	r2, [r3, #32]
 8009c34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c38:	1ad2      	subs	r2, r2, r3
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	621a      	str	r2, [r3, #32]
 8009c3e:	e006      	b.n	8009c4e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	6a1b      	ldr	r3, [r3, #32]
 8009c44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	785b      	ldrb	r3, [r3, #1]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d16b      	bne.n	8009d2e <USB_EPStartXfer+0x344>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	61bb      	str	r3, [r7, #24]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c60:	b29b      	uxth	r3, r3
 8009c62:	461a      	mov	r2, r3
 8009c64:	69bb      	ldr	r3, [r7, #24]
 8009c66:	4413      	add	r3, r2
 8009c68:	61bb      	str	r3, [r7, #24]
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	781b      	ldrb	r3, [r3, #0]
 8009c6e:	00da      	lsls	r2, r3, #3
 8009c70:	69bb      	ldr	r3, [r7, #24]
 8009c72:	4413      	add	r3, r2
 8009c74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009c78:	617b      	str	r3, [r7, #20]
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	881b      	ldrh	r3, [r3, #0]
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c84:	b29a      	uxth	r2, r3
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	801a      	strh	r2, [r3, #0]
 8009c8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d10a      	bne.n	8009ca8 <USB_EPStartXfer+0x2be>
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	881b      	ldrh	r3, [r3, #0]
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ca0:	b29a      	uxth	r2, r3
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	801a      	strh	r2, [r3, #0]
 8009ca6:	e05d      	b.n	8009d64 <USB_EPStartXfer+0x37a>
 8009ca8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cac:	2b3e      	cmp	r3, #62	@ 0x3e
 8009cae:	d81c      	bhi.n	8009cea <USB_EPStartXfer+0x300>
 8009cb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cb4:	085b      	lsrs	r3, r3, #1
 8009cb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009cba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cbe:	f003 0301 	and.w	r3, r3, #1
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d004      	beq.n	8009cd0 <USB_EPStartXfer+0x2e6>
 8009cc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009cca:	3301      	adds	r3, #1
 8009ccc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	881b      	ldrh	r3, [r3, #0]
 8009cd4:	b29a      	uxth	r2, r3
 8009cd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009cda:	b29b      	uxth	r3, r3
 8009cdc:	029b      	lsls	r3, r3, #10
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	b29a      	uxth	r2, r3
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	801a      	strh	r2, [r3, #0]
 8009ce8:	e03c      	b.n	8009d64 <USB_EPStartXfer+0x37a>
 8009cea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cee:	095b      	lsrs	r3, r3, #5
 8009cf0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009cf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cf8:	f003 031f 	and.w	r3, r3, #31
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d104      	bne.n	8009d0a <USB_EPStartXfer+0x320>
 8009d00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d04:	3b01      	subs	r3, #1
 8009d06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	881b      	ldrh	r3, [r3, #0]
 8009d0e:	b29a      	uxth	r2, r3
 8009d10:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	029b      	lsls	r3, r3, #10
 8009d18:	b29b      	uxth	r3, r3
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	b29b      	uxth	r3, r3
 8009d1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d26:	b29a      	uxth	r2, r3
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	801a      	strh	r2, [r3, #0]
 8009d2c:	e01a      	b.n	8009d64 <USB_EPStartXfer+0x37a>
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	785b      	ldrb	r3, [r3, #1]
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d116      	bne.n	8009d64 <USB_EPStartXfer+0x37a>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	623b      	str	r3, [r7, #32]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d40:	b29b      	uxth	r3, r3
 8009d42:	461a      	mov	r2, r3
 8009d44:	6a3b      	ldr	r3, [r7, #32]
 8009d46:	4413      	add	r3, r2
 8009d48:	623b      	str	r3, [r7, #32]
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	781b      	ldrb	r3, [r3, #0]
 8009d4e:	00da      	lsls	r2, r3, #3
 8009d50:	6a3b      	ldr	r3, [r7, #32]
 8009d52:	4413      	add	r3, r2
 8009d54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009d58:	61fb      	str	r3, [r7, #28]
 8009d5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d5e:	b29a      	uxth	r2, r3
 8009d60:	69fb      	ldr	r3, [r7, #28]
 8009d62:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	891b      	ldrh	r3, [r3, #8]
 8009d68:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	6959      	ldr	r1, [r3, #20]
 8009d70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f000 fd3a 	bl	800a7f4 <USB_WritePMA>
 8009d80:	e2e2      	b.n	800a348 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	785b      	ldrb	r3, [r3, #1]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d16b      	bne.n	8009e62 <USB_EPStartXfer+0x478>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d94:	b29b      	uxth	r3, r3
 8009d96:	461a      	mov	r2, r3
 8009d98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d9a:	4413      	add	r3, r2
 8009d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	781b      	ldrb	r3, [r3, #0]
 8009da2:	00da      	lsls	r2, r3, #3
 8009da4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009da6:	4413      	add	r3, r2
 8009da8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009dac:	647b      	str	r3, [r7, #68]	@ 0x44
 8009dae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009db0:	881b      	ldrh	r3, [r3, #0]
 8009db2:	b29b      	uxth	r3, r3
 8009db4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009db8:	b29a      	uxth	r2, r3
 8009dba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dbc:	801a      	strh	r2, [r3, #0]
 8009dbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d10a      	bne.n	8009ddc <USB_EPStartXfer+0x3f2>
 8009dc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dc8:	881b      	ldrh	r3, [r3, #0]
 8009dca:	b29b      	uxth	r3, r3
 8009dcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009dd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009dd4:	b29a      	uxth	r2, r3
 8009dd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dd8:	801a      	strh	r2, [r3, #0]
 8009dda:	e05d      	b.n	8009e98 <USB_EPStartXfer+0x4ae>
 8009ddc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009de0:	2b3e      	cmp	r3, #62	@ 0x3e
 8009de2:	d81c      	bhi.n	8009e1e <USB_EPStartXfer+0x434>
 8009de4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009de8:	085b      	lsrs	r3, r3, #1
 8009dea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009dee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009df2:	f003 0301 	and.w	r3, r3, #1
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d004      	beq.n	8009e04 <USB_EPStartXfer+0x41a>
 8009dfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009dfe:	3301      	adds	r3, #1
 8009e00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009e04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e06:	881b      	ldrh	r3, [r3, #0]
 8009e08:	b29a      	uxth	r2, r3
 8009e0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	029b      	lsls	r3, r3, #10
 8009e12:	b29b      	uxth	r3, r3
 8009e14:	4313      	orrs	r3, r2
 8009e16:	b29a      	uxth	r2, r3
 8009e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e1a:	801a      	strh	r2, [r3, #0]
 8009e1c:	e03c      	b.n	8009e98 <USB_EPStartXfer+0x4ae>
 8009e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e22:	095b      	lsrs	r3, r3, #5
 8009e24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009e28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e2c:	f003 031f 	and.w	r3, r3, #31
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d104      	bne.n	8009e3e <USB_EPStartXfer+0x454>
 8009e34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e38:	3b01      	subs	r3, #1
 8009e3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009e3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e40:	881b      	ldrh	r3, [r3, #0]
 8009e42:	b29a      	uxth	r2, r3
 8009e44:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	029b      	lsls	r3, r3, #10
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e5a:	b29a      	uxth	r2, r3
 8009e5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e5e:	801a      	strh	r2, [r3, #0]
 8009e60:	e01a      	b.n	8009e98 <USB_EPStartXfer+0x4ae>
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	785b      	ldrb	r3, [r3, #1]
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d116      	bne.n	8009e98 <USB_EPStartXfer+0x4ae>
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	461a      	mov	r2, r3
 8009e78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e7a:	4413      	add	r3, r2
 8009e7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	781b      	ldrb	r3, [r3, #0]
 8009e82:	00da      	lsls	r2, r3, #3
 8009e84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e86:	4413      	add	r3, r2
 8009e88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e92:	b29a      	uxth	r2, r3
 8009e94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e96:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	891b      	ldrh	r3, [r3, #8]
 8009e9c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	6959      	ldr	r1, [r3, #20]
 8009ea4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ea8:	b29b      	uxth	r3, r3
 8009eaa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f000 fca0 	bl	800a7f4 <USB_WritePMA>
            ep->xfer_buff += len;
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	695a      	ldr	r2, [r3, #20]
 8009eb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ebc:	441a      	add	r2, r3
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	6a1a      	ldr	r2, [r3, #32]
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	691b      	ldr	r3, [r3, #16]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d907      	bls.n	8009ede <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	6a1a      	ldr	r2, [r3, #32]
 8009ed2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ed6:	1ad2      	subs	r2, r2, r3
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	621a      	str	r2, [r3, #32]
 8009edc:	e006      	b.n	8009eec <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	6a1b      	ldr	r3, [r3, #32]
 8009ee2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	785b      	ldrb	r3, [r3, #1]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d16b      	bne.n	8009fd0 <USB_EPStartXfer+0x5e6>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f02:	b29b      	uxth	r3, r3
 8009f04:	461a      	mov	r2, r3
 8009f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f08:	4413      	add	r3, r2
 8009f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	781b      	ldrb	r3, [r3, #0]
 8009f10:	00da      	lsls	r2, r3, #3
 8009f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f14:	4413      	add	r3, r2
 8009f16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009f1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f1e:	881b      	ldrh	r3, [r3, #0]
 8009f20:	b29b      	uxth	r3, r3
 8009f22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f26:	b29a      	uxth	r2, r3
 8009f28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f2a:	801a      	strh	r2, [r3, #0]
 8009f2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d10a      	bne.n	8009f4a <USB_EPStartXfer+0x560>
 8009f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f36:	881b      	ldrh	r3, [r3, #0]
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f42:	b29a      	uxth	r2, r3
 8009f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f46:	801a      	strh	r2, [r3, #0]
 8009f48:	e05b      	b.n	800a002 <USB_EPStartXfer+0x618>
 8009f4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f4e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f50:	d81c      	bhi.n	8009f8c <USB_EPStartXfer+0x5a2>
 8009f52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f56:	085b      	lsrs	r3, r3, #1
 8009f58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009f5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f60:	f003 0301 	and.w	r3, r3, #1
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d004      	beq.n	8009f72 <USB_EPStartXfer+0x588>
 8009f68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f74:	881b      	ldrh	r3, [r3, #0]
 8009f76:	b29a      	uxth	r2, r3
 8009f78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009f7c:	b29b      	uxth	r3, r3
 8009f7e:	029b      	lsls	r3, r3, #10
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	4313      	orrs	r3, r2
 8009f84:	b29a      	uxth	r2, r3
 8009f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f88:	801a      	strh	r2, [r3, #0]
 8009f8a:	e03a      	b.n	800a002 <USB_EPStartXfer+0x618>
 8009f8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f90:	095b      	lsrs	r3, r3, #5
 8009f92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009f96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f9a:	f003 031f 	and.w	r3, r3, #31
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d104      	bne.n	8009fac <USB_EPStartXfer+0x5c2>
 8009fa2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009fa6:	3b01      	subs	r3, #1
 8009fa8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fae:	881b      	ldrh	r3, [r3, #0]
 8009fb0:	b29a      	uxth	r2, r3
 8009fb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009fb6:	b29b      	uxth	r3, r3
 8009fb8:	029b      	lsls	r3, r3, #10
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	b29b      	uxth	r3, r3
 8009fc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009fc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009fc8:	b29a      	uxth	r2, r3
 8009fca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fcc:	801a      	strh	r2, [r3, #0]
 8009fce:	e018      	b.n	800a002 <USB_EPStartXfer+0x618>
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	785b      	ldrb	r3, [r3, #1]
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d114      	bne.n	800a002 <USB_EPStartXfer+0x618>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fe4:	4413      	add	r3, r2
 8009fe6:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	781b      	ldrb	r3, [r3, #0]
 8009fec:	00da      	lsls	r2, r3, #3
 8009fee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ff0:	4413      	add	r3, r2
 8009ff2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ff8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ffc:	b29a      	uxth	r2, r3
 8009ffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a000:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	895b      	ldrh	r3, [r3, #10]
 800a006:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	6959      	ldr	r1, [r3, #20]
 800a00e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a012:	b29b      	uxth	r3, r3
 800a014:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 fbeb 	bl	800a7f4 <USB_WritePMA>
 800a01e:	e193      	b.n	800a348 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	6a1b      	ldr	r3, [r3, #32]
 800a024:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a028:	687a      	ldr	r2, [r7, #4]
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	781b      	ldrb	r3, [r3, #0]
 800a02e:	009b      	lsls	r3, r3, #2
 800a030:	4413      	add	r3, r2
 800a032:	881b      	ldrh	r3, [r3, #0]
 800a034:	b29b      	uxth	r3, r3
 800a036:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a03a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a03e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a042:	687a      	ldr	r2, [r7, #4]
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	781b      	ldrb	r3, [r3, #0]
 800a048:	009b      	lsls	r3, r3, #2
 800a04a:	441a      	add	r2, r3
 800a04c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a050:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a054:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a058:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a05c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a060:	b29b      	uxth	r3, r3
 800a062:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a06e:	b29b      	uxth	r3, r3
 800a070:	461a      	mov	r2, r3
 800a072:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a074:	4413      	add	r3, r2
 800a076:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	00da      	lsls	r2, r3, #3
 800a07e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a080:	4413      	add	r3, r2
 800a082:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a086:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a088:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a08c:	b29a      	uxth	r2, r3
 800a08e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a090:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	891b      	ldrh	r3, [r3, #8]
 800a096:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	6959      	ldr	r1, [r3, #20]
 800a09e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f000 fba3 	bl	800a7f4 <USB_WritePMA>
 800a0ae:	e14b      	b.n	800a348 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	6a1a      	ldr	r2, [r3, #32]
 800a0b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0b8:	1ad2      	subs	r2, r2, r3
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	781b      	ldrb	r3, [r3, #0]
 800a0c4:	009b      	lsls	r3, r3, #2
 800a0c6:	4413      	add	r3, r2
 800a0c8:	881b      	ldrh	r3, [r3, #0]
 800a0ca:	b29b      	uxth	r3, r3
 800a0cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	f000 809a 	beq.w	800a20a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	673b      	str	r3, [r7, #112]	@ 0x70
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	785b      	ldrb	r3, [r3, #1]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d16b      	bne.n	800a1ba <USB_EPStartXfer+0x7d0>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a0f2:	4413      	add	r3, r2
 800a0f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	781b      	ldrb	r3, [r3, #0]
 800a0fa:	00da      	lsls	r2, r3, #3
 800a0fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a0fe:	4413      	add	r3, r2
 800a100:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a104:	667b      	str	r3, [r7, #100]	@ 0x64
 800a106:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a108:	881b      	ldrh	r3, [r3, #0]
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a110:	b29a      	uxth	r2, r3
 800a112:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a114:	801a      	strh	r2, [r3, #0]
 800a116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d10a      	bne.n	800a134 <USB_EPStartXfer+0x74a>
 800a11e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a120:	881b      	ldrh	r3, [r3, #0]
 800a122:	b29b      	uxth	r3, r3
 800a124:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a128:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a12c:	b29a      	uxth	r2, r3
 800a12e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a130:	801a      	strh	r2, [r3, #0]
 800a132:	e05b      	b.n	800a1ec <USB_EPStartXfer+0x802>
 800a134:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a138:	2b3e      	cmp	r3, #62	@ 0x3e
 800a13a:	d81c      	bhi.n	800a176 <USB_EPStartXfer+0x78c>
 800a13c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a140:	085b      	lsrs	r3, r3, #1
 800a142:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a146:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a14a:	f003 0301 	and.w	r3, r3, #1
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d004      	beq.n	800a15c <USB_EPStartXfer+0x772>
 800a152:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a156:	3301      	adds	r3, #1
 800a158:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a15c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a15e:	881b      	ldrh	r3, [r3, #0]
 800a160:	b29a      	uxth	r2, r3
 800a162:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a166:	b29b      	uxth	r3, r3
 800a168:	029b      	lsls	r3, r3, #10
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	4313      	orrs	r3, r2
 800a16e:	b29a      	uxth	r2, r3
 800a170:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a172:	801a      	strh	r2, [r3, #0]
 800a174:	e03a      	b.n	800a1ec <USB_EPStartXfer+0x802>
 800a176:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a17a:	095b      	lsrs	r3, r3, #5
 800a17c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a180:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a184:	f003 031f 	and.w	r3, r3, #31
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d104      	bne.n	800a196 <USB_EPStartXfer+0x7ac>
 800a18c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a190:	3b01      	subs	r3, #1
 800a192:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a196:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a198:	881b      	ldrh	r3, [r3, #0]
 800a19a:	b29a      	uxth	r2, r3
 800a19c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a1a0:	b29b      	uxth	r3, r3
 800a1a2:	029b      	lsls	r3, r3, #10
 800a1a4:	b29b      	uxth	r3, r3
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	b29b      	uxth	r3, r3
 800a1aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1b2:	b29a      	uxth	r2, r3
 800a1b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a1b6:	801a      	strh	r2, [r3, #0]
 800a1b8:	e018      	b.n	800a1ec <USB_EPStartXfer+0x802>
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	785b      	ldrb	r3, [r3, #1]
 800a1be:	2b01      	cmp	r3, #1
 800a1c0:	d114      	bne.n	800a1ec <USB_EPStartXfer+0x802>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1c8:	b29b      	uxth	r3, r3
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1ce:	4413      	add	r3, r2
 800a1d0:	673b      	str	r3, [r7, #112]	@ 0x70
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	00da      	lsls	r2, r3, #3
 800a1d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1da:	4413      	add	r3, r2
 800a1dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a1e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a1e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1e6:	b29a      	uxth	r2, r3
 800a1e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1ea:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	895b      	ldrh	r3, [r3, #10]
 800a1f0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	6959      	ldr	r1, [r3, #20]
 800a1f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1fc:	b29b      	uxth	r3, r3
 800a1fe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 faf6 	bl	800a7f4 <USB_WritePMA>
 800a208:	e09e      	b.n	800a348 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	785b      	ldrb	r3, [r3, #1]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d16b      	bne.n	800a2ea <USB_EPStartXfer+0x900>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a21c:	b29b      	uxth	r3, r3
 800a21e:	461a      	mov	r2, r3
 800a220:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a222:	4413      	add	r3, r2
 800a224:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	781b      	ldrb	r3, [r3, #0]
 800a22a:	00da      	lsls	r2, r3, #3
 800a22c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a22e:	4413      	add	r3, r2
 800a230:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a234:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a236:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a238:	881b      	ldrh	r3, [r3, #0]
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a240:	b29a      	uxth	r2, r3
 800a242:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a244:	801a      	strh	r2, [r3, #0]
 800a246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d10a      	bne.n	800a264 <USB_EPStartXfer+0x87a>
 800a24e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a250:	881b      	ldrh	r3, [r3, #0]
 800a252:	b29b      	uxth	r3, r3
 800a254:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a258:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a25c:	b29a      	uxth	r2, r3
 800a25e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a260:	801a      	strh	r2, [r3, #0]
 800a262:	e063      	b.n	800a32c <USB_EPStartXfer+0x942>
 800a264:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a268:	2b3e      	cmp	r3, #62	@ 0x3e
 800a26a:	d81c      	bhi.n	800a2a6 <USB_EPStartXfer+0x8bc>
 800a26c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a270:	085b      	lsrs	r3, r3, #1
 800a272:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a27a:	f003 0301 	and.w	r3, r3, #1
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d004      	beq.n	800a28c <USB_EPStartXfer+0x8a2>
 800a282:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a286:	3301      	adds	r3, #1
 800a288:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a28c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a28e:	881b      	ldrh	r3, [r3, #0]
 800a290:	b29a      	uxth	r2, r3
 800a292:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a296:	b29b      	uxth	r3, r3
 800a298:	029b      	lsls	r3, r3, #10
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	4313      	orrs	r3, r2
 800a29e:	b29a      	uxth	r2, r3
 800a2a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2a2:	801a      	strh	r2, [r3, #0]
 800a2a4:	e042      	b.n	800a32c <USB_EPStartXfer+0x942>
 800a2a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2aa:	095b      	lsrs	r3, r3, #5
 800a2ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2b4:	f003 031f 	and.w	r3, r3, #31
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d104      	bne.n	800a2c6 <USB_EPStartXfer+0x8dc>
 800a2bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a2c0:	3b01      	subs	r3, #1
 800a2c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2c8:	881b      	ldrh	r3, [r3, #0]
 800a2ca:	b29a      	uxth	r2, r3
 800a2cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a2d0:	b29b      	uxth	r3, r3
 800a2d2:	029b      	lsls	r3, r3, #10
 800a2d4:	b29b      	uxth	r3, r3
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	b29b      	uxth	r3, r3
 800a2da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2e2:	b29a      	uxth	r2, r3
 800a2e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2e6:	801a      	strh	r2, [r3, #0]
 800a2e8:	e020      	b.n	800a32c <USB_EPStartXfer+0x942>
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	785b      	ldrb	r3, [r3, #1]
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d11c      	bne.n	800a32c <USB_EPStartXfer+0x942>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a2fe:	b29b      	uxth	r3, r3
 800a300:	461a      	mov	r2, r3
 800a302:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a306:	4413      	add	r3, r2
 800a308:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	781b      	ldrb	r3, [r3, #0]
 800a310:	00da      	lsls	r2, r3, #3
 800a312:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a316:	4413      	add	r3, r2
 800a318:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a31c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a320:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a324:	b29a      	uxth	r2, r3
 800a326:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a32a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	891b      	ldrh	r3, [r3, #8]
 800a330:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	6959      	ldr	r1, [r3, #20]
 800a338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a33c:	b29b      	uxth	r3, r3
 800a33e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 fa56 	bl	800a7f4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a348:	687a      	ldr	r2, [r7, #4]
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	781b      	ldrb	r3, [r3, #0]
 800a34e:	009b      	lsls	r3, r3, #2
 800a350:	4413      	add	r3, r2
 800a352:	881b      	ldrh	r3, [r3, #0]
 800a354:	b29b      	uxth	r3, r3
 800a356:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a35a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a35e:	817b      	strh	r3, [r7, #10]
 800a360:	897b      	ldrh	r3, [r7, #10]
 800a362:	f083 0310 	eor.w	r3, r3, #16
 800a366:	817b      	strh	r3, [r7, #10]
 800a368:	897b      	ldrh	r3, [r7, #10]
 800a36a:	f083 0320 	eor.w	r3, r3, #32
 800a36e:	817b      	strh	r3, [r7, #10]
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	781b      	ldrb	r3, [r3, #0]
 800a376:	009b      	lsls	r3, r3, #2
 800a378:	441a      	add	r2, r3
 800a37a:	897b      	ldrh	r3, [r7, #10]
 800a37c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a380:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a384:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a388:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a38c:	b29b      	uxth	r3, r3
 800a38e:	8013      	strh	r3, [r2, #0]
 800a390:	e0d5      	b.n	800a53e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	7b1b      	ldrb	r3, [r3, #12]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d156      	bne.n	800a448 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	699b      	ldr	r3, [r3, #24]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d122      	bne.n	800a3e8 <USB_EPStartXfer+0x9fe>
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	78db      	ldrb	r3, [r3, #3]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d11e      	bne.n	800a3e8 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	781b      	ldrb	r3, [r3, #0]
 800a3b0:	009b      	lsls	r3, r3, #2
 800a3b2:	4413      	add	r3, r2
 800a3b4:	881b      	ldrh	r3, [r3, #0]
 800a3b6:	b29b      	uxth	r3, r3
 800a3b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a3bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3c0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	441a      	add	r2, r3
 800a3ce:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a3d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a3d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a3da:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a3de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3e2:	b29b      	uxth	r3, r3
 800a3e4:	8013      	strh	r3, [r2, #0]
 800a3e6:	e01d      	b.n	800a424 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	781b      	ldrb	r3, [r3, #0]
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	4413      	add	r3, r2
 800a3f2:	881b      	ldrh	r3, [r3, #0]
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a3fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3fe:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800a402:	687a      	ldr	r2, [r7, #4]
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	441a      	add	r2, r3
 800a40c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800a410:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a414:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a418:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a41c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a420:	b29b      	uxth	r3, r3
 800a422:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	699a      	ldr	r2, [r3, #24]
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	691b      	ldr	r3, [r3, #16]
 800a42c:	429a      	cmp	r2, r3
 800a42e:	d907      	bls.n	800a440 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	699a      	ldr	r2, [r3, #24]
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	691b      	ldr	r3, [r3, #16]
 800a438:	1ad2      	subs	r2, r2, r3
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	619a      	str	r2, [r3, #24]
 800a43e:	e054      	b.n	800a4ea <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	2200      	movs	r2, #0
 800a444:	619a      	str	r2, [r3, #24]
 800a446:	e050      	b.n	800a4ea <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	78db      	ldrb	r3, [r3, #3]
 800a44c:	2b02      	cmp	r3, #2
 800a44e:	d142      	bne.n	800a4d6 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	69db      	ldr	r3, [r3, #28]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d048      	beq.n	800a4ea <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a458:	687a      	ldr	r2, [r7, #4]
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	781b      	ldrb	r3, [r3, #0]
 800a45e:	009b      	lsls	r3, r3, #2
 800a460:	4413      	add	r3, r2
 800a462:	881b      	ldrh	r3, [r3, #0]
 800a464:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a468:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a46c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a470:	2b00      	cmp	r3, #0
 800a472:	d005      	beq.n	800a480 <USB_EPStartXfer+0xa96>
 800a474:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d10b      	bne.n	800a498 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a480:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a484:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d12e      	bne.n	800a4ea <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a48c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a494:	2b00      	cmp	r3, #0
 800a496:	d128      	bne.n	800a4ea <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a498:	687a      	ldr	r2, [r7, #4]
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	781b      	ldrb	r3, [r3, #0]
 800a49e:	009b      	lsls	r3, r3, #2
 800a4a0:	4413      	add	r3, r2
 800a4a2:	881b      	ldrh	r3, [r3, #0]
 800a4a4:	b29b      	uxth	r3, r3
 800a4a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4ae:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800a4b2:	687a      	ldr	r2, [r7, #4]
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	781b      	ldrb	r3, [r3, #0]
 800a4b8:	009b      	lsls	r3, r3, #2
 800a4ba:	441a      	add	r2, r3
 800a4bc:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800a4c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a4d0:	b29b      	uxth	r3, r3
 800a4d2:	8013      	strh	r3, [r2, #0]
 800a4d4:	e009      	b.n	800a4ea <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	78db      	ldrb	r3, [r3, #3]
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	d103      	bne.n	800a4e6 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	619a      	str	r2, [r3, #24]
 800a4e4:	e001      	b.n	800a4ea <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e02a      	b.n	800a540 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	009b      	lsls	r3, r3, #2
 800a4f2:	4413      	add	r3, r2
 800a4f4:	881b      	ldrh	r3, [r3, #0]
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a500:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a504:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a508:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a50c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a510:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a514:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a518:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a51c:	687a      	ldr	r2, [r7, #4]
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	009b      	lsls	r3, r3, #2
 800a524:	441a      	add	r2, r3
 800a526:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a52a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a52e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a532:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a53a:	b29b      	uxth	r3, r3
 800a53c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a53e:	2300      	movs	r3, #0
}
 800a540:	4618      	mov	r0, r3
 800a542:	37b0      	adds	r7, #176	@ 0xb0
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a548:	b480      	push	{r7}
 800a54a:	b085      	sub	sp, #20
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
 800a550:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	785b      	ldrb	r3, [r3, #1]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d020      	beq.n	800a59c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	4413      	add	r3, r2
 800a564:	881b      	ldrh	r3, [r3, #0]
 800a566:	b29b      	uxth	r3, r3
 800a568:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a56c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a570:	81bb      	strh	r3, [r7, #12]
 800a572:	89bb      	ldrh	r3, [r7, #12]
 800a574:	f083 0310 	eor.w	r3, r3, #16
 800a578:	81bb      	strh	r3, [r7, #12]
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	009b      	lsls	r3, r3, #2
 800a582:	441a      	add	r2, r3
 800a584:	89bb      	ldrh	r3, [r7, #12]
 800a586:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a58a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a58e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a596:	b29b      	uxth	r3, r3
 800a598:	8013      	strh	r3, [r2, #0]
 800a59a:	e01f      	b.n	800a5dc <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	781b      	ldrb	r3, [r3, #0]
 800a5a2:	009b      	lsls	r3, r3, #2
 800a5a4:	4413      	add	r3, r2
 800a5a6:	881b      	ldrh	r3, [r3, #0]
 800a5a8:	b29b      	uxth	r3, r3
 800a5aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a5ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5b2:	81fb      	strh	r3, [r7, #14]
 800a5b4:	89fb      	ldrh	r3, [r7, #14]
 800a5b6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a5ba:	81fb      	strh	r3, [r7, #14]
 800a5bc:	687a      	ldr	r2, [r7, #4]
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	781b      	ldrb	r3, [r3, #0]
 800a5c2:	009b      	lsls	r3, r3, #2
 800a5c4:	441a      	add	r2, r3
 800a5c6:	89fb      	ldrh	r3, [r7, #14]
 800a5c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a5cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a5d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a5dc:	2300      	movs	r3, #0
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3714      	adds	r7, #20
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr

0800a5ea <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a5ea:	b480      	push	{r7}
 800a5ec:	b087      	sub	sp, #28
 800a5ee:	af00      	add	r7, sp, #0
 800a5f0:	6078      	str	r0, [r7, #4]
 800a5f2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	785b      	ldrb	r3, [r3, #1]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d04c      	beq.n	800a696 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	781b      	ldrb	r3, [r3, #0]
 800a602:	009b      	lsls	r3, r3, #2
 800a604:	4413      	add	r3, r2
 800a606:	881b      	ldrh	r3, [r3, #0]
 800a608:	823b      	strh	r3, [r7, #16]
 800a60a:	8a3b      	ldrh	r3, [r7, #16]
 800a60c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a610:	2b00      	cmp	r3, #0
 800a612:	d01b      	beq.n	800a64c <USB_EPClearStall+0x62>
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	781b      	ldrb	r3, [r3, #0]
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	4413      	add	r3, r2
 800a61e:	881b      	ldrh	r3, [r3, #0]
 800a620:	b29b      	uxth	r3, r3
 800a622:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a62a:	81fb      	strh	r3, [r7, #14]
 800a62c:	687a      	ldr	r2, [r7, #4]
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	781b      	ldrb	r3, [r3, #0]
 800a632:	009b      	lsls	r3, r3, #2
 800a634:	441a      	add	r2, r3
 800a636:	89fb      	ldrh	r3, [r7, #14]
 800a638:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a63c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a640:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a644:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a648:	b29b      	uxth	r3, r3
 800a64a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	78db      	ldrb	r3, [r3, #3]
 800a650:	2b01      	cmp	r3, #1
 800a652:	d06c      	beq.n	800a72e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	781b      	ldrb	r3, [r3, #0]
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	4413      	add	r3, r2
 800a65e:	881b      	ldrh	r3, [r3, #0]
 800a660:	b29b      	uxth	r3, r3
 800a662:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a666:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a66a:	81bb      	strh	r3, [r7, #12]
 800a66c:	89bb      	ldrh	r3, [r7, #12]
 800a66e:	f083 0320 	eor.w	r3, r3, #32
 800a672:	81bb      	strh	r3, [r7, #12]
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	781b      	ldrb	r3, [r3, #0]
 800a67a:	009b      	lsls	r3, r3, #2
 800a67c:	441a      	add	r2, r3
 800a67e:	89bb      	ldrh	r3, [r7, #12]
 800a680:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a684:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a688:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a68c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a690:	b29b      	uxth	r3, r3
 800a692:	8013      	strh	r3, [r2, #0]
 800a694:	e04b      	b.n	800a72e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a696:	687a      	ldr	r2, [r7, #4]
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	4413      	add	r3, r2
 800a6a0:	881b      	ldrh	r3, [r3, #0]
 800a6a2:	82fb      	strh	r3, [r7, #22]
 800a6a4:	8afb      	ldrh	r3, [r7, #22]
 800a6a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d01b      	beq.n	800a6e6 <USB_EPClearStall+0xfc>
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	781b      	ldrb	r3, [r3, #0]
 800a6b4:	009b      	lsls	r3, r3, #2
 800a6b6:	4413      	add	r3, r2
 800a6b8:	881b      	ldrh	r3, [r3, #0]
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6c4:	82bb      	strh	r3, [r7, #20]
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	781b      	ldrb	r3, [r3, #0]
 800a6cc:	009b      	lsls	r3, r3, #2
 800a6ce:	441a      	add	r2, r3
 800a6d0:	8abb      	ldrh	r3, [r7, #20]
 800a6d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a6de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6e2:	b29b      	uxth	r3, r3
 800a6e4:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a6e6:	687a      	ldr	r2, [r7, #4]
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	781b      	ldrb	r3, [r3, #0]
 800a6ec:	009b      	lsls	r3, r3, #2
 800a6ee:	4413      	add	r3, r2
 800a6f0:	881b      	ldrh	r3, [r3, #0]
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a6f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6fc:	827b      	strh	r3, [r7, #18]
 800a6fe:	8a7b      	ldrh	r3, [r7, #18]
 800a700:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a704:	827b      	strh	r3, [r7, #18]
 800a706:	8a7b      	ldrh	r3, [r7, #18]
 800a708:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a70c:	827b      	strh	r3, [r7, #18]
 800a70e:	687a      	ldr	r2, [r7, #4]
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	009b      	lsls	r3, r3, #2
 800a716:	441a      	add	r2, r3
 800a718:	8a7b      	ldrh	r3, [r7, #18]
 800a71a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a71e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a72a:	b29b      	uxth	r3, r3
 800a72c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a72e:	2300      	movs	r3, #0
}
 800a730:	4618      	mov	r0, r3
 800a732:	371c      	adds	r7, #28
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr

0800a73c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b083      	sub	sp, #12
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
 800a744:	460b      	mov	r3, r1
 800a746:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a748:	78fb      	ldrb	r3, [r7, #3]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d103      	bne.n	800a756 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2280      	movs	r2, #128	@ 0x80
 800a752:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800a756:	2300      	movs	r3, #0
}
 800a758:	4618      	mov	r0, r3
 800a75a:	370c      	adds	r7, #12
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr

0800a764 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a772:	b29b      	uxth	r3, r3
 800a774:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a778:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a77c:	b29a      	uxth	r2, r3
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800a784:	2300      	movs	r3, #0
}
 800a786:	4618      	mov	r0, r3
 800a788:	370c      	adds	r7, #12
 800a78a:	46bd      	mov	sp, r7
 800a78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a790:	4770      	bx	lr

0800a792 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800a792:	b480      	push	{r7}
 800a794:	b083      	sub	sp, #12
 800a796:	af00      	add	r7, sp, #0
 800a798:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a7a0:	b29b      	uxth	r3, r3
 800a7a2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a7a6:	b29a      	uxth	r2, r3
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800a7ae:	2300      	movs	r3, #0
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	370c      	adds	r7, #12
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr

0800a7bc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b085      	sub	sp, #20
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	3714      	adds	r7, #20
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr

0800a7dc <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800a7dc:	b480      	push	{r7}
 800a7de:	b083      	sub	sp, #12
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a7e6:	2300      	movs	r3, #0
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	370c      	adds	r7, #12
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b08b      	sub	sp, #44	@ 0x2c
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	60f8      	str	r0, [r7, #12]
 800a7fc:	60b9      	str	r1, [r7, #8]
 800a7fe:	4611      	mov	r1, r2
 800a800:	461a      	mov	r2, r3
 800a802:	460b      	mov	r3, r1
 800a804:	80fb      	strh	r3, [r7, #6]
 800a806:	4613      	mov	r3, r2
 800a808:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a80a:	88bb      	ldrh	r3, [r7, #4]
 800a80c:	3301      	adds	r3, #1
 800a80e:	085b      	lsrs	r3, r3, #1
 800a810:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a81a:	88fa      	ldrh	r2, [r7, #6]
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	4413      	add	r3, r2
 800a820:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a824:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a826:	69bb      	ldr	r3, [r7, #24]
 800a828:	627b      	str	r3, [r7, #36]	@ 0x24
 800a82a:	e01c      	b.n	800a866 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800a82c:	69fb      	ldr	r3, [r7, #28]
 800a82e:	781b      	ldrb	r3, [r3, #0]
 800a830:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a832:	69fb      	ldr	r3, [r7, #28]
 800a834:	3301      	adds	r3, #1
 800a836:	781b      	ldrb	r3, [r3, #0]
 800a838:	b21b      	sxth	r3, r3
 800a83a:	021b      	lsls	r3, r3, #8
 800a83c:	b21a      	sxth	r2, r3
 800a83e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a842:	4313      	orrs	r3, r2
 800a844:	b21b      	sxth	r3, r3
 800a846:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800a848:	6a3b      	ldr	r3, [r7, #32]
 800a84a:	8a7a      	ldrh	r2, [r7, #18]
 800a84c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a84e:	6a3b      	ldr	r3, [r7, #32]
 800a850:	3302      	adds	r3, #2
 800a852:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800a854:	69fb      	ldr	r3, [r7, #28]
 800a856:	3301      	adds	r3, #1
 800a858:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a85a:	69fb      	ldr	r3, [r7, #28]
 800a85c:	3301      	adds	r3, #1
 800a85e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a862:	3b01      	subs	r3, #1
 800a864:	627b      	str	r3, [r7, #36]	@ 0x24
 800a866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d1df      	bne.n	800a82c <USB_WritePMA+0x38>
  }
}
 800a86c:	bf00      	nop
 800a86e:	bf00      	nop
 800a870:	372c      	adds	r7, #44	@ 0x2c
 800a872:	46bd      	mov	sp, r7
 800a874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a878:	4770      	bx	lr

0800a87a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a87a:	b480      	push	{r7}
 800a87c:	b08b      	sub	sp, #44	@ 0x2c
 800a87e:	af00      	add	r7, sp, #0
 800a880:	60f8      	str	r0, [r7, #12]
 800a882:	60b9      	str	r1, [r7, #8]
 800a884:	4611      	mov	r1, r2
 800a886:	461a      	mov	r2, r3
 800a888:	460b      	mov	r3, r1
 800a88a:	80fb      	strh	r3, [r7, #6]
 800a88c:	4613      	mov	r3, r2
 800a88e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a890:	88bb      	ldrh	r3, [r7, #4]
 800a892:	085b      	lsrs	r3, r3, #1
 800a894:	b29b      	uxth	r3, r3
 800a896:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a8a0:	88fa      	ldrh	r2, [r7, #6]
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	4413      	add	r3, r2
 800a8a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a8aa:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a8ac:	69bb      	ldr	r3, [r7, #24]
 800a8ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8b0:	e018      	b.n	800a8e4 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a8b2:	6a3b      	ldr	r3, [r7, #32]
 800a8b4:	881b      	ldrh	r3, [r3, #0]
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a8ba:	6a3b      	ldr	r3, [r7, #32]
 800a8bc:	3302      	adds	r3, #2
 800a8be:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	b2da      	uxtb	r2, r3
 800a8c4:	69fb      	ldr	r3, [r7, #28]
 800a8c6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a8c8:	69fb      	ldr	r3, [r7, #28]
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	0a1b      	lsrs	r3, r3, #8
 800a8d2:	b2da      	uxtb	r2, r3
 800a8d4:	69fb      	ldr	r3, [r7, #28]
 800a8d6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a8d8:	69fb      	ldr	r3, [r7, #28]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e0:	3b01      	subs	r3, #1
 800a8e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d1e3      	bne.n	800a8b2 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a8ea:	88bb      	ldrh	r3, [r7, #4]
 800a8ec:	f003 0301 	and.w	r3, r3, #1
 800a8f0:	b29b      	uxth	r3, r3
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d007      	beq.n	800a906 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800a8f6:	6a3b      	ldr	r3, [r7, #32]
 800a8f8:	881b      	ldrh	r3, [r3, #0]
 800a8fa:	b29b      	uxth	r3, r3
 800a8fc:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	b2da      	uxtb	r2, r3
 800a902:	69fb      	ldr	r3, [r7, #28]
 800a904:	701a      	strb	r2, [r3, #0]
  }
}
 800a906:	bf00      	nop
 800a908:	372c      	adds	r7, #44	@ 0x2c
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr
	...

0800a914 <__assert_func>:
 800a914:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a916:	4614      	mov	r4, r2
 800a918:	461a      	mov	r2, r3
 800a91a:	4b09      	ldr	r3, [pc, #36]	@ (800a940 <__assert_func+0x2c>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	4605      	mov	r5, r0
 800a920:	68d8      	ldr	r0, [r3, #12]
 800a922:	b14c      	cbz	r4, 800a938 <__assert_func+0x24>
 800a924:	4b07      	ldr	r3, [pc, #28]	@ (800a944 <__assert_func+0x30>)
 800a926:	9100      	str	r1, [sp, #0]
 800a928:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a92c:	4906      	ldr	r1, [pc, #24]	@ (800a948 <__assert_func+0x34>)
 800a92e:	462b      	mov	r3, r5
 800a930:	f000 f8b2 	bl	800aa98 <fiprintf>
 800a934:	f000 f9ad 	bl	800ac92 <abort>
 800a938:	4b04      	ldr	r3, [pc, #16]	@ (800a94c <__assert_func+0x38>)
 800a93a:	461c      	mov	r4, r3
 800a93c:	e7f3      	b.n	800a926 <__assert_func+0x12>
 800a93e:	bf00      	nop
 800a940:	2000014c 	.word	0x2000014c
 800a944:	0800bc7c 	.word	0x0800bc7c
 800a948:	0800bc89 	.word	0x0800bc89
 800a94c:	0800bcb7 	.word	0x0800bcb7

0800a950 <std>:
 800a950:	2300      	movs	r3, #0
 800a952:	b510      	push	{r4, lr}
 800a954:	4604      	mov	r4, r0
 800a956:	e9c0 3300 	strd	r3, r3, [r0]
 800a95a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a95e:	6083      	str	r3, [r0, #8]
 800a960:	8181      	strh	r1, [r0, #12]
 800a962:	6643      	str	r3, [r0, #100]	@ 0x64
 800a964:	81c2      	strh	r2, [r0, #14]
 800a966:	6183      	str	r3, [r0, #24]
 800a968:	4619      	mov	r1, r3
 800a96a:	2208      	movs	r2, #8
 800a96c:	305c      	adds	r0, #92	@ 0x5c
 800a96e:	f000 f906 	bl	800ab7e <memset>
 800a972:	4b0d      	ldr	r3, [pc, #52]	@ (800a9a8 <std+0x58>)
 800a974:	6263      	str	r3, [r4, #36]	@ 0x24
 800a976:	4b0d      	ldr	r3, [pc, #52]	@ (800a9ac <std+0x5c>)
 800a978:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a97a:	4b0d      	ldr	r3, [pc, #52]	@ (800a9b0 <std+0x60>)
 800a97c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a97e:	4b0d      	ldr	r3, [pc, #52]	@ (800a9b4 <std+0x64>)
 800a980:	6323      	str	r3, [r4, #48]	@ 0x30
 800a982:	4b0d      	ldr	r3, [pc, #52]	@ (800a9b8 <std+0x68>)
 800a984:	6224      	str	r4, [r4, #32]
 800a986:	429c      	cmp	r4, r3
 800a988:	d006      	beq.n	800a998 <std+0x48>
 800a98a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a98e:	4294      	cmp	r4, r2
 800a990:	d002      	beq.n	800a998 <std+0x48>
 800a992:	33d0      	adds	r3, #208	@ 0xd0
 800a994:	429c      	cmp	r4, r3
 800a996:	d105      	bne.n	800a9a4 <std+0x54>
 800a998:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a99c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9a0:	f000 b966 	b.w	800ac70 <__retarget_lock_init_recursive>
 800a9a4:	bd10      	pop	{r4, pc}
 800a9a6:	bf00      	nop
 800a9a8:	0800aaf9 	.word	0x0800aaf9
 800a9ac:	0800ab1b 	.word	0x0800ab1b
 800a9b0:	0800ab53 	.word	0x0800ab53
 800a9b4:	0800ab77 	.word	0x0800ab77
 800a9b8:	20000abc 	.word	0x20000abc

0800a9bc <stdio_exit_handler>:
 800a9bc:	4a02      	ldr	r2, [pc, #8]	@ (800a9c8 <stdio_exit_handler+0xc>)
 800a9be:	4903      	ldr	r1, [pc, #12]	@ (800a9cc <stdio_exit_handler+0x10>)
 800a9c0:	4803      	ldr	r0, [pc, #12]	@ (800a9d0 <stdio_exit_handler+0x14>)
 800a9c2:	f000 b87b 	b.w	800aabc <_fwalk_sglue>
 800a9c6:	bf00      	nop
 800a9c8:	20000140 	.word	0x20000140
 800a9cc:	0800b535 	.word	0x0800b535
 800a9d0:	20000150 	.word	0x20000150

0800a9d4 <cleanup_stdio>:
 800a9d4:	6841      	ldr	r1, [r0, #4]
 800a9d6:	4b0c      	ldr	r3, [pc, #48]	@ (800aa08 <cleanup_stdio+0x34>)
 800a9d8:	4299      	cmp	r1, r3
 800a9da:	b510      	push	{r4, lr}
 800a9dc:	4604      	mov	r4, r0
 800a9de:	d001      	beq.n	800a9e4 <cleanup_stdio+0x10>
 800a9e0:	f000 fda8 	bl	800b534 <_fflush_r>
 800a9e4:	68a1      	ldr	r1, [r4, #8]
 800a9e6:	4b09      	ldr	r3, [pc, #36]	@ (800aa0c <cleanup_stdio+0x38>)
 800a9e8:	4299      	cmp	r1, r3
 800a9ea:	d002      	beq.n	800a9f2 <cleanup_stdio+0x1e>
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	f000 fda1 	bl	800b534 <_fflush_r>
 800a9f2:	68e1      	ldr	r1, [r4, #12]
 800a9f4:	4b06      	ldr	r3, [pc, #24]	@ (800aa10 <cleanup_stdio+0x3c>)
 800a9f6:	4299      	cmp	r1, r3
 800a9f8:	d004      	beq.n	800aa04 <cleanup_stdio+0x30>
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa00:	f000 bd98 	b.w	800b534 <_fflush_r>
 800aa04:	bd10      	pop	{r4, pc}
 800aa06:	bf00      	nop
 800aa08:	20000abc 	.word	0x20000abc
 800aa0c:	20000b24 	.word	0x20000b24
 800aa10:	20000b8c 	.word	0x20000b8c

0800aa14 <global_stdio_init.part.0>:
 800aa14:	b510      	push	{r4, lr}
 800aa16:	4b0b      	ldr	r3, [pc, #44]	@ (800aa44 <global_stdio_init.part.0+0x30>)
 800aa18:	4c0b      	ldr	r4, [pc, #44]	@ (800aa48 <global_stdio_init.part.0+0x34>)
 800aa1a:	4a0c      	ldr	r2, [pc, #48]	@ (800aa4c <global_stdio_init.part.0+0x38>)
 800aa1c:	601a      	str	r2, [r3, #0]
 800aa1e:	4620      	mov	r0, r4
 800aa20:	2200      	movs	r2, #0
 800aa22:	2104      	movs	r1, #4
 800aa24:	f7ff ff94 	bl	800a950 <std>
 800aa28:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aa2c:	2201      	movs	r2, #1
 800aa2e:	2109      	movs	r1, #9
 800aa30:	f7ff ff8e 	bl	800a950 <std>
 800aa34:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aa38:	2202      	movs	r2, #2
 800aa3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa3e:	2112      	movs	r1, #18
 800aa40:	f7ff bf86 	b.w	800a950 <std>
 800aa44:	20000bf4 	.word	0x20000bf4
 800aa48:	20000abc 	.word	0x20000abc
 800aa4c:	0800a9bd 	.word	0x0800a9bd

0800aa50 <__sfp_lock_acquire>:
 800aa50:	4801      	ldr	r0, [pc, #4]	@ (800aa58 <__sfp_lock_acquire+0x8>)
 800aa52:	f000 b90e 	b.w	800ac72 <__retarget_lock_acquire_recursive>
 800aa56:	bf00      	nop
 800aa58:	20000bfd 	.word	0x20000bfd

0800aa5c <__sfp_lock_release>:
 800aa5c:	4801      	ldr	r0, [pc, #4]	@ (800aa64 <__sfp_lock_release+0x8>)
 800aa5e:	f000 b909 	b.w	800ac74 <__retarget_lock_release_recursive>
 800aa62:	bf00      	nop
 800aa64:	20000bfd 	.word	0x20000bfd

0800aa68 <__sinit>:
 800aa68:	b510      	push	{r4, lr}
 800aa6a:	4604      	mov	r4, r0
 800aa6c:	f7ff fff0 	bl	800aa50 <__sfp_lock_acquire>
 800aa70:	6a23      	ldr	r3, [r4, #32]
 800aa72:	b11b      	cbz	r3, 800aa7c <__sinit+0x14>
 800aa74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa78:	f7ff bff0 	b.w	800aa5c <__sfp_lock_release>
 800aa7c:	4b04      	ldr	r3, [pc, #16]	@ (800aa90 <__sinit+0x28>)
 800aa7e:	6223      	str	r3, [r4, #32]
 800aa80:	4b04      	ldr	r3, [pc, #16]	@ (800aa94 <__sinit+0x2c>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d1f5      	bne.n	800aa74 <__sinit+0xc>
 800aa88:	f7ff ffc4 	bl	800aa14 <global_stdio_init.part.0>
 800aa8c:	e7f2      	b.n	800aa74 <__sinit+0xc>
 800aa8e:	bf00      	nop
 800aa90:	0800a9d5 	.word	0x0800a9d5
 800aa94:	20000bf4 	.word	0x20000bf4

0800aa98 <fiprintf>:
 800aa98:	b40e      	push	{r1, r2, r3}
 800aa9a:	b503      	push	{r0, r1, lr}
 800aa9c:	4601      	mov	r1, r0
 800aa9e:	ab03      	add	r3, sp, #12
 800aaa0:	4805      	ldr	r0, [pc, #20]	@ (800aab8 <fiprintf+0x20>)
 800aaa2:	f853 2b04 	ldr.w	r2, [r3], #4
 800aaa6:	6800      	ldr	r0, [r0, #0]
 800aaa8:	9301      	str	r3, [sp, #4]
 800aaaa:	f000 fa1b 	bl	800aee4 <_vfiprintf_r>
 800aaae:	b002      	add	sp, #8
 800aab0:	f85d eb04 	ldr.w	lr, [sp], #4
 800aab4:	b003      	add	sp, #12
 800aab6:	4770      	bx	lr
 800aab8:	2000014c 	.word	0x2000014c

0800aabc <_fwalk_sglue>:
 800aabc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aac0:	4607      	mov	r7, r0
 800aac2:	4688      	mov	r8, r1
 800aac4:	4614      	mov	r4, r2
 800aac6:	2600      	movs	r6, #0
 800aac8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aacc:	f1b9 0901 	subs.w	r9, r9, #1
 800aad0:	d505      	bpl.n	800aade <_fwalk_sglue+0x22>
 800aad2:	6824      	ldr	r4, [r4, #0]
 800aad4:	2c00      	cmp	r4, #0
 800aad6:	d1f7      	bne.n	800aac8 <_fwalk_sglue+0xc>
 800aad8:	4630      	mov	r0, r6
 800aada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aade:	89ab      	ldrh	r3, [r5, #12]
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d907      	bls.n	800aaf4 <_fwalk_sglue+0x38>
 800aae4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aae8:	3301      	adds	r3, #1
 800aaea:	d003      	beq.n	800aaf4 <_fwalk_sglue+0x38>
 800aaec:	4629      	mov	r1, r5
 800aaee:	4638      	mov	r0, r7
 800aaf0:	47c0      	blx	r8
 800aaf2:	4306      	orrs	r6, r0
 800aaf4:	3568      	adds	r5, #104	@ 0x68
 800aaf6:	e7e9      	b.n	800aacc <_fwalk_sglue+0x10>

0800aaf8 <__sread>:
 800aaf8:	b510      	push	{r4, lr}
 800aafa:	460c      	mov	r4, r1
 800aafc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab00:	f000 f868 	bl	800abd4 <_read_r>
 800ab04:	2800      	cmp	r0, #0
 800ab06:	bfab      	itete	ge
 800ab08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab0a:	89a3      	ldrhlt	r3, [r4, #12]
 800ab0c:	181b      	addge	r3, r3, r0
 800ab0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab12:	bfac      	ite	ge
 800ab14:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab16:	81a3      	strhlt	r3, [r4, #12]
 800ab18:	bd10      	pop	{r4, pc}

0800ab1a <__swrite>:
 800ab1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab1e:	461f      	mov	r7, r3
 800ab20:	898b      	ldrh	r3, [r1, #12]
 800ab22:	05db      	lsls	r3, r3, #23
 800ab24:	4605      	mov	r5, r0
 800ab26:	460c      	mov	r4, r1
 800ab28:	4616      	mov	r6, r2
 800ab2a:	d505      	bpl.n	800ab38 <__swrite+0x1e>
 800ab2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab30:	2302      	movs	r3, #2
 800ab32:	2200      	movs	r2, #0
 800ab34:	f000 f83c 	bl	800abb0 <_lseek_r>
 800ab38:	89a3      	ldrh	r3, [r4, #12]
 800ab3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab3e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab42:	81a3      	strh	r3, [r4, #12]
 800ab44:	4632      	mov	r2, r6
 800ab46:	463b      	mov	r3, r7
 800ab48:	4628      	mov	r0, r5
 800ab4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab4e:	f000 b853 	b.w	800abf8 <_write_r>

0800ab52 <__sseek>:
 800ab52:	b510      	push	{r4, lr}
 800ab54:	460c      	mov	r4, r1
 800ab56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab5a:	f000 f829 	bl	800abb0 <_lseek_r>
 800ab5e:	1c43      	adds	r3, r0, #1
 800ab60:	89a3      	ldrh	r3, [r4, #12]
 800ab62:	bf15      	itete	ne
 800ab64:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ab66:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ab6a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ab6e:	81a3      	strheq	r3, [r4, #12]
 800ab70:	bf18      	it	ne
 800ab72:	81a3      	strhne	r3, [r4, #12]
 800ab74:	bd10      	pop	{r4, pc}

0800ab76 <__sclose>:
 800ab76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab7a:	f000 b809 	b.w	800ab90 <_close_r>

0800ab7e <memset>:
 800ab7e:	4402      	add	r2, r0
 800ab80:	4603      	mov	r3, r0
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d100      	bne.n	800ab88 <memset+0xa>
 800ab86:	4770      	bx	lr
 800ab88:	f803 1b01 	strb.w	r1, [r3], #1
 800ab8c:	e7f9      	b.n	800ab82 <memset+0x4>
	...

0800ab90 <_close_r>:
 800ab90:	b538      	push	{r3, r4, r5, lr}
 800ab92:	4d06      	ldr	r5, [pc, #24]	@ (800abac <_close_r+0x1c>)
 800ab94:	2300      	movs	r3, #0
 800ab96:	4604      	mov	r4, r0
 800ab98:	4608      	mov	r0, r1
 800ab9a:	602b      	str	r3, [r5, #0]
 800ab9c:	f7fa f9f2 	bl	8004f84 <_close>
 800aba0:	1c43      	adds	r3, r0, #1
 800aba2:	d102      	bne.n	800abaa <_close_r+0x1a>
 800aba4:	682b      	ldr	r3, [r5, #0]
 800aba6:	b103      	cbz	r3, 800abaa <_close_r+0x1a>
 800aba8:	6023      	str	r3, [r4, #0]
 800abaa:	bd38      	pop	{r3, r4, r5, pc}
 800abac:	20000bf8 	.word	0x20000bf8

0800abb0 <_lseek_r>:
 800abb0:	b538      	push	{r3, r4, r5, lr}
 800abb2:	4d07      	ldr	r5, [pc, #28]	@ (800abd0 <_lseek_r+0x20>)
 800abb4:	4604      	mov	r4, r0
 800abb6:	4608      	mov	r0, r1
 800abb8:	4611      	mov	r1, r2
 800abba:	2200      	movs	r2, #0
 800abbc:	602a      	str	r2, [r5, #0]
 800abbe:	461a      	mov	r2, r3
 800abc0:	f7fa fa07 	bl	8004fd2 <_lseek>
 800abc4:	1c43      	adds	r3, r0, #1
 800abc6:	d102      	bne.n	800abce <_lseek_r+0x1e>
 800abc8:	682b      	ldr	r3, [r5, #0]
 800abca:	b103      	cbz	r3, 800abce <_lseek_r+0x1e>
 800abcc:	6023      	str	r3, [r4, #0]
 800abce:	bd38      	pop	{r3, r4, r5, pc}
 800abd0:	20000bf8 	.word	0x20000bf8

0800abd4 <_read_r>:
 800abd4:	b538      	push	{r3, r4, r5, lr}
 800abd6:	4d07      	ldr	r5, [pc, #28]	@ (800abf4 <_read_r+0x20>)
 800abd8:	4604      	mov	r4, r0
 800abda:	4608      	mov	r0, r1
 800abdc:	4611      	mov	r1, r2
 800abde:	2200      	movs	r2, #0
 800abe0:	602a      	str	r2, [r5, #0]
 800abe2:	461a      	mov	r2, r3
 800abe4:	f7fa f995 	bl	8004f12 <_read>
 800abe8:	1c43      	adds	r3, r0, #1
 800abea:	d102      	bne.n	800abf2 <_read_r+0x1e>
 800abec:	682b      	ldr	r3, [r5, #0]
 800abee:	b103      	cbz	r3, 800abf2 <_read_r+0x1e>
 800abf0:	6023      	str	r3, [r4, #0]
 800abf2:	bd38      	pop	{r3, r4, r5, pc}
 800abf4:	20000bf8 	.word	0x20000bf8

0800abf8 <_write_r>:
 800abf8:	b538      	push	{r3, r4, r5, lr}
 800abfa:	4d07      	ldr	r5, [pc, #28]	@ (800ac18 <_write_r+0x20>)
 800abfc:	4604      	mov	r4, r0
 800abfe:	4608      	mov	r0, r1
 800ac00:	4611      	mov	r1, r2
 800ac02:	2200      	movs	r2, #0
 800ac04:	602a      	str	r2, [r5, #0]
 800ac06:	461a      	mov	r2, r3
 800ac08:	f7fa f9a0 	bl	8004f4c <_write>
 800ac0c:	1c43      	adds	r3, r0, #1
 800ac0e:	d102      	bne.n	800ac16 <_write_r+0x1e>
 800ac10:	682b      	ldr	r3, [r5, #0]
 800ac12:	b103      	cbz	r3, 800ac16 <_write_r+0x1e>
 800ac14:	6023      	str	r3, [r4, #0]
 800ac16:	bd38      	pop	{r3, r4, r5, pc}
 800ac18:	20000bf8 	.word	0x20000bf8

0800ac1c <__errno>:
 800ac1c:	4b01      	ldr	r3, [pc, #4]	@ (800ac24 <__errno+0x8>)
 800ac1e:	6818      	ldr	r0, [r3, #0]
 800ac20:	4770      	bx	lr
 800ac22:	bf00      	nop
 800ac24:	2000014c 	.word	0x2000014c

0800ac28 <__libc_init_array>:
 800ac28:	b570      	push	{r4, r5, r6, lr}
 800ac2a:	4d0d      	ldr	r5, [pc, #52]	@ (800ac60 <__libc_init_array+0x38>)
 800ac2c:	4c0d      	ldr	r4, [pc, #52]	@ (800ac64 <__libc_init_array+0x3c>)
 800ac2e:	1b64      	subs	r4, r4, r5
 800ac30:	10a4      	asrs	r4, r4, #2
 800ac32:	2600      	movs	r6, #0
 800ac34:	42a6      	cmp	r6, r4
 800ac36:	d109      	bne.n	800ac4c <__libc_init_array+0x24>
 800ac38:	4d0b      	ldr	r5, [pc, #44]	@ (800ac68 <__libc_init_array+0x40>)
 800ac3a:	4c0c      	ldr	r4, [pc, #48]	@ (800ac6c <__libc_init_array+0x44>)
 800ac3c:	f000 fe0e 	bl	800b85c <_init>
 800ac40:	1b64      	subs	r4, r4, r5
 800ac42:	10a4      	asrs	r4, r4, #2
 800ac44:	2600      	movs	r6, #0
 800ac46:	42a6      	cmp	r6, r4
 800ac48:	d105      	bne.n	800ac56 <__libc_init_array+0x2e>
 800ac4a:	bd70      	pop	{r4, r5, r6, pc}
 800ac4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac50:	4798      	blx	r3
 800ac52:	3601      	adds	r6, #1
 800ac54:	e7ee      	b.n	800ac34 <__libc_init_array+0xc>
 800ac56:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac5a:	4798      	blx	r3
 800ac5c:	3601      	adds	r6, #1
 800ac5e:	e7f2      	b.n	800ac46 <__libc_init_array+0x1e>
 800ac60:	0800bcf4 	.word	0x0800bcf4
 800ac64:	0800bcf4 	.word	0x0800bcf4
 800ac68:	0800bcf4 	.word	0x0800bcf4
 800ac6c:	0800bcfc 	.word	0x0800bcfc

0800ac70 <__retarget_lock_init_recursive>:
 800ac70:	4770      	bx	lr

0800ac72 <__retarget_lock_acquire_recursive>:
 800ac72:	4770      	bx	lr

0800ac74 <__retarget_lock_release_recursive>:
 800ac74:	4770      	bx	lr

0800ac76 <memcpy>:
 800ac76:	440a      	add	r2, r1
 800ac78:	4291      	cmp	r1, r2
 800ac7a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac7e:	d100      	bne.n	800ac82 <memcpy+0xc>
 800ac80:	4770      	bx	lr
 800ac82:	b510      	push	{r4, lr}
 800ac84:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac88:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac8c:	4291      	cmp	r1, r2
 800ac8e:	d1f9      	bne.n	800ac84 <memcpy+0xe>
 800ac90:	bd10      	pop	{r4, pc}

0800ac92 <abort>:
 800ac92:	b508      	push	{r3, lr}
 800ac94:	2006      	movs	r0, #6
 800ac96:	f000 fd31 	bl	800b6fc <raise>
 800ac9a:	2001      	movs	r0, #1
 800ac9c:	f7fa f92e 	bl	8004efc <_exit>

0800aca0 <_free_r>:
 800aca0:	b538      	push	{r3, r4, r5, lr}
 800aca2:	4605      	mov	r5, r0
 800aca4:	2900      	cmp	r1, #0
 800aca6:	d041      	beq.n	800ad2c <_free_r+0x8c>
 800aca8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acac:	1f0c      	subs	r4, r1, #4
 800acae:	2b00      	cmp	r3, #0
 800acb0:	bfb8      	it	lt
 800acb2:	18e4      	addlt	r4, r4, r3
 800acb4:	f000 f8e0 	bl	800ae78 <__malloc_lock>
 800acb8:	4a1d      	ldr	r2, [pc, #116]	@ (800ad30 <_free_r+0x90>)
 800acba:	6813      	ldr	r3, [r2, #0]
 800acbc:	b933      	cbnz	r3, 800accc <_free_r+0x2c>
 800acbe:	6063      	str	r3, [r4, #4]
 800acc0:	6014      	str	r4, [r2, #0]
 800acc2:	4628      	mov	r0, r5
 800acc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acc8:	f000 b8dc 	b.w	800ae84 <__malloc_unlock>
 800accc:	42a3      	cmp	r3, r4
 800acce:	d908      	bls.n	800ace2 <_free_r+0x42>
 800acd0:	6820      	ldr	r0, [r4, #0]
 800acd2:	1821      	adds	r1, r4, r0
 800acd4:	428b      	cmp	r3, r1
 800acd6:	bf01      	itttt	eq
 800acd8:	6819      	ldreq	r1, [r3, #0]
 800acda:	685b      	ldreq	r3, [r3, #4]
 800acdc:	1809      	addeq	r1, r1, r0
 800acde:	6021      	streq	r1, [r4, #0]
 800ace0:	e7ed      	b.n	800acbe <_free_r+0x1e>
 800ace2:	461a      	mov	r2, r3
 800ace4:	685b      	ldr	r3, [r3, #4]
 800ace6:	b10b      	cbz	r3, 800acec <_free_r+0x4c>
 800ace8:	42a3      	cmp	r3, r4
 800acea:	d9fa      	bls.n	800ace2 <_free_r+0x42>
 800acec:	6811      	ldr	r1, [r2, #0]
 800acee:	1850      	adds	r0, r2, r1
 800acf0:	42a0      	cmp	r0, r4
 800acf2:	d10b      	bne.n	800ad0c <_free_r+0x6c>
 800acf4:	6820      	ldr	r0, [r4, #0]
 800acf6:	4401      	add	r1, r0
 800acf8:	1850      	adds	r0, r2, r1
 800acfa:	4283      	cmp	r3, r0
 800acfc:	6011      	str	r1, [r2, #0]
 800acfe:	d1e0      	bne.n	800acc2 <_free_r+0x22>
 800ad00:	6818      	ldr	r0, [r3, #0]
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	6053      	str	r3, [r2, #4]
 800ad06:	4408      	add	r0, r1
 800ad08:	6010      	str	r0, [r2, #0]
 800ad0a:	e7da      	b.n	800acc2 <_free_r+0x22>
 800ad0c:	d902      	bls.n	800ad14 <_free_r+0x74>
 800ad0e:	230c      	movs	r3, #12
 800ad10:	602b      	str	r3, [r5, #0]
 800ad12:	e7d6      	b.n	800acc2 <_free_r+0x22>
 800ad14:	6820      	ldr	r0, [r4, #0]
 800ad16:	1821      	adds	r1, r4, r0
 800ad18:	428b      	cmp	r3, r1
 800ad1a:	bf04      	itt	eq
 800ad1c:	6819      	ldreq	r1, [r3, #0]
 800ad1e:	685b      	ldreq	r3, [r3, #4]
 800ad20:	6063      	str	r3, [r4, #4]
 800ad22:	bf04      	itt	eq
 800ad24:	1809      	addeq	r1, r1, r0
 800ad26:	6021      	streq	r1, [r4, #0]
 800ad28:	6054      	str	r4, [r2, #4]
 800ad2a:	e7ca      	b.n	800acc2 <_free_r+0x22>
 800ad2c:	bd38      	pop	{r3, r4, r5, pc}
 800ad2e:	bf00      	nop
 800ad30:	20000c04 	.word	0x20000c04

0800ad34 <sbrk_aligned>:
 800ad34:	b570      	push	{r4, r5, r6, lr}
 800ad36:	4e0f      	ldr	r6, [pc, #60]	@ (800ad74 <sbrk_aligned+0x40>)
 800ad38:	460c      	mov	r4, r1
 800ad3a:	6831      	ldr	r1, [r6, #0]
 800ad3c:	4605      	mov	r5, r0
 800ad3e:	b911      	cbnz	r1, 800ad46 <sbrk_aligned+0x12>
 800ad40:	f000 fcf8 	bl	800b734 <_sbrk_r>
 800ad44:	6030      	str	r0, [r6, #0]
 800ad46:	4621      	mov	r1, r4
 800ad48:	4628      	mov	r0, r5
 800ad4a:	f000 fcf3 	bl	800b734 <_sbrk_r>
 800ad4e:	1c43      	adds	r3, r0, #1
 800ad50:	d103      	bne.n	800ad5a <sbrk_aligned+0x26>
 800ad52:	f04f 34ff 	mov.w	r4, #4294967295
 800ad56:	4620      	mov	r0, r4
 800ad58:	bd70      	pop	{r4, r5, r6, pc}
 800ad5a:	1cc4      	adds	r4, r0, #3
 800ad5c:	f024 0403 	bic.w	r4, r4, #3
 800ad60:	42a0      	cmp	r0, r4
 800ad62:	d0f8      	beq.n	800ad56 <sbrk_aligned+0x22>
 800ad64:	1a21      	subs	r1, r4, r0
 800ad66:	4628      	mov	r0, r5
 800ad68:	f000 fce4 	bl	800b734 <_sbrk_r>
 800ad6c:	3001      	adds	r0, #1
 800ad6e:	d1f2      	bne.n	800ad56 <sbrk_aligned+0x22>
 800ad70:	e7ef      	b.n	800ad52 <sbrk_aligned+0x1e>
 800ad72:	bf00      	nop
 800ad74:	20000c00 	.word	0x20000c00

0800ad78 <_malloc_r>:
 800ad78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad7c:	1ccd      	adds	r5, r1, #3
 800ad7e:	f025 0503 	bic.w	r5, r5, #3
 800ad82:	3508      	adds	r5, #8
 800ad84:	2d0c      	cmp	r5, #12
 800ad86:	bf38      	it	cc
 800ad88:	250c      	movcc	r5, #12
 800ad8a:	2d00      	cmp	r5, #0
 800ad8c:	4606      	mov	r6, r0
 800ad8e:	db01      	blt.n	800ad94 <_malloc_r+0x1c>
 800ad90:	42a9      	cmp	r1, r5
 800ad92:	d904      	bls.n	800ad9e <_malloc_r+0x26>
 800ad94:	230c      	movs	r3, #12
 800ad96:	6033      	str	r3, [r6, #0]
 800ad98:	2000      	movs	r0, #0
 800ad9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae74 <_malloc_r+0xfc>
 800ada2:	f000 f869 	bl	800ae78 <__malloc_lock>
 800ada6:	f8d8 3000 	ldr.w	r3, [r8]
 800adaa:	461c      	mov	r4, r3
 800adac:	bb44      	cbnz	r4, 800ae00 <_malloc_r+0x88>
 800adae:	4629      	mov	r1, r5
 800adb0:	4630      	mov	r0, r6
 800adb2:	f7ff ffbf 	bl	800ad34 <sbrk_aligned>
 800adb6:	1c43      	adds	r3, r0, #1
 800adb8:	4604      	mov	r4, r0
 800adba:	d158      	bne.n	800ae6e <_malloc_r+0xf6>
 800adbc:	f8d8 4000 	ldr.w	r4, [r8]
 800adc0:	4627      	mov	r7, r4
 800adc2:	2f00      	cmp	r7, #0
 800adc4:	d143      	bne.n	800ae4e <_malloc_r+0xd6>
 800adc6:	2c00      	cmp	r4, #0
 800adc8:	d04b      	beq.n	800ae62 <_malloc_r+0xea>
 800adca:	6823      	ldr	r3, [r4, #0]
 800adcc:	4639      	mov	r1, r7
 800adce:	4630      	mov	r0, r6
 800add0:	eb04 0903 	add.w	r9, r4, r3
 800add4:	f000 fcae 	bl	800b734 <_sbrk_r>
 800add8:	4581      	cmp	r9, r0
 800adda:	d142      	bne.n	800ae62 <_malloc_r+0xea>
 800addc:	6821      	ldr	r1, [r4, #0]
 800adde:	1a6d      	subs	r5, r5, r1
 800ade0:	4629      	mov	r1, r5
 800ade2:	4630      	mov	r0, r6
 800ade4:	f7ff ffa6 	bl	800ad34 <sbrk_aligned>
 800ade8:	3001      	adds	r0, #1
 800adea:	d03a      	beq.n	800ae62 <_malloc_r+0xea>
 800adec:	6823      	ldr	r3, [r4, #0]
 800adee:	442b      	add	r3, r5
 800adf0:	6023      	str	r3, [r4, #0]
 800adf2:	f8d8 3000 	ldr.w	r3, [r8]
 800adf6:	685a      	ldr	r2, [r3, #4]
 800adf8:	bb62      	cbnz	r2, 800ae54 <_malloc_r+0xdc>
 800adfa:	f8c8 7000 	str.w	r7, [r8]
 800adfe:	e00f      	b.n	800ae20 <_malloc_r+0xa8>
 800ae00:	6822      	ldr	r2, [r4, #0]
 800ae02:	1b52      	subs	r2, r2, r5
 800ae04:	d420      	bmi.n	800ae48 <_malloc_r+0xd0>
 800ae06:	2a0b      	cmp	r2, #11
 800ae08:	d917      	bls.n	800ae3a <_malloc_r+0xc2>
 800ae0a:	1961      	adds	r1, r4, r5
 800ae0c:	42a3      	cmp	r3, r4
 800ae0e:	6025      	str	r5, [r4, #0]
 800ae10:	bf18      	it	ne
 800ae12:	6059      	strne	r1, [r3, #4]
 800ae14:	6863      	ldr	r3, [r4, #4]
 800ae16:	bf08      	it	eq
 800ae18:	f8c8 1000 	streq.w	r1, [r8]
 800ae1c:	5162      	str	r2, [r4, r5]
 800ae1e:	604b      	str	r3, [r1, #4]
 800ae20:	4630      	mov	r0, r6
 800ae22:	f000 f82f 	bl	800ae84 <__malloc_unlock>
 800ae26:	f104 000b 	add.w	r0, r4, #11
 800ae2a:	1d23      	adds	r3, r4, #4
 800ae2c:	f020 0007 	bic.w	r0, r0, #7
 800ae30:	1ac2      	subs	r2, r0, r3
 800ae32:	bf1c      	itt	ne
 800ae34:	1a1b      	subne	r3, r3, r0
 800ae36:	50a3      	strne	r3, [r4, r2]
 800ae38:	e7af      	b.n	800ad9a <_malloc_r+0x22>
 800ae3a:	6862      	ldr	r2, [r4, #4]
 800ae3c:	42a3      	cmp	r3, r4
 800ae3e:	bf0c      	ite	eq
 800ae40:	f8c8 2000 	streq.w	r2, [r8]
 800ae44:	605a      	strne	r2, [r3, #4]
 800ae46:	e7eb      	b.n	800ae20 <_malloc_r+0xa8>
 800ae48:	4623      	mov	r3, r4
 800ae4a:	6864      	ldr	r4, [r4, #4]
 800ae4c:	e7ae      	b.n	800adac <_malloc_r+0x34>
 800ae4e:	463c      	mov	r4, r7
 800ae50:	687f      	ldr	r7, [r7, #4]
 800ae52:	e7b6      	b.n	800adc2 <_malloc_r+0x4a>
 800ae54:	461a      	mov	r2, r3
 800ae56:	685b      	ldr	r3, [r3, #4]
 800ae58:	42a3      	cmp	r3, r4
 800ae5a:	d1fb      	bne.n	800ae54 <_malloc_r+0xdc>
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	6053      	str	r3, [r2, #4]
 800ae60:	e7de      	b.n	800ae20 <_malloc_r+0xa8>
 800ae62:	230c      	movs	r3, #12
 800ae64:	6033      	str	r3, [r6, #0]
 800ae66:	4630      	mov	r0, r6
 800ae68:	f000 f80c 	bl	800ae84 <__malloc_unlock>
 800ae6c:	e794      	b.n	800ad98 <_malloc_r+0x20>
 800ae6e:	6005      	str	r5, [r0, #0]
 800ae70:	e7d6      	b.n	800ae20 <_malloc_r+0xa8>
 800ae72:	bf00      	nop
 800ae74:	20000c04 	.word	0x20000c04

0800ae78 <__malloc_lock>:
 800ae78:	4801      	ldr	r0, [pc, #4]	@ (800ae80 <__malloc_lock+0x8>)
 800ae7a:	f7ff befa 	b.w	800ac72 <__retarget_lock_acquire_recursive>
 800ae7e:	bf00      	nop
 800ae80:	20000bfc 	.word	0x20000bfc

0800ae84 <__malloc_unlock>:
 800ae84:	4801      	ldr	r0, [pc, #4]	@ (800ae8c <__malloc_unlock+0x8>)
 800ae86:	f7ff bef5 	b.w	800ac74 <__retarget_lock_release_recursive>
 800ae8a:	bf00      	nop
 800ae8c:	20000bfc 	.word	0x20000bfc

0800ae90 <__sfputc_r>:
 800ae90:	6893      	ldr	r3, [r2, #8]
 800ae92:	3b01      	subs	r3, #1
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	b410      	push	{r4}
 800ae98:	6093      	str	r3, [r2, #8]
 800ae9a:	da08      	bge.n	800aeae <__sfputc_r+0x1e>
 800ae9c:	6994      	ldr	r4, [r2, #24]
 800ae9e:	42a3      	cmp	r3, r4
 800aea0:	db01      	blt.n	800aea6 <__sfputc_r+0x16>
 800aea2:	290a      	cmp	r1, #10
 800aea4:	d103      	bne.n	800aeae <__sfputc_r+0x1e>
 800aea6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aeaa:	f000 bb6b 	b.w	800b584 <__swbuf_r>
 800aeae:	6813      	ldr	r3, [r2, #0]
 800aeb0:	1c58      	adds	r0, r3, #1
 800aeb2:	6010      	str	r0, [r2, #0]
 800aeb4:	7019      	strb	r1, [r3, #0]
 800aeb6:	4608      	mov	r0, r1
 800aeb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aebc:	4770      	bx	lr

0800aebe <__sfputs_r>:
 800aebe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec0:	4606      	mov	r6, r0
 800aec2:	460f      	mov	r7, r1
 800aec4:	4614      	mov	r4, r2
 800aec6:	18d5      	adds	r5, r2, r3
 800aec8:	42ac      	cmp	r4, r5
 800aeca:	d101      	bne.n	800aed0 <__sfputs_r+0x12>
 800aecc:	2000      	movs	r0, #0
 800aece:	e007      	b.n	800aee0 <__sfputs_r+0x22>
 800aed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aed4:	463a      	mov	r2, r7
 800aed6:	4630      	mov	r0, r6
 800aed8:	f7ff ffda 	bl	800ae90 <__sfputc_r>
 800aedc:	1c43      	adds	r3, r0, #1
 800aede:	d1f3      	bne.n	800aec8 <__sfputs_r+0xa>
 800aee0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aee4 <_vfiprintf_r>:
 800aee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee8:	460d      	mov	r5, r1
 800aeea:	b09d      	sub	sp, #116	@ 0x74
 800aeec:	4614      	mov	r4, r2
 800aeee:	4698      	mov	r8, r3
 800aef0:	4606      	mov	r6, r0
 800aef2:	b118      	cbz	r0, 800aefc <_vfiprintf_r+0x18>
 800aef4:	6a03      	ldr	r3, [r0, #32]
 800aef6:	b90b      	cbnz	r3, 800aefc <_vfiprintf_r+0x18>
 800aef8:	f7ff fdb6 	bl	800aa68 <__sinit>
 800aefc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aefe:	07d9      	lsls	r1, r3, #31
 800af00:	d405      	bmi.n	800af0e <_vfiprintf_r+0x2a>
 800af02:	89ab      	ldrh	r3, [r5, #12]
 800af04:	059a      	lsls	r2, r3, #22
 800af06:	d402      	bmi.n	800af0e <_vfiprintf_r+0x2a>
 800af08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af0a:	f7ff feb2 	bl	800ac72 <__retarget_lock_acquire_recursive>
 800af0e:	89ab      	ldrh	r3, [r5, #12]
 800af10:	071b      	lsls	r3, r3, #28
 800af12:	d501      	bpl.n	800af18 <_vfiprintf_r+0x34>
 800af14:	692b      	ldr	r3, [r5, #16]
 800af16:	b99b      	cbnz	r3, 800af40 <_vfiprintf_r+0x5c>
 800af18:	4629      	mov	r1, r5
 800af1a:	4630      	mov	r0, r6
 800af1c:	f000 fb70 	bl	800b600 <__swsetup_r>
 800af20:	b170      	cbz	r0, 800af40 <_vfiprintf_r+0x5c>
 800af22:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af24:	07dc      	lsls	r4, r3, #31
 800af26:	d504      	bpl.n	800af32 <_vfiprintf_r+0x4e>
 800af28:	f04f 30ff 	mov.w	r0, #4294967295
 800af2c:	b01d      	add	sp, #116	@ 0x74
 800af2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af32:	89ab      	ldrh	r3, [r5, #12]
 800af34:	0598      	lsls	r0, r3, #22
 800af36:	d4f7      	bmi.n	800af28 <_vfiprintf_r+0x44>
 800af38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af3a:	f7ff fe9b 	bl	800ac74 <__retarget_lock_release_recursive>
 800af3e:	e7f3      	b.n	800af28 <_vfiprintf_r+0x44>
 800af40:	2300      	movs	r3, #0
 800af42:	9309      	str	r3, [sp, #36]	@ 0x24
 800af44:	2320      	movs	r3, #32
 800af46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af4a:	f8cd 800c 	str.w	r8, [sp, #12]
 800af4e:	2330      	movs	r3, #48	@ 0x30
 800af50:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b100 <_vfiprintf_r+0x21c>
 800af54:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af58:	f04f 0901 	mov.w	r9, #1
 800af5c:	4623      	mov	r3, r4
 800af5e:	469a      	mov	sl, r3
 800af60:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af64:	b10a      	cbz	r2, 800af6a <_vfiprintf_r+0x86>
 800af66:	2a25      	cmp	r2, #37	@ 0x25
 800af68:	d1f9      	bne.n	800af5e <_vfiprintf_r+0x7a>
 800af6a:	ebba 0b04 	subs.w	fp, sl, r4
 800af6e:	d00b      	beq.n	800af88 <_vfiprintf_r+0xa4>
 800af70:	465b      	mov	r3, fp
 800af72:	4622      	mov	r2, r4
 800af74:	4629      	mov	r1, r5
 800af76:	4630      	mov	r0, r6
 800af78:	f7ff ffa1 	bl	800aebe <__sfputs_r>
 800af7c:	3001      	adds	r0, #1
 800af7e:	f000 80a7 	beq.w	800b0d0 <_vfiprintf_r+0x1ec>
 800af82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af84:	445a      	add	r2, fp
 800af86:	9209      	str	r2, [sp, #36]	@ 0x24
 800af88:	f89a 3000 	ldrb.w	r3, [sl]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	f000 809f 	beq.w	800b0d0 <_vfiprintf_r+0x1ec>
 800af92:	2300      	movs	r3, #0
 800af94:	f04f 32ff 	mov.w	r2, #4294967295
 800af98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af9c:	f10a 0a01 	add.w	sl, sl, #1
 800afa0:	9304      	str	r3, [sp, #16]
 800afa2:	9307      	str	r3, [sp, #28]
 800afa4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800afa8:	931a      	str	r3, [sp, #104]	@ 0x68
 800afaa:	4654      	mov	r4, sl
 800afac:	2205      	movs	r2, #5
 800afae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afb2:	4853      	ldr	r0, [pc, #332]	@ (800b100 <_vfiprintf_r+0x21c>)
 800afb4:	f7f5 f914 	bl	80001e0 <memchr>
 800afb8:	9a04      	ldr	r2, [sp, #16]
 800afba:	b9d8      	cbnz	r0, 800aff4 <_vfiprintf_r+0x110>
 800afbc:	06d1      	lsls	r1, r2, #27
 800afbe:	bf44      	itt	mi
 800afc0:	2320      	movmi	r3, #32
 800afc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afc6:	0713      	lsls	r3, r2, #28
 800afc8:	bf44      	itt	mi
 800afca:	232b      	movmi	r3, #43	@ 0x2b
 800afcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afd0:	f89a 3000 	ldrb.w	r3, [sl]
 800afd4:	2b2a      	cmp	r3, #42	@ 0x2a
 800afd6:	d015      	beq.n	800b004 <_vfiprintf_r+0x120>
 800afd8:	9a07      	ldr	r2, [sp, #28]
 800afda:	4654      	mov	r4, sl
 800afdc:	2000      	movs	r0, #0
 800afde:	f04f 0c0a 	mov.w	ip, #10
 800afe2:	4621      	mov	r1, r4
 800afe4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afe8:	3b30      	subs	r3, #48	@ 0x30
 800afea:	2b09      	cmp	r3, #9
 800afec:	d94b      	bls.n	800b086 <_vfiprintf_r+0x1a2>
 800afee:	b1b0      	cbz	r0, 800b01e <_vfiprintf_r+0x13a>
 800aff0:	9207      	str	r2, [sp, #28]
 800aff2:	e014      	b.n	800b01e <_vfiprintf_r+0x13a>
 800aff4:	eba0 0308 	sub.w	r3, r0, r8
 800aff8:	fa09 f303 	lsl.w	r3, r9, r3
 800affc:	4313      	orrs	r3, r2
 800affe:	9304      	str	r3, [sp, #16]
 800b000:	46a2      	mov	sl, r4
 800b002:	e7d2      	b.n	800afaa <_vfiprintf_r+0xc6>
 800b004:	9b03      	ldr	r3, [sp, #12]
 800b006:	1d19      	adds	r1, r3, #4
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	9103      	str	r1, [sp, #12]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	bfbb      	ittet	lt
 800b010:	425b      	neglt	r3, r3
 800b012:	f042 0202 	orrlt.w	r2, r2, #2
 800b016:	9307      	strge	r3, [sp, #28]
 800b018:	9307      	strlt	r3, [sp, #28]
 800b01a:	bfb8      	it	lt
 800b01c:	9204      	strlt	r2, [sp, #16]
 800b01e:	7823      	ldrb	r3, [r4, #0]
 800b020:	2b2e      	cmp	r3, #46	@ 0x2e
 800b022:	d10a      	bne.n	800b03a <_vfiprintf_r+0x156>
 800b024:	7863      	ldrb	r3, [r4, #1]
 800b026:	2b2a      	cmp	r3, #42	@ 0x2a
 800b028:	d132      	bne.n	800b090 <_vfiprintf_r+0x1ac>
 800b02a:	9b03      	ldr	r3, [sp, #12]
 800b02c:	1d1a      	adds	r2, r3, #4
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	9203      	str	r2, [sp, #12]
 800b032:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b036:	3402      	adds	r4, #2
 800b038:	9305      	str	r3, [sp, #20]
 800b03a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b110 <_vfiprintf_r+0x22c>
 800b03e:	7821      	ldrb	r1, [r4, #0]
 800b040:	2203      	movs	r2, #3
 800b042:	4650      	mov	r0, sl
 800b044:	f7f5 f8cc 	bl	80001e0 <memchr>
 800b048:	b138      	cbz	r0, 800b05a <_vfiprintf_r+0x176>
 800b04a:	9b04      	ldr	r3, [sp, #16]
 800b04c:	eba0 000a 	sub.w	r0, r0, sl
 800b050:	2240      	movs	r2, #64	@ 0x40
 800b052:	4082      	lsls	r2, r0
 800b054:	4313      	orrs	r3, r2
 800b056:	3401      	adds	r4, #1
 800b058:	9304      	str	r3, [sp, #16]
 800b05a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b05e:	4829      	ldr	r0, [pc, #164]	@ (800b104 <_vfiprintf_r+0x220>)
 800b060:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b064:	2206      	movs	r2, #6
 800b066:	f7f5 f8bb 	bl	80001e0 <memchr>
 800b06a:	2800      	cmp	r0, #0
 800b06c:	d03f      	beq.n	800b0ee <_vfiprintf_r+0x20a>
 800b06e:	4b26      	ldr	r3, [pc, #152]	@ (800b108 <_vfiprintf_r+0x224>)
 800b070:	bb1b      	cbnz	r3, 800b0ba <_vfiprintf_r+0x1d6>
 800b072:	9b03      	ldr	r3, [sp, #12]
 800b074:	3307      	adds	r3, #7
 800b076:	f023 0307 	bic.w	r3, r3, #7
 800b07a:	3308      	adds	r3, #8
 800b07c:	9303      	str	r3, [sp, #12]
 800b07e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b080:	443b      	add	r3, r7
 800b082:	9309      	str	r3, [sp, #36]	@ 0x24
 800b084:	e76a      	b.n	800af5c <_vfiprintf_r+0x78>
 800b086:	fb0c 3202 	mla	r2, ip, r2, r3
 800b08a:	460c      	mov	r4, r1
 800b08c:	2001      	movs	r0, #1
 800b08e:	e7a8      	b.n	800afe2 <_vfiprintf_r+0xfe>
 800b090:	2300      	movs	r3, #0
 800b092:	3401      	adds	r4, #1
 800b094:	9305      	str	r3, [sp, #20]
 800b096:	4619      	mov	r1, r3
 800b098:	f04f 0c0a 	mov.w	ip, #10
 800b09c:	4620      	mov	r0, r4
 800b09e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b0a2:	3a30      	subs	r2, #48	@ 0x30
 800b0a4:	2a09      	cmp	r2, #9
 800b0a6:	d903      	bls.n	800b0b0 <_vfiprintf_r+0x1cc>
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d0c6      	beq.n	800b03a <_vfiprintf_r+0x156>
 800b0ac:	9105      	str	r1, [sp, #20]
 800b0ae:	e7c4      	b.n	800b03a <_vfiprintf_r+0x156>
 800b0b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0b4:	4604      	mov	r4, r0
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	e7f0      	b.n	800b09c <_vfiprintf_r+0x1b8>
 800b0ba:	ab03      	add	r3, sp, #12
 800b0bc:	9300      	str	r3, [sp, #0]
 800b0be:	462a      	mov	r2, r5
 800b0c0:	4b12      	ldr	r3, [pc, #72]	@ (800b10c <_vfiprintf_r+0x228>)
 800b0c2:	a904      	add	r1, sp, #16
 800b0c4:	4630      	mov	r0, r6
 800b0c6:	f3af 8000 	nop.w
 800b0ca:	4607      	mov	r7, r0
 800b0cc:	1c78      	adds	r0, r7, #1
 800b0ce:	d1d6      	bne.n	800b07e <_vfiprintf_r+0x19a>
 800b0d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0d2:	07d9      	lsls	r1, r3, #31
 800b0d4:	d405      	bmi.n	800b0e2 <_vfiprintf_r+0x1fe>
 800b0d6:	89ab      	ldrh	r3, [r5, #12]
 800b0d8:	059a      	lsls	r2, r3, #22
 800b0da:	d402      	bmi.n	800b0e2 <_vfiprintf_r+0x1fe>
 800b0dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b0de:	f7ff fdc9 	bl	800ac74 <__retarget_lock_release_recursive>
 800b0e2:	89ab      	ldrh	r3, [r5, #12]
 800b0e4:	065b      	lsls	r3, r3, #25
 800b0e6:	f53f af1f 	bmi.w	800af28 <_vfiprintf_r+0x44>
 800b0ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0ec:	e71e      	b.n	800af2c <_vfiprintf_r+0x48>
 800b0ee:	ab03      	add	r3, sp, #12
 800b0f0:	9300      	str	r3, [sp, #0]
 800b0f2:	462a      	mov	r2, r5
 800b0f4:	4b05      	ldr	r3, [pc, #20]	@ (800b10c <_vfiprintf_r+0x228>)
 800b0f6:	a904      	add	r1, sp, #16
 800b0f8:	4630      	mov	r0, r6
 800b0fa:	f000 f879 	bl	800b1f0 <_printf_i>
 800b0fe:	e7e4      	b.n	800b0ca <_vfiprintf_r+0x1e6>
 800b100:	0800bcb8 	.word	0x0800bcb8
 800b104:	0800bcc2 	.word	0x0800bcc2
 800b108:	00000000 	.word	0x00000000
 800b10c:	0800aebf 	.word	0x0800aebf
 800b110:	0800bcbe 	.word	0x0800bcbe

0800b114 <_printf_common>:
 800b114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b118:	4616      	mov	r6, r2
 800b11a:	4698      	mov	r8, r3
 800b11c:	688a      	ldr	r2, [r1, #8]
 800b11e:	690b      	ldr	r3, [r1, #16]
 800b120:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b124:	4293      	cmp	r3, r2
 800b126:	bfb8      	it	lt
 800b128:	4613      	movlt	r3, r2
 800b12a:	6033      	str	r3, [r6, #0]
 800b12c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b130:	4607      	mov	r7, r0
 800b132:	460c      	mov	r4, r1
 800b134:	b10a      	cbz	r2, 800b13a <_printf_common+0x26>
 800b136:	3301      	adds	r3, #1
 800b138:	6033      	str	r3, [r6, #0]
 800b13a:	6823      	ldr	r3, [r4, #0]
 800b13c:	0699      	lsls	r1, r3, #26
 800b13e:	bf42      	ittt	mi
 800b140:	6833      	ldrmi	r3, [r6, #0]
 800b142:	3302      	addmi	r3, #2
 800b144:	6033      	strmi	r3, [r6, #0]
 800b146:	6825      	ldr	r5, [r4, #0]
 800b148:	f015 0506 	ands.w	r5, r5, #6
 800b14c:	d106      	bne.n	800b15c <_printf_common+0x48>
 800b14e:	f104 0a19 	add.w	sl, r4, #25
 800b152:	68e3      	ldr	r3, [r4, #12]
 800b154:	6832      	ldr	r2, [r6, #0]
 800b156:	1a9b      	subs	r3, r3, r2
 800b158:	42ab      	cmp	r3, r5
 800b15a:	dc26      	bgt.n	800b1aa <_printf_common+0x96>
 800b15c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b160:	6822      	ldr	r2, [r4, #0]
 800b162:	3b00      	subs	r3, #0
 800b164:	bf18      	it	ne
 800b166:	2301      	movne	r3, #1
 800b168:	0692      	lsls	r2, r2, #26
 800b16a:	d42b      	bmi.n	800b1c4 <_printf_common+0xb0>
 800b16c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b170:	4641      	mov	r1, r8
 800b172:	4638      	mov	r0, r7
 800b174:	47c8      	blx	r9
 800b176:	3001      	adds	r0, #1
 800b178:	d01e      	beq.n	800b1b8 <_printf_common+0xa4>
 800b17a:	6823      	ldr	r3, [r4, #0]
 800b17c:	6922      	ldr	r2, [r4, #16]
 800b17e:	f003 0306 	and.w	r3, r3, #6
 800b182:	2b04      	cmp	r3, #4
 800b184:	bf02      	ittt	eq
 800b186:	68e5      	ldreq	r5, [r4, #12]
 800b188:	6833      	ldreq	r3, [r6, #0]
 800b18a:	1aed      	subeq	r5, r5, r3
 800b18c:	68a3      	ldr	r3, [r4, #8]
 800b18e:	bf0c      	ite	eq
 800b190:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b194:	2500      	movne	r5, #0
 800b196:	4293      	cmp	r3, r2
 800b198:	bfc4      	itt	gt
 800b19a:	1a9b      	subgt	r3, r3, r2
 800b19c:	18ed      	addgt	r5, r5, r3
 800b19e:	2600      	movs	r6, #0
 800b1a0:	341a      	adds	r4, #26
 800b1a2:	42b5      	cmp	r5, r6
 800b1a4:	d11a      	bne.n	800b1dc <_printf_common+0xc8>
 800b1a6:	2000      	movs	r0, #0
 800b1a8:	e008      	b.n	800b1bc <_printf_common+0xa8>
 800b1aa:	2301      	movs	r3, #1
 800b1ac:	4652      	mov	r2, sl
 800b1ae:	4641      	mov	r1, r8
 800b1b0:	4638      	mov	r0, r7
 800b1b2:	47c8      	blx	r9
 800b1b4:	3001      	adds	r0, #1
 800b1b6:	d103      	bne.n	800b1c0 <_printf_common+0xac>
 800b1b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1c0:	3501      	adds	r5, #1
 800b1c2:	e7c6      	b.n	800b152 <_printf_common+0x3e>
 800b1c4:	18e1      	adds	r1, r4, r3
 800b1c6:	1c5a      	adds	r2, r3, #1
 800b1c8:	2030      	movs	r0, #48	@ 0x30
 800b1ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b1ce:	4422      	add	r2, r4
 800b1d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b1d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b1d8:	3302      	adds	r3, #2
 800b1da:	e7c7      	b.n	800b16c <_printf_common+0x58>
 800b1dc:	2301      	movs	r3, #1
 800b1de:	4622      	mov	r2, r4
 800b1e0:	4641      	mov	r1, r8
 800b1e2:	4638      	mov	r0, r7
 800b1e4:	47c8      	blx	r9
 800b1e6:	3001      	adds	r0, #1
 800b1e8:	d0e6      	beq.n	800b1b8 <_printf_common+0xa4>
 800b1ea:	3601      	adds	r6, #1
 800b1ec:	e7d9      	b.n	800b1a2 <_printf_common+0x8e>
	...

0800b1f0 <_printf_i>:
 800b1f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1f4:	7e0f      	ldrb	r7, [r1, #24]
 800b1f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b1f8:	2f78      	cmp	r7, #120	@ 0x78
 800b1fa:	4691      	mov	r9, r2
 800b1fc:	4680      	mov	r8, r0
 800b1fe:	460c      	mov	r4, r1
 800b200:	469a      	mov	sl, r3
 800b202:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b206:	d807      	bhi.n	800b218 <_printf_i+0x28>
 800b208:	2f62      	cmp	r7, #98	@ 0x62
 800b20a:	d80a      	bhi.n	800b222 <_printf_i+0x32>
 800b20c:	2f00      	cmp	r7, #0
 800b20e:	f000 80d1 	beq.w	800b3b4 <_printf_i+0x1c4>
 800b212:	2f58      	cmp	r7, #88	@ 0x58
 800b214:	f000 80b8 	beq.w	800b388 <_printf_i+0x198>
 800b218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b21c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b220:	e03a      	b.n	800b298 <_printf_i+0xa8>
 800b222:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b226:	2b15      	cmp	r3, #21
 800b228:	d8f6      	bhi.n	800b218 <_printf_i+0x28>
 800b22a:	a101      	add	r1, pc, #4	@ (adr r1, 800b230 <_printf_i+0x40>)
 800b22c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b230:	0800b289 	.word	0x0800b289
 800b234:	0800b29d 	.word	0x0800b29d
 800b238:	0800b219 	.word	0x0800b219
 800b23c:	0800b219 	.word	0x0800b219
 800b240:	0800b219 	.word	0x0800b219
 800b244:	0800b219 	.word	0x0800b219
 800b248:	0800b29d 	.word	0x0800b29d
 800b24c:	0800b219 	.word	0x0800b219
 800b250:	0800b219 	.word	0x0800b219
 800b254:	0800b219 	.word	0x0800b219
 800b258:	0800b219 	.word	0x0800b219
 800b25c:	0800b39b 	.word	0x0800b39b
 800b260:	0800b2c7 	.word	0x0800b2c7
 800b264:	0800b355 	.word	0x0800b355
 800b268:	0800b219 	.word	0x0800b219
 800b26c:	0800b219 	.word	0x0800b219
 800b270:	0800b3bd 	.word	0x0800b3bd
 800b274:	0800b219 	.word	0x0800b219
 800b278:	0800b2c7 	.word	0x0800b2c7
 800b27c:	0800b219 	.word	0x0800b219
 800b280:	0800b219 	.word	0x0800b219
 800b284:	0800b35d 	.word	0x0800b35d
 800b288:	6833      	ldr	r3, [r6, #0]
 800b28a:	1d1a      	adds	r2, r3, #4
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	6032      	str	r2, [r6, #0]
 800b290:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b294:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b298:	2301      	movs	r3, #1
 800b29a:	e09c      	b.n	800b3d6 <_printf_i+0x1e6>
 800b29c:	6833      	ldr	r3, [r6, #0]
 800b29e:	6820      	ldr	r0, [r4, #0]
 800b2a0:	1d19      	adds	r1, r3, #4
 800b2a2:	6031      	str	r1, [r6, #0]
 800b2a4:	0606      	lsls	r6, r0, #24
 800b2a6:	d501      	bpl.n	800b2ac <_printf_i+0xbc>
 800b2a8:	681d      	ldr	r5, [r3, #0]
 800b2aa:	e003      	b.n	800b2b4 <_printf_i+0xc4>
 800b2ac:	0645      	lsls	r5, r0, #25
 800b2ae:	d5fb      	bpl.n	800b2a8 <_printf_i+0xb8>
 800b2b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b2b4:	2d00      	cmp	r5, #0
 800b2b6:	da03      	bge.n	800b2c0 <_printf_i+0xd0>
 800b2b8:	232d      	movs	r3, #45	@ 0x2d
 800b2ba:	426d      	negs	r5, r5
 800b2bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2c0:	4858      	ldr	r0, [pc, #352]	@ (800b424 <_printf_i+0x234>)
 800b2c2:	230a      	movs	r3, #10
 800b2c4:	e011      	b.n	800b2ea <_printf_i+0xfa>
 800b2c6:	6821      	ldr	r1, [r4, #0]
 800b2c8:	6833      	ldr	r3, [r6, #0]
 800b2ca:	0608      	lsls	r0, r1, #24
 800b2cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800b2d0:	d402      	bmi.n	800b2d8 <_printf_i+0xe8>
 800b2d2:	0649      	lsls	r1, r1, #25
 800b2d4:	bf48      	it	mi
 800b2d6:	b2ad      	uxthmi	r5, r5
 800b2d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b2da:	4852      	ldr	r0, [pc, #328]	@ (800b424 <_printf_i+0x234>)
 800b2dc:	6033      	str	r3, [r6, #0]
 800b2de:	bf14      	ite	ne
 800b2e0:	230a      	movne	r3, #10
 800b2e2:	2308      	moveq	r3, #8
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b2ea:	6866      	ldr	r6, [r4, #4]
 800b2ec:	60a6      	str	r6, [r4, #8]
 800b2ee:	2e00      	cmp	r6, #0
 800b2f0:	db05      	blt.n	800b2fe <_printf_i+0x10e>
 800b2f2:	6821      	ldr	r1, [r4, #0]
 800b2f4:	432e      	orrs	r6, r5
 800b2f6:	f021 0104 	bic.w	r1, r1, #4
 800b2fa:	6021      	str	r1, [r4, #0]
 800b2fc:	d04b      	beq.n	800b396 <_printf_i+0x1a6>
 800b2fe:	4616      	mov	r6, r2
 800b300:	fbb5 f1f3 	udiv	r1, r5, r3
 800b304:	fb03 5711 	mls	r7, r3, r1, r5
 800b308:	5dc7      	ldrb	r7, [r0, r7]
 800b30a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b30e:	462f      	mov	r7, r5
 800b310:	42bb      	cmp	r3, r7
 800b312:	460d      	mov	r5, r1
 800b314:	d9f4      	bls.n	800b300 <_printf_i+0x110>
 800b316:	2b08      	cmp	r3, #8
 800b318:	d10b      	bne.n	800b332 <_printf_i+0x142>
 800b31a:	6823      	ldr	r3, [r4, #0]
 800b31c:	07df      	lsls	r7, r3, #31
 800b31e:	d508      	bpl.n	800b332 <_printf_i+0x142>
 800b320:	6923      	ldr	r3, [r4, #16]
 800b322:	6861      	ldr	r1, [r4, #4]
 800b324:	4299      	cmp	r1, r3
 800b326:	bfde      	ittt	le
 800b328:	2330      	movle	r3, #48	@ 0x30
 800b32a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b32e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b332:	1b92      	subs	r2, r2, r6
 800b334:	6122      	str	r2, [r4, #16]
 800b336:	f8cd a000 	str.w	sl, [sp]
 800b33a:	464b      	mov	r3, r9
 800b33c:	aa03      	add	r2, sp, #12
 800b33e:	4621      	mov	r1, r4
 800b340:	4640      	mov	r0, r8
 800b342:	f7ff fee7 	bl	800b114 <_printf_common>
 800b346:	3001      	adds	r0, #1
 800b348:	d14a      	bne.n	800b3e0 <_printf_i+0x1f0>
 800b34a:	f04f 30ff 	mov.w	r0, #4294967295
 800b34e:	b004      	add	sp, #16
 800b350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b354:	6823      	ldr	r3, [r4, #0]
 800b356:	f043 0320 	orr.w	r3, r3, #32
 800b35a:	6023      	str	r3, [r4, #0]
 800b35c:	4832      	ldr	r0, [pc, #200]	@ (800b428 <_printf_i+0x238>)
 800b35e:	2778      	movs	r7, #120	@ 0x78
 800b360:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b364:	6823      	ldr	r3, [r4, #0]
 800b366:	6831      	ldr	r1, [r6, #0]
 800b368:	061f      	lsls	r7, r3, #24
 800b36a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b36e:	d402      	bmi.n	800b376 <_printf_i+0x186>
 800b370:	065f      	lsls	r7, r3, #25
 800b372:	bf48      	it	mi
 800b374:	b2ad      	uxthmi	r5, r5
 800b376:	6031      	str	r1, [r6, #0]
 800b378:	07d9      	lsls	r1, r3, #31
 800b37a:	bf44      	itt	mi
 800b37c:	f043 0320 	orrmi.w	r3, r3, #32
 800b380:	6023      	strmi	r3, [r4, #0]
 800b382:	b11d      	cbz	r5, 800b38c <_printf_i+0x19c>
 800b384:	2310      	movs	r3, #16
 800b386:	e7ad      	b.n	800b2e4 <_printf_i+0xf4>
 800b388:	4826      	ldr	r0, [pc, #152]	@ (800b424 <_printf_i+0x234>)
 800b38a:	e7e9      	b.n	800b360 <_printf_i+0x170>
 800b38c:	6823      	ldr	r3, [r4, #0]
 800b38e:	f023 0320 	bic.w	r3, r3, #32
 800b392:	6023      	str	r3, [r4, #0]
 800b394:	e7f6      	b.n	800b384 <_printf_i+0x194>
 800b396:	4616      	mov	r6, r2
 800b398:	e7bd      	b.n	800b316 <_printf_i+0x126>
 800b39a:	6833      	ldr	r3, [r6, #0]
 800b39c:	6825      	ldr	r5, [r4, #0]
 800b39e:	6961      	ldr	r1, [r4, #20]
 800b3a0:	1d18      	adds	r0, r3, #4
 800b3a2:	6030      	str	r0, [r6, #0]
 800b3a4:	062e      	lsls	r6, r5, #24
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	d501      	bpl.n	800b3ae <_printf_i+0x1be>
 800b3aa:	6019      	str	r1, [r3, #0]
 800b3ac:	e002      	b.n	800b3b4 <_printf_i+0x1c4>
 800b3ae:	0668      	lsls	r0, r5, #25
 800b3b0:	d5fb      	bpl.n	800b3aa <_printf_i+0x1ba>
 800b3b2:	8019      	strh	r1, [r3, #0]
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	6123      	str	r3, [r4, #16]
 800b3b8:	4616      	mov	r6, r2
 800b3ba:	e7bc      	b.n	800b336 <_printf_i+0x146>
 800b3bc:	6833      	ldr	r3, [r6, #0]
 800b3be:	1d1a      	adds	r2, r3, #4
 800b3c0:	6032      	str	r2, [r6, #0]
 800b3c2:	681e      	ldr	r6, [r3, #0]
 800b3c4:	6862      	ldr	r2, [r4, #4]
 800b3c6:	2100      	movs	r1, #0
 800b3c8:	4630      	mov	r0, r6
 800b3ca:	f7f4 ff09 	bl	80001e0 <memchr>
 800b3ce:	b108      	cbz	r0, 800b3d4 <_printf_i+0x1e4>
 800b3d0:	1b80      	subs	r0, r0, r6
 800b3d2:	6060      	str	r0, [r4, #4]
 800b3d4:	6863      	ldr	r3, [r4, #4]
 800b3d6:	6123      	str	r3, [r4, #16]
 800b3d8:	2300      	movs	r3, #0
 800b3da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3de:	e7aa      	b.n	800b336 <_printf_i+0x146>
 800b3e0:	6923      	ldr	r3, [r4, #16]
 800b3e2:	4632      	mov	r2, r6
 800b3e4:	4649      	mov	r1, r9
 800b3e6:	4640      	mov	r0, r8
 800b3e8:	47d0      	blx	sl
 800b3ea:	3001      	adds	r0, #1
 800b3ec:	d0ad      	beq.n	800b34a <_printf_i+0x15a>
 800b3ee:	6823      	ldr	r3, [r4, #0]
 800b3f0:	079b      	lsls	r3, r3, #30
 800b3f2:	d413      	bmi.n	800b41c <_printf_i+0x22c>
 800b3f4:	68e0      	ldr	r0, [r4, #12]
 800b3f6:	9b03      	ldr	r3, [sp, #12]
 800b3f8:	4298      	cmp	r0, r3
 800b3fa:	bfb8      	it	lt
 800b3fc:	4618      	movlt	r0, r3
 800b3fe:	e7a6      	b.n	800b34e <_printf_i+0x15e>
 800b400:	2301      	movs	r3, #1
 800b402:	4632      	mov	r2, r6
 800b404:	4649      	mov	r1, r9
 800b406:	4640      	mov	r0, r8
 800b408:	47d0      	blx	sl
 800b40a:	3001      	adds	r0, #1
 800b40c:	d09d      	beq.n	800b34a <_printf_i+0x15a>
 800b40e:	3501      	adds	r5, #1
 800b410:	68e3      	ldr	r3, [r4, #12]
 800b412:	9903      	ldr	r1, [sp, #12]
 800b414:	1a5b      	subs	r3, r3, r1
 800b416:	42ab      	cmp	r3, r5
 800b418:	dcf2      	bgt.n	800b400 <_printf_i+0x210>
 800b41a:	e7eb      	b.n	800b3f4 <_printf_i+0x204>
 800b41c:	2500      	movs	r5, #0
 800b41e:	f104 0619 	add.w	r6, r4, #25
 800b422:	e7f5      	b.n	800b410 <_printf_i+0x220>
 800b424:	0800bcc9 	.word	0x0800bcc9
 800b428:	0800bcda 	.word	0x0800bcda

0800b42c <__sflush_r>:
 800b42c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b434:	0716      	lsls	r6, r2, #28
 800b436:	4605      	mov	r5, r0
 800b438:	460c      	mov	r4, r1
 800b43a:	d454      	bmi.n	800b4e6 <__sflush_r+0xba>
 800b43c:	684b      	ldr	r3, [r1, #4]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	dc02      	bgt.n	800b448 <__sflush_r+0x1c>
 800b442:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b444:	2b00      	cmp	r3, #0
 800b446:	dd48      	ble.n	800b4da <__sflush_r+0xae>
 800b448:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b44a:	2e00      	cmp	r6, #0
 800b44c:	d045      	beq.n	800b4da <__sflush_r+0xae>
 800b44e:	2300      	movs	r3, #0
 800b450:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b454:	682f      	ldr	r7, [r5, #0]
 800b456:	6a21      	ldr	r1, [r4, #32]
 800b458:	602b      	str	r3, [r5, #0]
 800b45a:	d030      	beq.n	800b4be <__sflush_r+0x92>
 800b45c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b45e:	89a3      	ldrh	r3, [r4, #12]
 800b460:	0759      	lsls	r1, r3, #29
 800b462:	d505      	bpl.n	800b470 <__sflush_r+0x44>
 800b464:	6863      	ldr	r3, [r4, #4]
 800b466:	1ad2      	subs	r2, r2, r3
 800b468:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b46a:	b10b      	cbz	r3, 800b470 <__sflush_r+0x44>
 800b46c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b46e:	1ad2      	subs	r2, r2, r3
 800b470:	2300      	movs	r3, #0
 800b472:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b474:	6a21      	ldr	r1, [r4, #32]
 800b476:	4628      	mov	r0, r5
 800b478:	47b0      	blx	r6
 800b47a:	1c43      	adds	r3, r0, #1
 800b47c:	89a3      	ldrh	r3, [r4, #12]
 800b47e:	d106      	bne.n	800b48e <__sflush_r+0x62>
 800b480:	6829      	ldr	r1, [r5, #0]
 800b482:	291d      	cmp	r1, #29
 800b484:	d82b      	bhi.n	800b4de <__sflush_r+0xb2>
 800b486:	4a2a      	ldr	r2, [pc, #168]	@ (800b530 <__sflush_r+0x104>)
 800b488:	40ca      	lsrs	r2, r1
 800b48a:	07d6      	lsls	r6, r2, #31
 800b48c:	d527      	bpl.n	800b4de <__sflush_r+0xb2>
 800b48e:	2200      	movs	r2, #0
 800b490:	6062      	str	r2, [r4, #4]
 800b492:	04d9      	lsls	r1, r3, #19
 800b494:	6922      	ldr	r2, [r4, #16]
 800b496:	6022      	str	r2, [r4, #0]
 800b498:	d504      	bpl.n	800b4a4 <__sflush_r+0x78>
 800b49a:	1c42      	adds	r2, r0, #1
 800b49c:	d101      	bne.n	800b4a2 <__sflush_r+0x76>
 800b49e:	682b      	ldr	r3, [r5, #0]
 800b4a0:	b903      	cbnz	r3, 800b4a4 <__sflush_r+0x78>
 800b4a2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b4a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4a6:	602f      	str	r7, [r5, #0]
 800b4a8:	b1b9      	cbz	r1, 800b4da <__sflush_r+0xae>
 800b4aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b4ae:	4299      	cmp	r1, r3
 800b4b0:	d002      	beq.n	800b4b8 <__sflush_r+0x8c>
 800b4b2:	4628      	mov	r0, r5
 800b4b4:	f7ff fbf4 	bl	800aca0 <_free_r>
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4bc:	e00d      	b.n	800b4da <__sflush_r+0xae>
 800b4be:	2301      	movs	r3, #1
 800b4c0:	4628      	mov	r0, r5
 800b4c2:	47b0      	blx	r6
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	1c50      	adds	r0, r2, #1
 800b4c8:	d1c9      	bne.n	800b45e <__sflush_r+0x32>
 800b4ca:	682b      	ldr	r3, [r5, #0]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d0c6      	beq.n	800b45e <__sflush_r+0x32>
 800b4d0:	2b1d      	cmp	r3, #29
 800b4d2:	d001      	beq.n	800b4d8 <__sflush_r+0xac>
 800b4d4:	2b16      	cmp	r3, #22
 800b4d6:	d11e      	bne.n	800b516 <__sflush_r+0xea>
 800b4d8:	602f      	str	r7, [r5, #0]
 800b4da:	2000      	movs	r0, #0
 800b4dc:	e022      	b.n	800b524 <__sflush_r+0xf8>
 800b4de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4e2:	b21b      	sxth	r3, r3
 800b4e4:	e01b      	b.n	800b51e <__sflush_r+0xf2>
 800b4e6:	690f      	ldr	r7, [r1, #16]
 800b4e8:	2f00      	cmp	r7, #0
 800b4ea:	d0f6      	beq.n	800b4da <__sflush_r+0xae>
 800b4ec:	0793      	lsls	r3, r2, #30
 800b4ee:	680e      	ldr	r6, [r1, #0]
 800b4f0:	bf08      	it	eq
 800b4f2:	694b      	ldreq	r3, [r1, #20]
 800b4f4:	600f      	str	r7, [r1, #0]
 800b4f6:	bf18      	it	ne
 800b4f8:	2300      	movne	r3, #0
 800b4fa:	eba6 0807 	sub.w	r8, r6, r7
 800b4fe:	608b      	str	r3, [r1, #8]
 800b500:	f1b8 0f00 	cmp.w	r8, #0
 800b504:	dde9      	ble.n	800b4da <__sflush_r+0xae>
 800b506:	6a21      	ldr	r1, [r4, #32]
 800b508:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b50a:	4643      	mov	r3, r8
 800b50c:	463a      	mov	r2, r7
 800b50e:	4628      	mov	r0, r5
 800b510:	47b0      	blx	r6
 800b512:	2800      	cmp	r0, #0
 800b514:	dc08      	bgt.n	800b528 <__sflush_r+0xfc>
 800b516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b51a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b51e:	81a3      	strh	r3, [r4, #12]
 800b520:	f04f 30ff 	mov.w	r0, #4294967295
 800b524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b528:	4407      	add	r7, r0
 800b52a:	eba8 0800 	sub.w	r8, r8, r0
 800b52e:	e7e7      	b.n	800b500 <__sflush_r+0xd4>
 800b530:	20400001 	.word	0x20400001

0800b534 <_fflush_r>:
 800b534:	b538      	push	{r3, r4, r5, lr}
 800b536:	690b      	ldr	r3, [r1, #16]
 800b538:	4605      	mov	r5, r0
 800b53a:	460c      	mov	r4, r1
 800b53c:	b913      	cbnz	r3, 800b544 <_fflush_r+0x10>
 800b53e:	2500      	movs	r5, #0
 800b540:	4628      	mov	r0, r5
 800b542:	bd38      	pop	{r3, r4, r5, pc}
 800b544:	b118      	cbz	r0, 800b54e <_fflush_r+0x1a>
 800b546:	6a03      	ldr	r3, [r0, #32]
 800b548:	b90b      	cbnz	r3, 800b54e <_fflush_r+0x1a>
 800b54a:	f7ff fa8d 	bl	800aa68 <__sinit>
 800b54e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d0f3      	beq.n	800b53e <_fflush_r+0xa>
 800b556:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b558:	07d0      	lsls	r0, r2, #31
 800b55a:	d404      	bmi.n	800b566 <_fflush_r+0x32>
 800b55c:	0599      	lsls	r1, r3, #22
 800b55e:	d402      	bmi.n	800b566 <_fflush_r+0x32>
 800b560:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b562:	f7ff fb86 	bl	800ac72 <__retarget_lock_acquire_recursive>
 800b566:	4628      	mov	r0, r5
 800b568:	4621      	mov	r1, r4
 800b56a:	f7ff ff5f 	bl	800b42c <__sflush_r>
 800b56e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b570:	07da      	lsls	r2, r3, #31
 800b572:	4605      	mov	r5, r0
 800b574:	d4e4      	bmi.n	800b540 <_fflush_r+0xc>
 800b576:	89a3      	ldrh	r3, [r4, #12]
 800b578:	059b      	lsls	r3, r3, #22
 800b57a:	d4e1      	bmi.n	800b540 <_fflush_r+0xc>
 800b57c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b57e:	f7ff fb79 	bl	800ac74 <__retarget_lock_release_recursive>
 800b582:	e7dd      	b.n	800b540 <_fflush_r+0xc>

0800b584 <__swbuf_r>:
 800b584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b586:	460e      	mov	r6, r1
 800b588:	4614      	mov	r4, r2
 800b58a:	4605      	mov	r5, r0
 800b58c:	b118      	cbz	r0, 800b596 <__swbuf_r+0x12>
 800b58e:	6a03      	ldr	r3, [r0, #32]
 800b590:	b90b      	cbnz	r3, 800b596 <__swbuf_r+0x12>
 800b592:	f7ff fa69 	bl	800aa68 <__sinit>
 800b596:	69a3      	ldr	r3, [r4, #24]
 800b598:	60a3      	str	r3, [r4, #8]
 800b59a:	89a3      	ldrh	r3, [r4, #12]
 800b59c:	071a      	lsls	r2, r3, #28
 800b59e:	d501      	bpl.n	800b5a4 <__swbuf_r+0x20>
 800b5a0:	6923      	ldr	r3, [r4, #16]
 800b5a2:	b943      	cbnz	r3, 800b5b6 <__swbuf_r+0x32>
 800b5a4:	4621      	mov	r1, r4
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	f000 f82a 	bl	800b600 <__swsetup_r>
 800b5ac:	b118      	cbz	r0, 800b5b6 <__swbuf_r+0x32>
 800b5ae:	f04f 37ff 	mov.w	r7, #4294967295
 800b5b2:	4638      	mov	r0, r7
 800b5b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5b6:	6823      	ldr	r3, [r4, #0]
 800b5b8:	6922      	ldr	r2, [r4, #16]
 800b5ba:	1a98      	subs	r0, r3, r2
 800b5bc:	6963      	ldr	r3, [r4, #20]
 800b5be:	b2f6      	uxtb	r6, r6
 800b5c0:	4283      	cmp	r3, r0
 800b5c2:	4637      	mov	r7, r6
 800b5c4:	dc05      	bgt.n	800b5d2 <__swbuf_r+0x4e>
 800b5c6:	4621      	mov	r1, r4
 800b5c8:	4628      	mov	r0, r5
 800b5ca:	f7ff ffb3 	bl	800b534 <_fflush_r>
 800b5ce:	2800      	cmp	r0, #0
 800b5d0:	d1ed      	bne.n	800b5ae <__swbuf_r+0x2a>
 800b5d2:	68a3      	ldr	r3, [r4, #8]
 800b5d4:	3b01      	subs	r3, #1
 800b5d6:	60a3      	str	r3, [r4, #8]
 800b5d8:	6823      	ldr	r3, [r4, #0]
 800b5da:	1c5a      	adds	r2, r3, #1
 800b5dc:	6022      	str	r2, [r4, #0]
 800b5de:	701e      	strb	r6, [r3, #0]
 800b5e0:	6962      	ldr	r2, [r4, #20]
 800b5e2:	1c43      	adds	r3, r0, #1
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d004      	beq.n	800b5f2 <__swbuf_r+0x6e>
 800b5e8:	89a3      	ldrh	r3, [r4, #12]
 800b5ea:	07db      	lsls	r3, r3, #31
 800b5ec:	d5e1      	bpl.n	800b5b2 <__swbuf_r+0x2e>
 800b5ee:	2e0a      	cmp	r6, #10
 800b5f0:	d1df      	bne.n	800b5b2 <__swbuf_r+0x2e>
 800b5f2:	4621      	mov	r1, r4
 800b5f4:	4628      	mov	r0, r5
 800b5f6:	f7ff ff9d 	bl	800b534 <_fflush_r>
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	d0d9      	beq.n	800b5b2 <__swbuf_r+0x2e>
 800b5fe:	e7d6      	b.n	800b5ae <__swbuf_r+0x2a>

0800b600 <__swsetup_r>:
 800b600:	b538      	push	{r3, r4, r5, lr}
 800b602:	4b29      	ldr	r3, [pc, #164]	@ (800b6a8 <__swsetup_r+0xa8>)
 800b604:	4605      	mov	r5, r0
 800b606:	6818      	ldr	r0, [r3, #0]
 800b608:	460c      	mov	r4, r1
 800b60a:	b118      	cbz	r0, 800b614 <__swsetup_r+0x14>
 800b60c:	6a03      	ldr	r3, [r0, #32]
 800b60e:	b90b      	cbnz	r3, 800b614 <__swsetup_r+0x14>
 800b610:	f7ff fa2a 	bl	800aa68 <__sinit>
 800b614:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b618:	0719      	lsls	r1, r3, #28
 800b61a:	d422      	bmi.n	800b662 <__swsetup_r+0x62>
 800b61c:	06da      	lsls	r2, r3, #27
 800b61e:	d407      	bmi.n	800b630 <__swsetup_r+0x30>
 800b620:	2209      	movs	r2, #9
 800b622:	602a      	str	r2, [r5, #0]
 800b624:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b628:	81a3      	strh	r3, [r4, #12]
 800b62a:	f04f 30ff 	mov.w	r0, #4294967295
 800b62e:	e033      	b.n	800b698 <__swsetup_r+0x98>
 800b630:	0758      	lsls	r0, r3, #29
 800b632:	d512      	bpl.n	800b65a <__swsetup_r+0x5a>
 800b634:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b636:	b141      	cbz	r1, 800b64a <__swsetup_r+0x4a>
 800b638:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b63c:	4299      	cmp	r1, r3
 800b63e:	d002      	beq.n	800b646 <__swsetup_r+0x46>
 800b640:	4628      	mov	r0, r5
 800b642:	f7ff fb2d 	bl	800aca0 <_free_r>
 800b646:	2300      	movs	r3, #0
 800b648:	6363      	str	r3, [r4, #52]	@ 0x34
 800b64a:	89a3      	ldrh	r3, [r4, #12]
 800b64c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b650:	81a3      	strh	r3, [r4, #12]
 800b652:	2300      	movs	r3, #0
 800b654:	6063      	str	r3, [r4, #4]
 800b656:	6923      	ldr	r3, [r4, #16]
 800b658:	6023      	str	r3, [r4, #0]
 800b65a:	89a3      	ldrh	r3, [r4, #12]
 800b65c:	f043 0308 	orr.w	r3, r3, #8
 800b660:	81a3      	strh	r3, [r4, #12]
 800b662:	6923      	ldr	r3, [r4, #16]
 800b664:	b94b      	cbnz	r3, 800b67a <__swsetup_r+0x7a>
 800b666:	89a3      	ldrh	r3, [r4, #12]
 800b668:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b66c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b670:	d003      	beq.n	800b67a <__swsetup_r+0x7a>
 800b672:	4621      	mov	r1, r4
 800b674:	4628      	mov	r0, r5
 800b676:	f000 f893 	bl	800b7a0 <__smakebuf_r>
 800b67a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b67e:	f013 0201 	ands.w	r2, r3, #1
 800b682:	d00a      	beq.n	800b69a <__swsetup_r+0x9a>
 800b684:	2200      	movs	r2, #0
 800b686:	60a2      	str	r2, [r4, #8]
 800b688:	6962      	ldr	r2, [r4, #20]
 800b68a:	4252      	negs	r2, r2
 800b68c:	61a2      	str	r2, [r4, #24]
 800b68e:	6922      	ldr	r2, [r4, #16]
 800b690:	b942      	cbnz	r2, 800b6a4 <__swsetup_r+0xa4>
 800b692:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b696:	d1c5      	bne.n	800b624 <__swsetup_r+0x24>
 800b698:	bd38      	pop	{r3, r4, r5, pc}
 800b69a:	0799      	lsls	r1, r3, #30
 800b69c:	bf58      	it	pl
 800b69e:	6962      	ldrpl	r2, [r4, #20]
 800b6a0:	60a2      	str	r2, [r4, #8]
 800b6a2:	e7f4      	b.n	800b68e <__swsetup_r+0x8e>
 800b6a4:	2000      	movs	r0, #0
 800b6a6:	e7f7      	b.n	800b698 <__swsetup_r+0x98>
 800b6a8:	2000014c 	.word	0x2000014c

0800b6ac <_raise_r>:
 800b6ac:	291f      	cmp	r1, #31
 800b6ae:	b538      	push	{r3, r4, r5, lr}
 800b6b0:	4605      	mov	r5, r0
 800b6b2:	460c      	mov	r4, r1
 800b6b4:	d904      	bls.n	800b6c0 <_raise_r+0x14>
 800b6b6:	2316      	movs	r3, #22
 800b6b8:	6003      	str	r3, [r0, #0]
 800b6ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b6be:	bd38      	pop	{r3, r4, r5, pc}
 800b6c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b6c2:	b112      	cbz	r2, 800b6ca <_raise_r+0x1e>
 800b6c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6c8:	b94b      	cbnz	r3, 800b6de <_raise_r+0x32>
 800b6ca:	4628      	mov	r0, r5
 800b6cc:	f000 f830 	bl	800b730 <_getpid_r>
 800b6d0:	4622      	mov	r2, r4
 800b6d2:	4601      	mov	r1, r0
 800b6d4:	4628      	mov	r0, r5
 800b6d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6da:	f000 b817 	b.w	800b70c <_kill_r>
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	d00a      	beq.n	800b6f8 <_raise_r+0x4c>
 800b6e2:	1c59      	adds	r1, r3, #1
 800b6e4:	d103      	bne.n	800b6ee <_raise_r+0x42>
 800b6e6:	2316      	movs	r3, #22
 800b6e8:	6003      	str	r3, [r0, #0]
 800b6ea:	2001      	movs	r0, #1
 800b6ec:	e7e7      	b.n	800b6be <_raise_r+0x12>
 800b6ee:	2100      	movs	r1, #0
 800b6f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b6f4:	4620      	mov	r0, r4
 800b6f6:	4798      	blx	r3
 800b6f8:	2000      	movs	r0, #0
 800b6fa:	e7e0      	b.n	800b6be <_raise_r+0x12>

0800b6fc <raise>:
 800b6fc:	4b02      	ldr	r3, [pc, #8]	@ (800b708 <raise+0xc>)
 800b6fe:	4601      	mov	r1, r0
 800b700:	6818      	ldr	r0, [r3, #0]
 800b702:	f7ff bfd3 	b.w	800b6ac <_raise_r>
 800b706:	bf00      	nop
 800b708:	2000014c 	.word	0x2000014c

0800b70c <_kill_r>:
 800b70c:	b538      	push	{r3, r4, r5, lr}
 800b70e:	4d07      	ldr	r5, [pc, #28]	@ (800b72c <_kill_r+0x20>)
 800b710:	2300      	movs	r3, #0
 800b712:	4604      	mov	r4, r0
 800b714:	4608      	mov	r0, r1
 800b716:	4611      	mov	r1, r2
 800b718:	602b      	str	r3, [r5, #0]
 800b71a:	f7f9 fbdf 	bl	8004edc <_kill>
 800b71e:	1c43      	adds	r3, r0, #1
 800b720:	d102      	bne.n	800b728 <_kill_r+0x1c>
 800b722:	682b      	ldr	r3, [r5, #0]
 800b724:	b103      	cbz	r3, 800b728 <_kill_r+0x1c>
 800b726:	6023      	str	r3, [r4, #0]
 800b728:	bd38      	pop	{r3, r4, r5, pc}
 800b72a:	bf00      	nop
 800b72c:	20000bf8 	.word	0x20000bf8

0800b730 <_getpid_r>:
 800b730:	f7f9 bbcc 	b.w	8004ecc <_getpid>

0800b734 <_sbrk_r>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	4d06      	ldr	r5, [pc, #24]	@ (800b750 <_sbrk_r+0x1c>)
 800b738:	2300      	movs	r3, #0
 800b73a:	4604      	mov	r4, r0
 800b73c:	4608      	mov	r0, r1
 800b73e:	602b      	str	r3, [r5, #0]
 800b740:	f7f9 fc54 	bl	8004fec <_sbrk>
 800b744:	1c43      	adds	r3, r0, #1
 800b746:	d102      	bne.n	800b74e <_sbrk_r+0x1a>
 800b748:	682b      	ldr	r3, [r5, #0]
 800b74a:	b103      	cbz	r3, 800b74e <_sbrk_r+0x1a>
 800b74c:	6023      	str	r3, [r4, #0]
 800b74e:	bd38      	pop	{r3, r4, r5, pc}
 800b750:	20000bf8 	.word	0x20000bf8

0800b754 <__swhatbuf_r>:
 800b754:	b570      	push	{r4, r5, r6, lr}
 800b756:	460c      	mov	r4, r1
 800b758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b75c:	2900      	cmp	r1, #0
 800b75e:	b096      	sub	sp, #88	@ 0x58
 800b760:	4615      	mov	r5, r2
 800b762:	461e      	mov	r6, r3
 800b764:	da0d      	bge.n	800b782 <__swhatbuf_r+0x2e>
 800b766:	89a3      	ldrh	r3, [r4, #12]
 800b768:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b76c:	f04f 0100 	mov.w	r1, #0
 800b770:	bf14      	ite	ne
 800b772:	2340      	movne	r3, #64	@ 0x40
 800b774:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b778:	2000      	movs	r0, #0
 800b77a:	6031      	str	r1, [r6, #0]
 800b77c:	602b      	str	r3, [r5, #0]
 800b77e:	b016      	add	sp, #88	@ 0x58
 800b780:	bd70      	pop	{r4, r5, r6, pc}
 800b782:	466a      	mov	r2, sp
 800b784:	f000 f848 	bl	800b818 <_fstat_r>
 800b788:	2800      	cmp	r0, #0
 800b78a:	dbec      	blt.n	800b766 <__swhatbuf_r+0x12>
 800b78c:	9901      	ldr	r1, [sp, #4]
 800b78e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b792:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b796:	4259      	negs	r1, r3
 800b798:	4159      	adcs	r1, r3
 800b79a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b79e:	e7eb      	b.n	800b778 <__swhatbuf_r+0x24>

0800b7a0 <__smakebuf_r>:
 800b7a0:	898b      	ldrh	r3, [r1, #12]
 800b7a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7a4:	079d      	lsls	r5, r3, #30
 800b7a6:	4606      	mov	r6, r0
 800b7a8:	460c      	mov	r4, r1
 800b7aa:	d507      	bpl.n	800b7bc <__smakebuf_r+0x1c>
 800b7ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b7b0:	6023      	str	r3, [r4, #0]
 800b7b2:	6123      	str	r3, [r4, #16]
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	6163      	str	r3, [r4, #20]
 800b7b8:	b003      	add	sp, #12
 800b7ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7bc:	ab01      	add	r3, sp, #4
 800b7be:	466a      	mov	r2, sp
 800b7c0:	f7ff ffc8 	bl	800b754 <__swhatbuf_r>
 800b7c4:	9f00      	ldr	r7, [sp, #0]
 800b7c6:	4605      	mov	r5, r0
 800b7c8:	4639      	mov	r1, r7
 800b7ca:	4630      	mov	r0, r6
 800b7cc:	f7ff fad4 	bl	800ad78 <_malloc_r>
 800b7d0:	b948      	cbnz	r0, 800b7e6 <__smakebuf_r+0x46>
 800b7d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7d6:	059a      	lsls	r2, r3, #22
 800b7d8:	d4ee      	bmi.n	800b7b8 <__smakebuf_r+0x18>
 800b7da:	f023 0303 	bic.w	r3, r3, #3
 800b7de:	f043 0302 	orr.w	r3, r3, #2
 800b7e2:	81a3      	strh	r3, [r4, #12]
 800b7e4:	e7e2      	b.n	800b7ac <__smakebuf_r+0xc>
 800b7e6:	89a3      	ldrh	r3, [r4, #12]
 800b7e8:	6020      	str	r0, [r4, #0]
 800b7ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7ee:	81a3      	strh	r3, [r4, #12]
 800b7f0:	9b01      	ldr	r3, [sp, #4]
 800b7f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b7f6:	b15b      	cbz	r3, 800b810 <__smakebuf_r+0x70>
 800b7f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7fc:	4630      	mov	r0, r6
 800b7fe:	f000 f81d 	bl	800b83c <_isatty_r>
 800b802:	b128      	cbz	r0, 800b810 <__smakebuf_r+0x70>
 800b804:	89a3      	ldrh	r3, [r4, #12]
 800b806:	f023 0303 	bic.w	r3, r3, #3
 800b80a:	f043 0301 	orr.w	r3, r3, #1
 800b80e:	81a3      	strh	r3, [r4, #12]
 800b810:	89a3      	ldrh	r3, [r4, #12]
 800b812:	431d      	orrs	r5, r3
 800b814:	81a5      	strh	r5, [r4, #12]
 800b816:	e7cf      	b.n	800b7b8 <__smakebuf_r+0x18>

0800b818 <_fstat_r>:
 800b818:	b538      	push	{r3, r4, r5, lr}
 800b81a:	4d07      	ldr	r5, [pc, #28]	@ (800b838 <_fstat_r+0x20>)
 800b81c:	2300      	movs	r3, #0
 800b81e:	4604      	mov	r4, r0
 800b820:	4608      	mov	r0, r1
 800b822:	4611      	mov	r1, r2
 800b824:	602b      	str	r3, [r5, #0]
 800b826:	f7f9 fbb9 	bl	8004f9c <_fstat>
 800b82a:	1c43      	adds	r3, r0, #1
 800b82c:	d102      	bne.n	800b834 <_fstat_r+0x1c>
 800b82e:	682b      	ldr	r3, [r5, #0]
 800b830:	b103      	cbz	r3, 800b834 <_fstat_r+0x1c>
 800b832:	6023      	str	r3, [r4, #0]
 800b834:	bd38      	pop	{r3, r4, r5, pc}
 800b836:	bf00      	nop
 800b838:	20000bf8 	.word	0x20000bf8

0800b83c <_isatty_r>:
 800b83c:	b538      	push	{r3, r4, r5, lr}
 800b83e:	4d06      	ldr	r5, [pc, #24]	@ (800b858 <_isatty_r+0x1c>)
 800b840:	2300      	movs	r3, #0
 800b842:	4604      	mov	r4, r0
 800b844:	4608      	mov	r0, r1
 800b846:	602b      	str	r3, [r5, #0]
 800b848:	f7f9 fbb8 	bl	8004fbc <_isatty>
 800b84c:	1c43      	adds	r3, r0, #1
 800b84e:	d102      	bne.n	800b856 <_isatty_r+0x1a>
 800b850:	682b      	ldr	r3, [r5, #0]
 800b852:	b103      	cbz	r3, 800b856 <_isatty_r+0x1a>
 800b854:	6023      	str	r3, [r4, #0]
 800b856:	bd38      	pop	{r3, r4, r5, pc}
 800b858:	20000bf8 	.word	0x20000bf8

0800b85c <_init>:
 800b85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b85e:	bf00      	nop
 800b860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b862:	bc08      	pop	{r3}
 800b864:	469e      	mov	lr, r3
 800b866:	4770      	bx	lr

0800b868 <_fini>:
 800b868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b86a:	bf00      	nop
 800b86c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b86e:	bc08      	pop	{r3}
 800b870:	469e      	mov	lr, r3
 800b872:	4770      	bx	lr
