
alu.v,21832
module alu(alu7,77
  input [`GRLEN-1:0] a,a8,90
  input [`GRLEN-1:0] b,input9,115
  input double_word,double_word10,140
  input [`LSOC1K_ALU_CODE_BIT-1:0] alu_op,input11,162
  input [`GRLEN-1:0] c,c12,206
  output [`GRLEN-1:0] Resultoutput13,231
  wire alu_lu32i      = alu_op == `LSOC1K_ALU_LU32I;alu_lu32i17,288
  wire alu_lu12i      = alu_op == `LSOC1K_ALU_LU12I;alu_lu12i18,342
  wire alu_lu52i      = alu_op == `LSOC1K_ALU_LU52I;alu_lu52i19,396
  wire alu_add        = alu_op == `LSOC1K_ALU_ADD  ;alu_add20,450
  wire alu_pcalau     = alu_op == `LSOC1K_ALU_PCALAU;alu_pcalau21,504
  wire alu_sub        = alu_op == `LSOC1K_ALU_SUB  ;alu_sub22,559
  wire alu_and        = alu_op == `LSOC1K_ALU_AND  ;alu_and23,613
  wire alu_andn       = alu_op == `LSOC1K_ALU_ANDN ;alu_andn24,667
  wire alu_or         = alu_op == `LSOC1K_ALU_OR   ;alu_or25,721
  wire alu_orn        = alu_op == `LSOC1K_ALU_ORN  ;alu_orn26,775
  wire alu_xor        = alu_op == `LSOC1K_ALU_XOR  ;alu_xor27,829
  wire alu_nor        = alu_op == `LSOC1K_ALU_NOR  ;alu_nor28,883
  wire alu_slt        = alu_op == `LSOC1K_ALU_SLT  ;alu_slt29,937
  wire alu_sltu       = alu_op == `LSOC1K_ALU_SLTU ;alu_sltu30,991
  wire alu_sll        = alu_op == `LSOC1K_ALU_SLL  ;alu_sll31,1045
  wire alu_srl        = alu_op == `LSOC1K_ALU_SRL  ;alu_srl32,1099
  wire alu_sra        = alu_op == `LSOC1K_ALU_SRA  ;alu_sra33,1153
  wire alu_align      = alu_op == `LSOC1K_ALU_ALIGN;alu_align34,1207
  wire alu_rot        = alu_op == `LSOC1K_ALU_ROT  ;alu_rot35,1261
  wire alu_lead_count = alu_op == `LSOC1K_ALU_COUNT_L;alu_lead_count36,1315
  wire alu_tail_count = alu_op == `LSOC1K_ALU_COUNT_T;alu_tail_count37,1371
  wire alu_bitswap    = alu_op == `LSOC1K_ALU_BITSWAP;alu_bitswap38,1427
  wire alu_bitrev     = alu_op == `LSOC1K_ALU_BITREV;alu_bitrev39,1483
  wire alu_ext        = alu_op == `LSOC1K_ALU_EXT  ;alu_ext40,1538
  wire alu_seb        = alu_op == `LSOC1K_ALU_SEB  ;alu_seb41,1592
  wire alu_seh        = alu_op == `LSOC1K_ALU_SEH  ;alu_seh42,1646
  wire alu_wsbh       = alu_op == `LSOC1K_ALU_WSBH ;alu_wsbh43,1700
  wire alu_selnez     = alu_op == `LSOC1K_ALU_SELNEZ;alu_selnez44,1754
  wire alu_seleqz     = alu_op == `LSOC1K_ALU_SELEQZ;alu_seleqz45,1809
  wire alu_lsa        = alu_op == `LSOC1K_ALU_LSA || alu_op == `LSOC1K_ALU_LSAU;alu_lsa46,1864
  wire alu_lsau       = alu_op == `LSOC1K_ALU_LSAU ;alu_lsau47,1946
  wire alu_ins        = alu_op == `LSOC1K_ALU_INS  ;alu_ins48,2000
  wire alu_dshd       = alu_op == `LSOC1K_ALU_DSHD ;alu_dshd49,2054
  wire alu_revb       = alu_op == `LSOC1K_ALU_REVB ;alu_revb50,2108
  wire [63:0] lu32i_res = {b[63:32],a[31:0]};lu32i_res53,2178
  wire [63:0] lu52i_res = {b[63:52],a[51:0]};lu52i_res54,2225
  wire [63:0] lu12i_res = b;lu12i_res55,2272
  wire invb = alu_sub | alu_slt | alu_sltu;invb58,2348
  wire [63:0] addend = invb ? (~b) : b;addend60,2431
  wire cf;cf63,2507
  wire [63:0] add_sub_res_d;add_sub_res_d65,2561
  wire [63:0] add_sub_res_w;add_sub_res_w66,2591
  wire [63:0] add_sub_res_wu;add_sub_res_wu67,2621
  wire [63:0] add_sub_res;add_sub_res68,2652
  wire [2:0] offset = {1'd0,c[1:0]} + 3'd1;offset70,2694
  wire [63:0] a_processed = alu_lsa ? (a << offset) : a;a_processed71,2739
  wire of = a[63] ^ addend[63] ^ cf ^ add_sub_res_d[63];of78,3145
  wire [63:0] and_res = a & b;and_res80,3226
  wire [63:0] andn_res = a & (~b);andn_res82,3282
  wire [63:0] or_res = a | b;or_res84,3340
  wire [63:0] orn_res = a | (~b);orn_res86,3393
  wire [63:0] xor_res = a ^ b;xor_res88,3451
  wire [63:0] nor_res = ~or_res;nor_res90,3506
  wire [63:0] slt_res = (add_sub_res_d[63] ^ of) ? 1 : 0;slt_res92,3598
  wire [63:0] sltu_res = (!cf) ? 1 : 0;sltu_res93,3657
  wire [31:0] sll_w_temp = a[31:0] << b[4:0];sll_w_temp95,3721
  wire [63:0] sll_w_res = {{32{sll_w_temp[31]}},sll_w_temp};sll_w_res96,3768
  wire [63:0] sll_d_res = a << b[5:0];sll_d_res97,3830
  wire [63:0] sll_res = double_word ? sll_d_res : sll_w_res;sll_res98,3870
  wire [95:0] sr_w_temp = {{64{alu_sra&a[31]}}, a[31:0]} >> b[4:0];sr_w_temp100,3959
  wire [63:0] sr_w_res = {{32{sr_w_temp[31]}},sr_w_temp[31:0]};sr_w_res101,4028
  wire [127:0] sr_d_temp = {{64{alu_sra&a[63]}}, a} >> b[5:0];sr_d_temp102,4093
  wire [63:0] sr_d_res = sr_d_temp[63:0];sr_d_res103,4157
  wire [63:0] sr_res = double_word ? sr_d_res : sr_w_res;sr_res104,4200
  wire [4:0] align_b_w ={5{c[1:0] == 2'd0}} & 5'd0  |align_b_w106,4284
  wire [5:0] align_a_w ={6{c[1:0] == 2'd0}} & 6'd32 |align_a_w111,4506
  wire [5:0] align_b_d ={6{c[2:0] == 3'd0}} & 6'd0  |align_b_d116,4728
  wire [6:0] align_a_d ={7{c[2:0] == 3'd0}} & 7'd64 |align_a_d125,5170
  wire [31:0] align_a_w_res = a[31:0] >> align_a_w;align_a_w_res133,5610
  wire [31:0] align_b_w_res = b[31:0] << align_b_w;align_b_w_res134,5663
  wire [31:0] align_w_res = align_a_w_res | align_b_w_res;align_w_res135,5716
  wire [63:0] align_a_d_res = a >> align_a_d;align_a_d_res136,5776
  wire [63:0] align_b_d_res = b << align_b_d;align_b_d_res137,5823
  wire [63:0] align_d_res = align_a_d_res | align_b_d_res;align_d_res138,5870
  wire [63:0] align_res = double_word ? align_d_res : {{32{align_w_res[31]}},align_w_res};align_res139,5930
  wire [63:0] align_res = double_word ? align_d_res : {{32{align_w_res[31]}},align_w_res};align_w_res139,5930
  wire [63:0] rot_cover  = a;rot_cover141,6035
  wire [5:0]  rot_num = alu_ext ? c[5:0] : b[5:0];rot_num142,6066
  wire [31:0] rotate_w_res= {32{rot_num[4:0] ==  5'd0}} & {                  a[31: 0]} rotate_w_res143,6118
  wire [63:0] rotate_d_res= {64{rot_num ==  6'd0}} & {                  a[63: 0]} rotate_d_res176,8971
  wire [63:0] rotate_res = double_word ? rotate_d_res : {{32{rotate_w_res[31]}},rotate_w_res};rotate_res241,14349
  wire [63:0] rotate_res = double_word ? rotate_d_res : {{32{rotate_w_res[31]}},rotate_w_res};rotate_w_res241,14349
  wire [63:0] zero_one_w = {32'd0,32'hffffffff};zero_one_w244,14455
  wire [4:0] ext_shift_w = c[10:6] + 5'd1 + ~c[4:0] + 5'd1;ext_shift_w245,14505
  wire [63:0] zero_one_ext_processed_w = zero_one_w << ext_shift_w;zero_one_ext_processed_w246,14566
  wire [31:0] zero_one_part_w = zero_one_ext_processed_w[63:32];zero_one_part_w247,14635
  wire [31:0] ext_res_w = zero_one_part_w & rotate_w_res;ext_res_w248,14701
  wire [127:0] zero_one_d = {64'd0,64'hffffffffffffffff};zero_one_d250,14764
  wire [5:0] ext_shift_d = c[11:6] + 6'd1 + ~c[5:0] + 6'd1;ext_shift_d251,14823
  wire [127:0] zero_one_ext_processed_d = zero_one_d << ext_shift_d;zero_one_ext_processed_d252,14884
  wire [63:0] zero_one_part_d = zero_one_ext_processed_d[127:64];zero_one_part_d253,14954
  wire [63:0] ext_res_d = zero_one_part_d & rotate_d_res;ext_res_d254,15021
  wire [63:0] ext_res = double_word ? ext_res_d : {{32{ext_res_w[31]}},ext_res_w};ext_res256,15082
  wire [63:0] ext_res = double_word ? ext_res_d : {{32{ext_res_w[31]}},ext_res_w};ext_res_w256,15082
  wire [63:0] zero_one_ins_processed_w = zero_one_w << c[4:0];zero_one_ins_processed_w258,15178
  wire [31:0] ins_right_part_w = b[31:0] & zero_one_ins_processed_w[63:32];ins_right_part_w259,15242
  wire [63:0] one_zero_w = {32'hffffffff,32'd0};one_zero_w261,15321
  wire [63:0] one_zero_ins_processed_w = one_zero_w << (c[10:6] + 5'd1);one_zero_ins_processed_w262,15371
  wire [31:0] ins_left_part_w  = b[31:0] & one_zero_ins_processed_w[63:32];ins_left_part_w263,15445
  wire [31:0] ins_middle_part_w= (a[31:0] << c[4:0]) & ~one_zero_ins_processed_w[63:32];ins_middle_part_w265,15524
  wire [31:0] ins_res_w_temp = ins_left_part_w | ins_middle_part_w | ins_right_part_w;ins_res_w_temp267,15616
  wire [63:0] ins_res_w = {{32{ins_res_w_temp[31]}},ins_res_w_temp};ins_res_w268,15704
  wire [127:0] zero_one_ins_processed_d = zero_one_d << c[5:0];zero_one_ins_processed_d271,15778
  wire [63:0] ins_right_part_d = b & zero_one_ins_processed_d[127:64];ins_right_part_d272,15843
  wire [127:0] one_zero_d = {64'hffffffffffffffff,64'd0};one_zero_d274,15917
  wire [127:0] one_zero_ins_processed_d = one_zero_d << (c[12:6] + 6'd1);one_zero_ins_processed_d275,15976
  wire [63:0] ins_left_part_d  = b & one_zero_ins_processed_d[127:64];ins_left_part_d276,16051
  wire [63:0] ins_middle_part_d= (a << c[5:0]) & ~one_zero_ins_processed_d[127:64];ins_middle_part_d278,16125
  wire [63:0] ins_res_d = ins_left_part_d | ins_middle_part_d | ins_right_part_d;ins_res_d280,16212
  wire [63:0] ins_res = double_word ? ins_res_d : ins_res_w;ins_res282,16297
wire [ 5:0] count_lead_w_res;count_lead_w_res285,16370
wire [ 5:0] count_tail_w_res;count_tail_w_res286,16401
wire [ 6:0] count_lead_d_res;count_lead_d_res287,16432
wire        count_one_zero = c[0];count_one_zero288,16463
wire [63:0] bitreverse = { a[ 0], a[ 1], a[ 2], a[ 3], a[ 4], a[ 5], a[ 6], a[ 7],bitreverse289,16499
wire [63:0] bitrev_res = double_word ? bitreverse : {{32{bitreverse[63]}},bitreverse[63:32]};bitrev_res298,17174
wire [63:0] bitrev_res = double_word ? bitreverse : {{32{bitreverse[63]}},bitreverse[63:32]};bitreverse298,17174
wire [63:0] counter_input = alu_tail_count ? bitreverse : a;counter_input300,17271
wire [63:0] count_lead_res = double_word ? {57'd0,count_lead_d_res} : {58'd0,count_lead_w_res};count_lead_res302,17465
wire [63:0] count_lead_res = double_word ? {57'd0,count_lead_d_res} : {58'd0,count_lead_w_res};count_lead_d_res302,17465
wire [63:0] count_tail_res = double_word ? {57'd0,count_lead_d_res} : {58'd0,count_tail_w_res};count_tail_res304,17662
wire [63:0] count_tail_res = double_word ? {57'd0,count_lead_d_res} : {58'd0,count_tail_w_res};count_lead_d_res304,17662
wire [63:0] bitswap   = { a[56], a[57], a[58], a[59], a[60], a[61], a[62], a[63],   bitswap306,17771
wire [63:0] bitswap_res = double_word ? bitswap : {{32{bitswap[31]}},bitswap[31:0]};bitswap_res314,18455
wire [63:0] bitswap_res = double_word ? bitswap : {{32{bitswap[31]}},bitswap[31:0]};bitswap314,18455
wire [63:0] wordswap_within_halfwords = {a[55:48],a[63:56],a[39:32],a[47:40],a[23:16],a[31:24],a[7:0],a[15:8]};wordswap_within_halfwords316,18554
wire [63:0] wsbh_res = double_word ? wordswap_within_halfwords : {{32{wordswap_within_halfwords[31]}},wordswap_within_halfwords[31:0]};wsbh_res317,18667
wire [63:0] wsbh_res = double_word ? wordswap_within_halfwords : {{32{wordswap_within_halfwords[31]}},wordswap_within_halfwords[31:0]};wordswap_within_halfwords317,18667
wire [63:0] dshd_res = double_word ? {a[15:0],a[31:16],a[47:32],a[63:48]} : {a[47:32],a[63:48],a[15:0],a[31:16]};dshd_res318,18804
wire [63:0] dshd_res = double_word ? {a[15:0],a[31:16],a[47:32],a[63:48]} : {a[47:32],a[63:48],a[15:0],a[31:16]};a318,18804
wire [63:0] dshd_res = double_word ? {a[15:0],a[31:16],a[47:32],a[63:48]} : {a[47:32],a[63:48],a[15:0],a[31:16]};a318,18804
wire [63:0] dshd_res = double_word ? {a[15:0],a[31:16],a[47:32],a[63:48]} : {a[47:32],a[63:48],a[15:0],a[31:16]};a318,18804
wire [63:0] revb_2w  = {a[39:32],a[47:40],a[55:48],a[63:56],a[7:0],a[15:8],a[23:16],a[31:24]};revb_2w320,18927
wire [63:0] revb_d   = {a[7:0],a[15:8],a[23:16],a[31:24],a[39:32],a[47:40],a[55:48],a[63:56]};revb_d321,19023
wire [63:0] revb_res = double_word ? revb_d : revb_2w;revb_res322,19119
wire [63:0] seb_res = {{56{a[ 7]}},a[7:0]};seb_res324,19190
wire [63:0] seh_res = {{48{a[15]}},a[15:0]};seh_res325,19235
wire [63:0] seleqz_res = (b != 64'd0) ? 64'd0 : a;seleqz_res327,19291
wire [63:0] selnez_res = (b != 64'd0) ? a : 64'd0;selnez_res328,19343
wire [63:0] res =res330,19412
  wire zf = (res == 0);zf365,20625
module leading_counter_4(leading_counter_4371,20712
	input  [ 3:0] in_number,in_number372,20739
	input         zero_one,input373,20766
	output [ 2:0] countcount374,20792
wire [ 3:0] number = zero_one ? in_number : ~in_number;number376,20818
module leading_counter_8(leading_counter_8385,21218
	input  [ 7:0] in_number,in_number386,21245
	input         zero_one,input387,21272
	output [ 3:0] countcount388,21298
wire [ 2:0] count_high;count_high390,21324
wire [ 2:0] count_low;count_low391,21349
module leading_counter_16(leading_counter_16397,21588
	input  [15:0] in_number,in_number398,21616
	input         zero_one,input399,21643
	output [ 4:0] countcount400,21669
wire [ 3:0] count_high;count_high402,21695
wire [ 3:0] count_low;count_low403,21720
module leading_counter_32(leading_counter_32409,21961
	input  [31:0] in_number,in_number410,21989
	input         zero_one,input411,22016
	output [ 5:0] countcount412,22042
wire [ 4:0] count_high;count_high414,22068
wire [ 4:0] count_low;count_low415,22093
module leading_counter_64(leading_counter_64421,22339
	input  [63:0] in_number,in_number422,22367
	input         zero_one,input423,22394
	output [ 6:0] count,count424,22420
	output [ 5:0] count_high,output425,22443
  output [ 5:0] count_lowcount_low426,22471
module alu(alu434,22750
  input [`GRLEN-1:0] a,a435,22763
  input [`GRLEN-1:0] b,input436,22788
  input double_word,double_word437,22813
  input [`LSOC1K_ALU_CODE_BIT-1:0] alu_op,input438,22835
  input [`GRLEN-1:0] c,c439,22879
  output [`GRLEN-1:0] Resultoutput440,22904
  wire alu_lu32i      = alu_op == `LSOC1K_ALU_LU32I;alu_lu32i444,22961
  wire alu_lu12i      = alu_op == `LSOC1K_ALU_LU12I;alu_lu12i445,23015
  wire alu_lu52i      = alu_op == `LSOC1K_ALU_LU52I;alu_lu52i446,23069
  wire alu_add        = alu_op == `LSOC1K_ALU_ADD  ;alu_add447,23123
  wire alu_pcalau     = alu_op == `LSOC1K_ALU_PCALAU;alu_pcalau448,23177
  wire alu_sub        = alu_op == `LSOC1K_ALU_SUB  ;alu_sub449,23232
  wire alu_and        = alu_op == `LSOC1K_ALU_AND  ;alu_and450,23286
  wire alu_andn       = alu_op == `LSOC1K_ALU_ANDN ;alu_andn451,23340
  wire alu_or         = alu_op == `LSOC1K_ALU_OR   ;alu_or452,23394
  wire alu_orn        = alu_op == `LSOC1K_ALU_ORN  ;alu_orn453,23448
  wire alu_xor        = alu_op == `LSOC1K_ALU_XOR  ;alu_xor454,23502
  wire alu_nor        = alu_op == `LSOC1K_ALU_NOR  ;alu_nor455,23556
  wire alu_slt        = alu_op == `LSOC1K_ALU_SLT  ;alu_slt456,23610
  wire alu_sltu       = alu_op == `LSOC1K_ALU_SLTU ;alu_sltu457,23664
  wire alu_sll        = alu_op == `LSOC1K_ALU_SLL  ;alu_sll458,23718
  wire alu_srl        = alu_op == `LSOC1K_ALU_SRL  ;alu_srl459,23772
  wire alu_sra        = alu_op == `LSOC1K_ALU_SRA  ;alu_sra460,23826
  wire alu_align      = alu_op == `LSOC1K_ALU_ALIGN;alu_align461,23880
  wire alu_rot        = alu_op == `LSOC1K_ALU_ROT  ;alu_rot462,23934
  wire alu_lead_count = alu_op == `LSOC1K_ALU_COUNT_L;alu_lead_count463,23988
  wire alu_tail_count = alu_op == `LSOC1K_ALU_COUNT_T;alu_tail_count464,24044
  wire alu_bitswap    = alu_op == `LSOC1K_ALU_BITSWAP;alu_bitswap465,24100
  wire alu_bitrev     = alu_op == `LSOC1K_ALU_BITREV;alu_bitrev466,24156
  wire alu_ext        = alu_op == `LSOC1K_ALU_EXT  ;alu_ext467,24211
  wire alu_seb        = alu_op == `LSOC1K_ALU_SEB  ;alu_seb468,24265
  wire alu_seh        = alu_op == `LSOC1K_ALU_SEH  ;alu_seh469,24319
  wire alu_wsbh       = alu_op == `LSOC1K_ALU_WSBH ;alu_wsbh470,24373
  wire alu_selnez     = alu_op == `LSOC1K_ALU_SELNEZ;alu_selnez471,24427
  wire alu_seleqz     = alu_op == `LSOC1K_ALU_SELEQZ;alu_seleqz472,24482
  wire alu_lsa        = alu_op == `LSOC1K_ALU_LSA || alu_op == `LSOC1K_ALU_LSAU;alu_lsa473,24537
  wire alu_lsau       = alu_op == `LSOC1K_ALU_LSAU ;alu_lsau474,24619
  wire alu_ins        = alu_op == `LSOC1K_ALU_INS  ;alu_ins475,24673
  wire alu_dshd       = alu_op == `LSOC1K_ALU_DSHD ;alu_dshd476,24727
  wire alu_revb       = alu_op == `LSOC1K_ALU_REVB ;alu_revb477,24781
  wire [31:0] lu32i_res = a[31:0];lu32i_res480,24851
  wire [31:0] lu12i_res = b;lu12i_res482,24937
  wire invb = alu_sub | alu_slt | alu_sltu;invb485,25013
  wire [31:0] addend = invb ? (~b) : b;addend487,25096
  wire cf;cf490,25172
  wire [31:0] add_sub_res_d;add_sub_res_d492,25226
  wire [31:0] add_sub_res_w;add_sub_res_w493,25256
  wire [31:0] add_sub_res_wu;add_sub_res_wu494,25286
  wire [31:0] add_sub_res;add_sub_res495,25317
  wire [2:0] offset = {1'd0,c[1:0]} + 3'd1;offset497,25359
  wire [31:0] a_processed = alu_lsa ? (a << offset) : a;a_processed498,25404
  wire of = a[31] ^ addend[31] ^ cf ^ add_sub_res_d[31];of505,25734
  wire [31:0] and_res = a & b;and_res507,25815
  wire [31:0] andn_res = a & (~b);andn_res509,25871
  wire [31:0] or_res = a | b;or_res511,25929
  wire [31:0] orn_res = a | (~b);orn_res513,25982
  wire [31:0] xor_res = a ^ b;xor_res515,26040
  wire [31:0] nor_res = ~or_res;nor_res517,26095
  wire [31:0] slt_res = (add_sub_res_d[31] ^ of) ? 1 : 0;slt_res519,26187
  wire [31:0] sltu_res = (!cf) ? 1 : 0;sltu_res520,26246
  wire [31:0] sll_w_res = a[31:0] << b[4:0];sll_w_res522,26310
  wire [31:0] sll_res = sll_w_res;sll_res523,26356
  wire [95:0] sr_w_temp = {{64{alu_sra&a[31]}}, a[31:0]} >> b[4:0];sr_w_temp525,26419
  wire [31:0] sr_w_res = sr_w_temp[31:0];sr_w_res526,26488
  wire [31:0] sr_res = sr_w_res;sr_res527,26531
  wire [4:0] align_b_w ={5{c[1:0] == 2'd0}} & 5'd0  |align_b_w529,26590
  wire [5:0] align_a_w ={6{c[1:0] == 2'd0}} & 6'd32 |align_a_w534,26812
  wire [31:0] align_a_w_res = a[31:0] >> align_a_w;align_a_w_res539,27034
  wire [31:0] align_b_w_res = b[31:0] << align_b_w;align_b_w_res540,27087
  wire [31:0] align_w_res = align_a_w_res | align_b_w_res;align_w_res541,27140
  wire [31:0] align_res = align_w_res;align_res542,27200
  wire [31:0] rot_cover  = a;rot_cover544,27253
  wire [5:0]  rot_num = alu_ext ? c[5:0] : b[5:0];rot_num545,27284
  wire [31:0] rotate_w_res= {32{rot_num[4:0] ==  5'd0}} & {                  a[31: 0]} rotate_w_res546,27336
  wire [31:0] rotate_res = rotate_w_res;rotate_res579,30189
  wire [63:0] zero_one_w = {32'd0,32'hffffffff};zero_one_w582,30241
  wire [4:0] ext_shift_w = c[10:6] + 5'd1 + ~c[4:0] + 5'd1;ext_shift_w583,30291
  wire [63:0] zero_one_ext_processed_w = zero_one_w << ext_shift_w;zero_one_ext_processed_w584,30352
  wire [31:0] zero_one_part_w = zero_one_ext_processed_w[63:32];zero_one_part_w585,30421
  wire [31:0] ext_res_w = zero_one_part_w & rotate_w_res;ext_res_w586,30487
  wire [31:0] ext_res = ext_res_w;ext_res588,30548
  wire [63:0] zero_one_ins_processed_w = zero_one_w << c[4:0];zero_one_ins_processed_w590,30596
  wire [31:0] ins_right_part_w = b[31:0] & zero_one_ins_processed_w[63:32];ins_right_part_w591,30660
  wire [63:0] one_zero_w = {32'hffffffff,32'd0};one_zero_w593,30739
  wire [63:0] one_zero_ins_processed_w = one_zero_w << (c[10:6] + 5'd1);one_zero_ins_processed_w594,30789
  wire [31:0] ins_left_part_w  = b[31:0] & one_zero_ins_processed_w[63:32];ins_left_part_w595,30863
  wire [31:0] ins_middle_part_w= (a[31:0] << c[4:0]) & ~one_zero_ins_processed_w[63:32];ins_middle_part_w597,30942
  wire [31:0] ins_res_w_temp = ins_left_part_w | ins_middle_part_w | ins_right_part_w;ins_res_w_temp599,31034
  wire [31:0] ins_res_w = ins_res_w_temp;ins_res_w600,31122
  wire [31:0] ins_res = ins_res_w;ins_res602,31167
wire [ 4:0] count_lead_w_res;count_lead_w_res605,31214
wire [ 4:0] count_tail_w_res;count_tail_w_res606,31245
wire [ 5:0] count_lead_d_res;count_lead_d_res607,31276
wire        count_one_zero = c[0];count_one_zero608,31307
wire [31:0] bitreverse = { a[ 0], a[ 1], a[ 2], a[ 3], a[ 4], a[ 5], a[ 6], a[ 7],bitreverse609,31343
wire [31:0] bitrev_res = bitreverse;bitrev_res614,31682
wire [31:0] counter_input = alu_tail_count ? bitreverse : a;counter_input616,31722
wire [31:0] count_lead_res = {27'd0,count_lead_w_res};count_lead_res618,31916
wire [31:0] count_tail_res = {27'd0,count_tail_w_res};count_tail_res619,31972
wire [31:0] bitswap   = { a[24], a[25], a[26], a[27], a[28], a[29], a[30], a[31],   bitswap621,32040
wire [31:0] bitswap_res = bitswap;bitswap_res625,32383
wire [31:0] wordswap_within_halfwords = {a[23:16],a[31:24],a[7:0],a[15:8]};wordswap_within_halfwords627,32432
wire [31:0] wsbh_res = wordswap_within_halfwords;wsbh_res628,32509
wire [31:0] dshd_res = {a[15:0],a[31:16]};dshd_res629,32560
wire [31:0] revb_2w  = {a[7:0],a[15:8],a[23:16],a[31:24]};revb_2w631,32612
wire [31:0] revb_res = revb_2w;revb_res632,32672
wire [31:0] seb_res = {{24{a[ 7]}},a[7:0]};seb_res634,32720
wire [31:0] seh_res = {{16{a[15]}},a[15:0]};seh_res635,32765
wire [31:0] seleqz_res = (b != 32'd0) ? 32'd0 : a;seleqz_res637,32821
wire [31:0] selnez_res = (b != 32'd0) ? a : 32'd0;selnez_res638,32873
wire [31:0] res =res640,32942
  wire zf = (res == 0);zf674,34112
module leading_counter_4(leading_counter_4680,34199
	input  [ 3:0] in_number,in_number681,34226
	input         zero_one,input682,34253
	output [ 2:0] countcount683,34279
wire [ 3:0] number = zero_one ? in_number : ~in_number;number685,34305
module leading_counter_8(leading_counter_8694,34705
	input  [ 7:0] in_number,in_number695,34732
	input         zero_one,input696,34759
	output [ 3:0] countcount697,34785
wire [ 2:0] count_high;count_high699,34811
wire [ 2:0] count_low;count_low700,34836
module leading_counter_16(leading_counter_16706,35075
	input  [15:0] in_number,in_number707,35103
	input         zero_one,input708,35130
	output [ 4:0] countcount709,35156
wire [ 3:0] count_high;count_high711,35182
wire [ 3:0] count_low;count_low712,35207
module leading_counter_32(leading_counter_32718,35448
	input  [31:0] in_number,in_number719,35476
	input         zero_one,input720,35503
	output [ 5:0] count,count721,35529
  output [ 4:0] count_high,output722,35552
  output [ 4:0] count_lowcount_low723,35581

atom_alu.v,190
module atom_alu(atom_alu3,23
  input [`GRLEN-1:0] a,a4,41
  input [`GRLEN-1:0] b,input5,66
  input [`ATOM_OP_WIDTH-1:0] atom_op,atom_op6,91
  output [`GRLEN-1:0] resultoutput7,130

branch.v,2440
module branch(branch4,40
    input                           branch_valid,branch_valid5,56
    input [`GRLEN-1:0]              branch_a,input6,107
    input [`GRLEN-1:0]              branch_b,branch_b7,154
    input [`LSOC1K_BRU_CODE_BIT-1:0] branch_op,input8,201
    input [`GRLEN-1:0]              branch_pc,branch_pc9,250
    input [31:0]                    branch_inst,input10,298
    input                           branch_taken,branch_taken11,348
    input [`GRLEN-1:0]              branch_target,input12,399
    input [`GRLEN-1:0]              branch_offset,branch_offset13,451
    input                           cancel_allow,input14,503
    output              bru_valid,bru_valid16,575
    output              bru_cancel,output17,611
    output [`GRLEN-1:0] bru_target,bru_target18,648
    output              bru_taken,output19,685
    output [`GRLEN-1:0] bru_link_pc,bru_link_pc20,721
    output [`GRLEN-1:0] bru_pcoutput21,759
wire take;take25,807
wire cancel;cancel26,819
wire op_beqz  = branch_op == `LSOC1K_BRU_EQZ;op_beqz29,855
wire op_bnez  = branch_op == `LSOC1K_BRU_NEZ;op_bnez30,902
wire op_bnc   = branch_op == `LSOC1K_BRU_JR;op_bnc31,949
wire op_beq   = branch_op == `LSOC1K_BRU_EQ;op_beq32,995
wire op_bne   = branch_op == `LSOC1K_BRU_NE;op_bne33,1041
wire op_blt   = branch_op == `LSOC1K_BRU_LT;op_blt34,1087
wire op_bge   = branch_op == `LSOC1K_BRU_GE;op_bge35,1133
wire op_bltu  = branch_op == `LSOC1K_BRU_LTU;op_bltu36,1179
wire op_bgeu  = branch_op == `LSOC1K_BRU_GEU;op_bgeu37,1226
wire op_jirl  = branch_op == `LSOC1K_BRU_JR;op_jirl38,1273
wire op_bl    = branch_op == `LSOC1K_BRU_BL;op_bl39,1319
wire [`GRLEN-1:0] target_next;target_next41,1367
wire [`GRLEN-1:0] target_jr;target_jr42,1399
wire from_s;from_s44,1431
wire need_eqx;need_eqx46,1447
wire need_nex;need_nex47,1463
wire need_ltx;need_ltx48,1479
wire need_gex;need_gex49,1495
wire need_eqz;need_eqz50,1511
wire need_nez;need_nez51,1527
wire need_any;need_any53,1545
wire need_compute;need_compute54,1561
wire compare_unsigned;compare_unsigned56,1583
wire compare_ltx_u;compare_ltx_u57,1607
wire compare_ltx_s;compare_ltx_s58,1628
wire cond_ltx;cond_ltx60,1651
wire cond_eqx;cond_eqx61,1667
wire cond_seqz;cond_seqz62,1683
wire cond_eqz;cond_eqz63,1700
wire [`GRLEN-1:0] target_true = {branch_pc[`GRLEN-1:2],2'b00} + branch_offset;target_true124,3304

cache_interface.v,9315
module cache_interfacecache_interface3,24
    input                      clk            ,clk5,51
    input                      resetn         ,input6,100
    input [31:0] test_pc,test_pc8,151
    input                      i_rd_req       ,input11,195
    input  [`PABITS-1      :0] i_rd_addr      ,i_rd_addr12,244
    input  [  3            :0] i_rd_arcmd     ,input13,293
    input                      i_rd_uncache   ,i_rd_uncache14,342
    output                     i_rd_ready     ,output15,391
    output                     i_ret_valid    ,i_ret_valid16,440
    output                     i_ret_last     ,output17,489
    output [63             :0] i_ret_data     ,i_ret_data18,538
    output [`STATE_LEN-1:0] i_ret_rstate   ,output19,587
    output [`SCWAY_LEN-1:0] i_ret_rscway   ,i_ret_rscway20,633
    input                       i_wr_req      ,input22,681
    input  [`PABITS-1       :0] i_wr_addr     ,i_wr_addr23,730
    input  [`I_LINE_SIZE_b-1:0] i_wr_data     ,input24,779
    input  [3               :0] i_wr_awcmd    ,i_wr_awcmd25,828
    input  [1               :0] i_wr_awstate  ,input26,877
    input  [3               :0] i_wr_awdirqid ,i_wr_awdirqid27,926
    input  [3               :0] i_wr_awscway  ,input28,975
    input  [1               :0] i_wr_pgcl     ,i_wr_pgcl29,1024
    input  [`WR_FMT_LEN-1:0] i_wr_fmt      ,input30,1073
    output                      i_wr_ready    ,i_wr_ready31,1119
    output                     i_ex_req       ,output33,1170
    output [ 2             :0] i_ex_req_op    ,i_ex_req_op34,1219
    output [`PABITS-1      :0] i_ex_req_paddr ,output35,1268
    output [9              :0] i_ex_req_cpuno ,i_ex_req_cpuno36,1317
    output [1              :0] i_ex_req_pgcl  ,output37,1366
    output [3              :0] i_ex_req_dirqid,i_ex_req_dirqid38,1415
    input                      i_ex_req_recv  ,input39,1464
    input                      d_rd_req       ,d_rd_req42,1530
    input  [`PABITS-1      :0] d_rd_addr      ,input43,1579
    input  [             3 :0] d_rd_id        ,d_rd_id44,1628
    input  [             3 :0] d_rd_arcmd     ,input45,1677
    input                      d_rd_uncache   ,d_rd_uncache46,1726
    output                     d_rd_ready     ,output47,1775
    output                     d_ret_valid    ,d_ret_valid48,1824
    output                     d_ret_last     ,output49,1873
    output [63             :0] d_ret_data     ,d_ret_data50,1922
    output [  3            :0] d_ret_rid      ,output51,1971
    output [`STATE_LEN-1:0] d_ret_rstate   ,d_ret_rstate52,2020
    output [`SCWAY_LEN-1:0] d_ret_rscway   ,output53,2066
    input                       d_wr_req      ,d_wr_req55,2114
    input  [`PABITS-1       :0] d_wr_addr     ,input56,2163
    input  [`D_LINE_SIZE_b-1:0] d_wr_data     ,d_wr_data57,2212
    input  [3               :0] d_wr_awcmd    ,input58,2261
    input  [1               :0] d_wr_awstate  ,d_wr_awstate59,2310
    input  [3               :0] d_wr_awdirqid ,input60,2359
    input  [3               :0] d_wr_awscway  ,d_wr_awscway61,2408
    input  [1               :0] d_wr_pgcl     ,input62,2457
    input  [`WR_FMT_LEN-1   :0] d_wr_fmt      ,d_wr_fmt63,2506
    input  [`WSTRB_WIDTH-1  :0] d_wr_uc_wstrb ,input64,2555
    output                      d_wr_ready    ,d_wr_ready65,2604
    output                      vic_not_full  ,output66,2653
    output                      vic_empty     ,vic_empty67,2702
    output                    d_ex_req        ,output69,2753
    output [ 2            :0] d_ex_req_op     ,d_ex_req_op70,2802
    output [`PABITS-1     :0] d_ex_req_paddr  ,output71,2851
    output [9             :0] d_ex_req_cpuno  ,d_ex_req_cpuno72,2900
    output [1             :0] d_ex_req_pgcl   ,output73,2949
    output [3             :0] d_ex_req_dirqid ,d_ex_req_dirqid74,2998
    input                     d_ex_req_recv   ,input75,3047
    input                     inv_req   ,inv_req78,3110
    input  [`PABITS-1     :0] inv_addr  ,input79,3153
    output                    arvalid ,arvalid83,3229
    input                     arready ,input84,3270
    output [             3:0] arid    ,arid85,3311
    output [`PABITS-1     :0] araddr  ,output86,3352
    output [             7:0] arlen   ,arlen87,3393
    output [             2:0] arsize  ,output88,3434
    output [             1:0] arburst ,arburst89,3475
    output [             1:0] arlock  ,output90,3516
    output [             3:0] arcache ,arcache91,3557
    output [             2:0] arprot  ,output92,3598
    output [             3:0] arcmd   ,arcmd93,3639
    output [             9:0] arcpuno ,output94,3680
    input                     rrequest,rrequest96,3730
    input  [             3:0] rid     ,input97,3771
    input  [            63:0] rdata   ,rdata98,3812
    input  [             1:0] rstate  ,input99,3853
    input  [             3:0] rscway  ,rscway100,3894
    input  [             1:0] rresp   ,input101,3935
    input                     rlast   ,rlast102,3976
    input                     rvalid  ,input103,4017
    output                    rready  ,rready104,4058
    output [             3:0] awcmd   ,output106,4109
    output [             1:0] awstate ,awstate107,4150
    output [             3:0] awdirqid,output108,4191
    output [             3:0] awscway ,awscway109,4232
    output [             3:0] awid    ,output110,4273
    output [`PABITS-1     :0] awaddr  ,awaddr111,4314
    output [             7:0] awlen   ,output112,4355
    output [             2:0] awsize  ,awsize113,4396
    output [             1:0] awburst ,output114,4437
    output [             1:0] awlock  ,awlock115,4478
    output [             3:0] awcache ,output116,4519
    output [             2:0] awprot  ,awprot117,4560
    output                    awvalid ,output118,4601
    input                     awready ,awready119,4642
    output [             3:0] wid     ,output121,4692
    output [            63:0] wdata   ,wdata122,4733
    output [             7:0] wstrb   ,output123,4774
    output                    wlast   ,wlast124,4815
    output                    wvalid  ,output125,4856
    input                     wready  ,wready126,4897
    input  [             3:0] bid     ,input128,4947
    input  [             1:0] bresp   ,bresp129,4988
    input                     bvalid  ,input130,5029
    output                    breadybready131,5070
reg [31:0] test_counter1;test_counter1135,5123
reg [31:0] pc_record1;pc_record1136,5150
reg [31:0] test_counter2;test_counter2148,5404
reg [31:0] pc_record2;pc_record2149,5431
wire rst;rst161,5704
reg                    arvalid_reg;arvalid_reg166,5761
reg [             3:0] arid_reg   ;arid_reg167,5798
reg [`PABITS-1     :0] araddr_reg ;araddr_reg168,5835
reg [             7:0] arlen_reg  ;arlen_reg169,5872
reg [             2:0] arsize_reg ;arsize_reg170,5909
reg [             1:0] arburst_reg;arburst_reg171,5946
reg [             1:0] arlock_reg ;arlock_reg172,5983
reg [             3:0] arcache_reg;arcache_reg173,6020
reg [             2:0] arprot_reg ;arprot_reg174,6057
reg [             3:0] arcmd_reg  ;arcmd_reg175,6094
reg [             9:0] arcpuno_reg;arcpuno_reg176,6131
reg [  3:0] rid_reg;rid_reg179,6178
reg         rrequest_reg;rrequest_reg180,6200
reg [ 63:0] rdata_reg;rdata_reg181,6227
reg [  1:0] rstate_reg;rstate_reg182,6251
reg [  3:0] rscway_reg;rscway_reg183,6276
reg         rlast_reg;rlast_reg184,6301
reg         rvalid_reg;rvalid_reg185,6325
reg [  3:0] bid_reg   ;bid_reg187,6352
reg         bvalid_reg;bvalid_reg188,6377
wire d_scread_req;d_scread_req191,6406
reg  [`VIC_ITEM_NUM-1  :0] vic_valid; //TODO: VIC_STATEvic_valid220,7096
reg  [`PABITS-1        :0] vic_paddr   [`VIC_ITEM_NUM-1:0];vic_paddr221,7153
reg  [`D_LINE_SIZE_b-1 :0] vic_data    [`VIC_ITEM_NUM-1:0];vic_data222,7214
reg  [3                :0] vic_awcmd   [`VIC_ITEM_NUM-1:0];vic_awcmd223,7275
reg  [1                :0] vic_awstate [`VIC_ITEM_NUM-1:0];vic_awstate224,7336
reg  [3                :0] vic_awdirqid[`VIC_ITEM_NUM-1:0];vic_awdirqid225,7397
reg  [3                :0] vic_awscway [`VIC_ITEM_NUM-1:0];vic_awscway226,7458
reg  [1                :0] vic_pgcl    [`VIC_ITEM_NUM-1:0];vic_pgcl227,7519
reg  [`WR_FMT_LEN-1 :0] vic_wr_fmt  [`VIC_ITEM_NUM-1:0];vic_wr_fmt228,7580
reg                        vic_from_i  [`VIC_ITEM_NUM-1:0];vic_from_i229,7638
reg  [`WSTRB_WIDTH-1   :0] vic_uc_wstrb[`VIC_ITEM_NUM-1:0];vic_uc_wstrb230,7699
reg  [`VIC_RECORD_LEN-1:0] vic_record;vic_record231,7760
wire [`BUS_DATA_WIDTH-1:0] vic_data_array [`VIC_RECORD_LEN-1:0];vic_data_array233,7802
wire                     vic_push;vic_push235,7870
wire                     vic_pop;vic_pop236,7906
reg  [`VIC_ITEM_BIT-1:0] vic_pop_p;vic_pop_p237,7941
reg  [`VIC_ITEM_BIT-1:0] vic_push_p;vic_push_p238,7978
wire [`VIC_ITEM_NUM-1:0] vic_hit;vic_hit240,8018
wire                     vic_vacancy;vic_vacancy241,8053
reg  vic_data_all_recv;vic_data_all_recv307,10361
reg  vic_addr_arrived;vic_addr_arrived317,10605

core_top.v,5966
module core_topcore_top4,26
    input         aclk,aclk6,46
    input         aresetn, input7,71
    input  [7 :0] intrpt,intrpt9,102
    output [ 3:0] arid   ,output13,162
    output [31:0] araddr ,araddr14,190
    output [ 3:0] arlen  ,output15,218
    output [ 2:0] arsize ,arsize16,246
    output [ 1:0] arburst,output17,274
    output [ 1:0] arlock ,arlock18,302
    output [ 3:0] arcache,output19,330
    output [ 2:0] arprot ,arprot20,358
    output        arvalid,output21,386
    input         arready,arready22,414
    input  [ 3:0] rid    ,input24,451
    input  [63:0] rdata  ,rdata25,479
    input  [ 1:0] rresp  ,input26,507
    input         rlast  ,rlast27,535
    input         rvalid ,input28,563
    output        rready ,rready29,591
    output [ 3:0] awid   ,output31,629
    output [31:0] awaddr ,awaddr32,657
    output [ 3:0] awlen  ,output33,685
    output [ 2:0] awsize ,awsize34,713
    output [ 1:0] awburst,output35,741
    output [ 1:0] awlock ,awlock36,769
    output [ 3:0] awcache,output37,797
    output [ 2:0] awprot ,awprot38,825
    output        awvalid,output39,853
    input         awready,awready40,881
    output [ 3:0] wid    ,output42,918
    output [63:0] wdata  ,wdata43,946
    output [ 7:0] wstrb  ,output44,974
    output        wlast  ,wlast45,1002
    output        wvalid ,output46,1030
    input         wready ,wready47,1058
    input  [ 3:0] bid    ,input49,1095
    input  [ 1:0] bresp  ,bresp50,1123
    input         bvalid ,input51,1151
    output        bready ,bready52,1179
    output [`GRLEN-1:0] debug0_wb_pc      ,output55,1232
    output              debug0_wb_rf_wen  ,debug0_wb_rf_wen56,1277
    output [4 :0]       debug0_wb_rf_wnum ,output57,1322
    output [`GRLEN-1:0] debug0_wb_rf_wdata,debug0_wb_rf_wdata58,1367
    output [`GRLEN-1:0] debug1_wb_pc      ,output60,1418
    output              debug1_wb_rf_wen  ,debug1_wb_rf_wen61,1463
    output [4 :0]       debug1_wb_rf_wnum ,output62,1508
    output [`GRLEN-1:0] debug1_wb_rf_wdatadebug1_wb_rf_wdata63,1553
wire [ 3:0] arcmd   ;arcmd66,1610
wire [ 9:0] arcpuno ;arcpuno67,1633
wire [ 3:0] awcmd   ;awcmd68,1656
wire [ 1:0] awstate ;awstate69,1679
wire [ 3:0] awdirqid;awdirqid70,1702
wire [ 3:0] awscway ;awscway71,1725
wire icache_init_finish;icache_init_finish73,1750
wire dcache_init_finish;dcache_init_finish74,1776
wire [`I_WAY_NUM-1        :0] icache_tag_clk_en;icache_tag_clk_en79,1847
wire [`I_WAY_NUM-1        :0] icache_tag_en   ;icache_tag_en80,1897
wire [`I_WAY_NUM-1        :0] icache_tag_wen  ;icache_tag_wen81,1946
wire [`I_INDEX_LEN-1   :0] icache_tag_addr ;icache_tag_addr82,1995
wire [`I_TAGARRAY_LEN-1   :0] icache_tag_wdata;icache_tag_wdata83,2041
wire [`I_IO_TAG_LEN-1  :0] icache_tag_rdata;icache_tag_rdata84,2090
wire                          icache_lru_clk_en;icache_lru_clk_en86,2138
wire                          icache_lru_en   ;icache_lru_en87,2188
wire [`I_LRU_WIDTH-1      :0] icache_lru_wen  ;icache_lru_wen88,2237
wire [`I_INDEX_LEN-1   :0] icache_lru_addr ;icache_lru_addr89,2286
wire [`I_LRU_WIDTH-1      :0] icache_lru_wdata;icache_lru_wdata90,2332
wire [`I_LRU_WIDTH-1      :0] icache_lru_rdata;icache_lru_rdata91,2381
wire [`I_WAY_NUM-1        :0] icache_data_clk_en;icache_data_clk_en93,2432
wire [`I_IO_EN_LEN-1   :0] icache_data_en   ;icache_data_en94,2483
wire [`I_WAY_NUM-1        :0] icache_data_wen  ;icache_data_wen95,2530
wire [`I_INDEX_LEN-1   :0] icache_data_addr ;icache_data_addr96,2580
wire [`I_IO_WDATA_LEN-1:0] icache_data_wdata;icache_data_wdata97,2627
wire [`I_IO_RDATA_LEN-1:0] icache_data_rdata;icache_data_rdata98,2674
wire [`D_WAY_NUM-1         :0] dcache_tag_clk_en;dcache_tag_clk_en101,2738
wire [`D_WAY_NUM-1         :0] dcache_tag_en   ;dcache_tag_en102,2789
wire [`D_WAY_NUM-1         :0] dcache_tag_wen  ;dcache_tag_wen103,2839
wire [`D_INDEX_LEN-1    :0] dcache_tag_addr ;dcache_tag_addr104,2889
wire [`D_TAGARRAY_LEN-1    :0] dcache_tag_wdata;dcache_tag_wdata105,2936
wire [`D_RAM_TAG_LEN-1  :0] dcache_tag_rdata;dcache_tag_rdata106,2986
wire                           dcache_lrud_clk_en;dcache_lrud_clk_en108,3035
wire                           dcache_lrud_en    ;dcache_lrud_en109,3087
wire[`D_LRUD_WIDTH-1       :0] dcache_lrud_wen   ;dcache_lrud_wen110,3139
wire[`D_INDEX_LEN-1     :0] dcache_lrud_addr  ;dcache_lrud_addr111,3191
wire[`D_LRUD_WIDTH-1       :0] dcache_lrud_wdata ;dcache_lrud_wdata112,3240
wire[`D_LRUD_WIDTH-1       :0] dcache_lrud_rdata ;dcache_lrud_rdata113,3292
wire [`D_WAY_NUM-1         :0] dcache_data_clk_en   ;dcache_data_clk_en115,3346
wire [`D_RAM_EN_LEN-1   :0] dcache_data_en       ;dcache_data_en116,3401
wire [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank0;dcache_data_wen_bank0117,3453
wire [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank1;dcache_data_wen_bank1118,3505
wire [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank2;dcache_data_wen_bank2119,3557
wire [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank3;dcache_data_wen_bank3120,3609
wire [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank4;dcache_data_wen_bank4121,3661
wire [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank5;dcache_data_wen_bank5122,3713
wire [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank6;dcache_data_wen_bank6123,3765
wire [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank7;dcache_data_wen_bank7124,3817
wire [`D_RAM_ADDR_LEN-1 :0] dcache_data_addr     ;dcache_data_addr125,3869
wire [`D_RAM_WDATA_LEN-1:0] dcache_data_wdata    ;dcache_data_wdata126,3921
wire [`D_RAM_RDATA_LEN-1:0] dcache_data_rdata    ;dcache_data_rdata127,3973
wire cpu_clk;cpu_clk130,4029
wire cpu_aresetn;cpu_aresetn131,4044
wire ram_wrapper_clk;ram_wrapper_clk132,4063
wire ram_wrapper_aresetn;ram_wrapper_aresetn133,4086
wire [`PABITS-1:0] p_araddr;p_araddr141,4245
wire [`PABITS-1:0] p_awaddr;p_awaddr142,4275

cpu7_front.v,5052
module cpu7_ifu_fdp(cpu7_ifu_fdp1,0
    input  wire         clock          ,wire2,21
    input  wire         reset          ,wire3,62
    input  wire [31 :0] pc_init        ,wire4,103
    output wire [31 :0] inst_addr      ,wire6,162
    input  wire         inst_addr_ok   ,wire7,203
    output wire         inst_cancel    ,wire8,244
    input  wire [1  :0] inst_count     ,wire9,285
    input  wire         inst_ex        ,wire10,326
    input  wire [5  :0] inst_exccode   ,wire11,367
    input  wire [127:0] inst_rdata     ,wire12,408
    output wire         inst_req       ,wire13,449
    input  wire         inst_uncache   ,wire14,490
    input  wire         inst_valid     ,wire15,531
    input  wire         br_brop        ,wire17,588
    input  wire         br_cancel      ,wire18,629
    input  wire [4  :0] br_hint        ,wire19,670
    input  wire         br_jrop        ,wire20,711
    input  wire         br_jrra        ,wire21,752
    input  wire         br_link        ,wire22,793
    input  wire [29 :0] br_link_pc     ,wire23,834
    input  wire [31 :0] br_pc          ,wire24,875
    input  wire         br_sign        ,wire25,916
    input  wire         br_taken       ,wire26,957
    input  wire [31 :0] br_target      ,wire27,998
    input  wire         wb_brop        ,wire29,1055
    input  wire         wb_cancel      ,wire30,1096
    input  wire         wb_jrop        ,wire31,1137
    input  wire         wb_jrra        ,wire32,1178
    input  wire         wb_link        ,wire33,1219
    input  wire [29 :0] wb_link_pc     ,wire34,1260
    input  wire [31 :0] wb_pc          ,wire35,1301
    input  wire         wb_taken       ,wire36,1342
    input  wire [31 :0] wb_target      ,wire37,1383
    input  wire [2  :0] o_allow        ,wire39,1439
    output wire         o_port0_ex     ,wire40,1480
    output wire [5  :0] o_port0_exccode,wire41,1521
    output wire [4  :0] o_port0_hint   ,wire42,1562
    output wire [31 :0] o_port0_inst   ,wire43,1603
    output wire [31 :0] o_port0_pc     ,wire44,1644
    output wire         o_port0_taken  ,wire45,1685
    output wire [29 :0] o_port0_target ,wire46,1726
    output wire         o_port1_ex     ,wire47,1767
    output wire [5  :0] o_port1_exccode,wire48,1808
    output wire [4  :0] o_port1_hint   ,wire49,1849
    output wire [31 :0] o_port1_inst   ,wire50,1890
    output wire [31 :0] o_port1_pc     ,wire51,1931
    output wire         o_port1_taken  ,wire52,1972
    output wire [29 :0] o_port1_target ,wire53,2013
    output wire         o_port2_ex     ,wire54,2054
    output wire [5  :0] o_port2_exccode,wire55,2095
    output wire [4  :0] o_port2_hint   ,wire56,2136
    output wire [31 :0] o_port2_inst   ,wire57,2177
    output wire [31 :0] o_port2_pc     ,wire58,2218
    output wire         o_port2_taken  ,wire59,2259
    output wire [29 :0] o_port2_target ,wire60,2300
    output wire [2  :0] o_valid        ,wire61,2341
    output wire [7  :0] bht_tag1_a     ,wire63,2404
    output wire         bht_tag1_ce    ,wire64,2445
    output wire         bht_tag1_en    ,wire65,2486
    input  wire [31 :0] bht_tag1_rd    ,wire66,2527
    output wire [31 :0] bht_tag1_wd    ,wire67,2568
    output wire [31 :0] bht_tag1_we    ,wire68,2609
    output wire [7  :0] bht_cnt1_hi_a  ,wire70,2675
    output wire         bht_cnt1_hi_ce ,wire71,2716
    output wire         bht_cnt1_hi_en ,wire72,2757
    input  wire [3  :0] bht_cnt1_hi_rd ,wire73,2798
    output wire [3  :0] bht_cnt1_hi_wd ,wire74,2839
    output wire [3  :0] bht_cnt1_hi_we ,wire75,2880
    output wire [7  :0] bht_cnt1_lo_a  ,wire77,2946
    output wire         bht_cnt1_lo_ce ,wire78,2987
    output wire         bht_cnt1_lo_en ,wire79,3028
    input  wire [3  :0] bht_cnt1_lo_rd ,wire80,3069
    output wire [3  :0] bht_cnt1_lo_wd ,wire81,3110
    output wire [3  :0] bht_cnt1_lo_we ,wire82,3151
    output wire [5  :0] bht_cnt0_hi_a  ,wire84,3217
    output wire         bht_cnt0_hi_ce ,wire85,3258
    output wire         bht_cnt0_hi_en ,wire86,3299
    input  wire [7  :0] bht_cnt0_hi_rd ,wire87,3340
    output wire [7  :0] bht_cnt0_hi_wd ,wire88,3381
    output wire [7  :0] bht_cnt0_hi_we ,wire89,3422
    output wire [5  :0] bht_cnt0_lo_a  ,wire91,3488
    output wire         bht_cnt0_lo_ce ,wire92,3529
    output wire         bht_cnt0_lo_en ,wire93,3570
    input  wire [7  :0] bht_cnt0_lo_rd ,wire94,3611
    output wire [7  :0] bht_cnt0_lo_wd ,wire95,3652
    output wire [7  :0] bht_cnt0_lo_we  wire96,3693
   wire [31:0] pc_bf;pc_bf99,3738
   wire [31:0] pc_f;pc_f100,3760
   wire [31:0] pcinc_f;pcinc_f101,3781
   wire [31:0] inst;inst103,3806
   wire ifu_pcbf_sel_init_bf_l;ifu_pcbf_sel_init_bf_l106,3829
   wire ifu_pcbf_sel_old_bf_l;ifu_pcbf_sel_old_bf_l107,3861
   wire ifu_pcbf_sel_pcinc_bf_l;ifu_pcbf_sel_pcinc_bf_l108,3892
   wire ifu_pcbf_sel_brpc_bf_l;ifu_pcbf_sel_brpc_bf_l109,3925

cpu7_ifu_incr30.v,217
module cpu7_ifu_incr30(a, a_inc, ofl);cpu7_ifu_incr306,58
   input  [29:0]  a;a7,97
   output [29:0]  a_inc;a_inc8,118
   output 	  ofl;ofl9,143
   reg [29:0] 	  a_inc;a_inc11,165
   reg 		  ofl;ofl12,189

csr.v,19717
module csr(csr3,24
    input               clk,clk4,37
    input               resetn,input5,67
    input  [7       :0] intrpt,intrpt7,106
    input               tlbp         ,input9,157
    input               tlbr         ,tlbr10,197
    input               ldpte        ,input11,237
    input  [`GRLEN-1:0] tlbrp_index  ,tlbrp_index12,277
    input  [`GRLEN-1:0] tlbr_entryhi ,input13,317
    input  [`GRLEN-1:0] tlbr_entrylo1,tlbr_entrylo114,357
    input  [`GRLEN-1:0] tlbr_entrylo0,input15,397
    input  [`GRLEN-1:0] tlbr_asid    ,tlbr_asid16,437
    input  [ 1      :0] cache_op_1    ,input19,498
    input  [ 1      :0] cache_op_2    ,cache_op_220,539
    input  [`GRLEN-1:0] cache_taglo_i ,input21,580
    input  [`GRLEN-1:0] cache_taghi_i ,cache_taghi_i22,621
    input  [`GRLEN-1:0] cache_datalo_i,input23,662
    input  [`GRLEN-1:0] cache_datahi_i,cache_datahi_i24,703
    output [`GRLEN-1         :0] rdata,output27,772
    input  [`LSOC1K_CSR_BIT-1:0] raddr,raddr28,813
    input  [`GRLEN-1         :0] wdata,input29,854
    input  [`LSOC1K_CSR_BIT-1:0] waddr,waddr30,895
    input                        wen  ,input31,936
    input  [`GRLEN-1          :0] llbctl,llbctl33,979
    input                wb_exception,input36,1052
    input   [5       :0] wb_exccode  ,wb_exccode37,1092
    input                wb_esubcode,input38,1132
    input   [`GRLEN-1:0] wb_epc      ,wb_epc39,1171
    input   [`GRLEN-1:0] wb_badvaddr ,input40,1211
    input   [31      :0] wb_badinstr ,wb_badinstr41,1251
    input                wb_eret     ,input42,1291
    output [`LSOC1K_CSR_OUTPUT_BIT-1:0] csr_output,csr_output45,1348
    output [`GRLEN-1                :0] dmw0      ,output46,1401
    output [`GRLEN-1                :0] dmw1      ,dmw147,1454
    output [`GRLEN-1                :0] crmd      ,output48,1507
    output [ 5                      :0] ftpgsize  ,ftpgsize50,1583
  `endif`endif51,1636
    output  [`GRLEN-1:0] eret_epc_out,eret_epc_out54,1688
    output               shield      ,output55,1728
    output               int_except  ,int_except56,1768
    output  reg          status_erl  ,output57,1808
    output  reg          status_exl  ,reg58,1848
    output  reg          status_bev  , reg59,1888
    output  reg          cause_iv    ,reg60,1929
    output  reg [ 2:0]   config_k0   ,reg61,1969
    output  reg [17:0]   ebase_exceptionbase,reg62,2009
    output  [`GRLEN-1:0] index_out   ,index_out63,2056
    output  [`GRLEN-1:0] entryhi_out ,output64,2096
    output  [`GRLEN-1:0] entrylo0_out,entrylo0_out65,2136
    output  [`GRLEN-1:0] entrylo1_out,output66,2176
    output  [`GRLEN-1:0] asid_out    ,asid_out67,2216
    output  [5       :0] ecode_out   ,output68,2256
    output  [ 3      :0] rbits_out   ,rbits_out70,2321
    output               istlbr_out  ,output71,2361
    output  [`GRLEN-1:0] taglo0_out  ,taglo0_out73,2413
    output  [`GRLEN-1:0] taghi0_out  ,output74,2453
    output  [`GRLEN-1:0] tlbrebase   ,tlbrebase75,2493
    output  [`GRLEN-1:0] ebase   output76,2533
reg  [`GRLEN-1:0] epc;epc79,2583
wire [63:0] cause;cause80,2607
wire [63:0] status;status81,2627
reg  [`GRLEN-1:0] badvaddr;badvaddr82,2648
wire rst = !resetn;rst84,2679
wire tlb_refill    = wb_exception && wb_exccode == `EXC_TLBR;tlb_refill86,2702
wire cache_error   = wb_exception && wb_exccode == `EXC_ERROR;cache_error87,2765
  wire page_except   = wb_exception /*&& wb_exccode ==*/ && !(tlb_refill || cache_error); // TODOpage_except90,2852
  wire page_except   = wb_exception && (wb_exccode == `EXC_PIL || wb_exccode == `EXC_PIS || wb_exccode == `EXC_PIF ||page_except92,2958
  wire common_except = wb_exception && !(tlb_refill || cache_error);common_except97,3215
  wire common_except = wb_exception;common_except99,3292
wire [1:0] eret_plv  = `ifdef GS264C_64BITeret_plv102,3340
wire       eret_ie   = `ifdef GS264C_64BITeret_ie108,3585
wire       eret_we   = errctl_iserr   ? errctl_pwe   :eret_we114,3849
wire       eret_da   = `ifdef GS264C_64BITeret_da119,4027
wire       eret_pg   = `ifdef GS264C_64BITeret_pg127,4358
wire [1:0] eret_datf = `ifdef GS264C_64BITeret_datf135,4689
wire [1:0] eret_datm = `ifdef GS264C_64BITeret_datm140,4878
reg [1:0] crmd_plv;crmd_plv146,5084
reg       crmd_ie;crmd_ie147,5105
reg       crmd_da;crmd_da148,5125
reg       crmd_pg;crmd_pg149,5145
reg [1:0] crmd_datf;crmd_datf150,5165
reg [1:0] crmd_datm;crmd_datm151,5187
reg       crmd_we;crmd_we152,5209
wire crmd_wen = wen && waddr == `LSOC1K_CSR_CRMD;crmd_wen168,5499
reg [1:0] prmd_pplv;prmd_pplv206,6970
reg       prmd_pie;prmd_pie207,6992
reg       prmd_pwe;prmd_pwe208,7013
wire [`GRLEN-1:0] prmd = {prmd209,7034
wire prmd_wen = wen && waddr == `LSOC1K_CSR_PRMD;prmd_wen220,7229
reg euen_bte;euen_bte236,7737
reg euen_asxe;euen_asxe237,7752
reg euen_sxe;euen_sxe238,7768
reg euen_fpe;euen_fpe239,7783
wire [`GRLEN-1:0] euen = {euen240,7798
wire euen_wen = wen && waddr == `LSOC1K_CSR_EUEN;euen_wen252,7983
reg misc_va32l1;misc_va32l1274,8734
reg misc_va32l2;misc_va32l2275,8752
reg misc_va32l3;misc_va32l3276,8770
reg misc_drdtl1;misc_drdtl1277,8788
reg misc_drdtl2;misc_drdtl2278,8806
reg misc_drdtl3;misc_drdtl3279,8824
reg misc_rpcntl1;misc_rpcntl1280,8842
reg misc_rpcntl2;misc_rpcntl2281,8861
reg misc_rpcntl3;misc_rpcntl3282,8880
reg misc_alcl0;misc_alcl0283,8899
reg misc_alcl1;misc_alcl1284,8916
reg misc_alcl2;misc_alcl2285,8933
reg misc_alcl3;misc_alcl3286,8950
reg misc_dwpl0;misc_dwpl0287,8967
reg misc_dwpl1;misc_dwpl1288,8984
reg misc_dwpl2;misc_dwpl2289,9001
wire [63:0] misc = {misc290,9018
wire misc_wen = wen && waddr == `LSOC1K_CSR_MISC;misc_wen313,9544
reg [12:0] ectl_lie;ectl_lie367,11464
reg [ 2:0] ectl_vs;ectl_vs368,11486
wire [`GRLEN-1:0] ectl = {ectl369,11507
wire ectl_wen = wen && waddr == `LSOC1K_CSR_ECTL;ectl_wen380,11719
wire ti_happen = (tval_timeval == `GRLEN'0) && tcfg_en && crmd_ie;ti_happen392,12054
wire ticlr_wen = wen && waddr == `LSOC1K_CSR_TICLR;ticlr_wen393,12122
wire ti_clear = ticlr_wen && wdata[`LSOC1K_TICLR_CLR];ti_clear394,12175
reg [12:0] estat_is;estat_is398,12253
reg [ 5:0] estat_ecode;estat_ecode399,12275
reg [ 8:0] estat_esubcode;estat_esubcode400,12300
wire [`GRLEN-1:0] estat = {estat401,12328
wire estat_wen = wen && waddr == `LSOC1K_CSR_ESTAT;estat_wen412,12591
wire epc_wen = wen && waddr == `LSOC1K_CSR_EPC;epc_wen443,13380
reg [`GRLEN-1:0] badv;badv450,13563
wire badv_wen = wen && waddr == `LSOC1K_CSR_BADV;badv_wen451,13587
reg [31:0] badi_inst;badi_inst459,13796
wire [63:0] badi = {badi460,13819
wire badi_wen = wen && waddr == `LSOC1K_CSR_BADI;badi_wen464,13872
  reg [51:0] ebase_ebase;ebase_ebase473,14119
  reg [25:0] ebase_ebase;ebase_ebase475,14153
wire ebase_wen = wen && waddr == `LSOC1K_CSR_EBASE;ebase_wen485,14307
reg [`TLB_IDXBITS-1:0] tlbidx_index;tlbidx_index497,14615
reg [ 5:0] tlbidx_ps;tlbidx_ps498,14653
reg        tlbidx_np;tlbidx_np499,14676
wire [`GRLEN-1:0] tlbidx = {tlbidx500,14699
wire index_wen = wen && waddr == `LSOC1K_CSR_INDEX;index_wen511,15055
reg  [`VABITS-14:0] tlbehi_vpn2;tlbehi_vpn2529,15787
wire [63-`VABITS:0] tlbehi_signext;tlbehi_signext530,15821
wire [63:0] tlbehi = {tlbehi531,15858
reg  [18:0] tlbehi_vpn2;tlbehi_vpn2538,16043
wire [31:0] tlbehi = {tlbehi539,16069
wire tlbehi_wen = wen && waddr == `LSOC1K_CSR_TLBEHI;tlbehi_wen545,16164
reg        tlbelo0_v   ;tlbelo0_v560,16635
reg        tlbelo0_we  ;tlbelo0_we561,16661
reg [ 1:0] tlbelo0_plv ;tlbelo0_plv562,16687
reg [ 1:0] tlbelo0_mat ;tlbelo0_mat563,16713
reg        tlbelo0_g   ;tlbelo0_g564,16739
reg [`PABITS-13:0] tlbelo0_pfn;tlbelo0_pfn566,16786
reg        tlbelo0_nr  ;tlbelo0_nr567,16819
reg        tlbelo0_nx  ;tlbelo0_nx568,16845
reg        tlbelo0_rplv;tlbelo0_rplv569,16871
wire [60-`PABITS:0] tlbelo0_zeroext = {61-`PABITS{1'b0}};tlbelo0_zeroext570,16897
reg [23:0] tlbelo0_pfn;tlbelo0_pfn572,16963
wire [`GRLEN-1:0] tlbelo0 = {tlbelo0574,16996
wire tlbelo0_wen = wen && waddr == `LSOC1K_CSR_TLBELO0;tlbelo0_wen592,17443
reg        tlbelo1_v   ;tlbelo1_v639,19365
reg        tlbelo1_we  ;tlbelo1_we640,19391
reg [ 1:0] tlbelo1_plv ;tlbelo1_plv641,19417
reg [ 1:0] tlbelo1_mat ;tlbelo1_mat642,19443
reg        tlbelo1_g   ;tlbelo1_g643,19469
reg [`PABITS-13:0] tlbelo1_pfn;tlbelo1_pfn645,19516
reg        tlbelo1_nr  ;tlbelo1_nr646,19549
reg        tlbelo1_nx  ;tlbelo1_nx647,19575
reg        tlbelo1_rplv;tlbelo1_rplv648,19601
wire [60-`PABITS:0] tlbelo1_zeroext  = {61-`PABITS{1'b0}};tlbelo1_zeroext649,19627
reg [23:0] tlbelo1_pfn;tlbelo1_pfn651,19694
wire [`GRLEN-1:0] tlbelo1 = {tlbelo1653,19727
wire tlbelo1_wen = wen && waddr == `LSOC1K_CSR_TLBELO1;tlbelo1_wen671,20176
reg  [ 9:0] asid_asid;asid_asid718,22093
wire [ 7:0] asid_asidbits;asid_asidbits719,22117
wire [`GRLEN-1:0] asid = {asid720,22145
wire asid_wen = wen && waddr == `LSOC1K_CSR_ASID;asid_wen729,22360
reg  [`GRLEN-13:0] pgdl_base;pgdl_base739,22716
wire [`GRLEN-1:0] pgdl = {pgdl740,22747
wire pgdl_wen = wen && waddr == `LSOC1K_CSR_PGDL;pgdl_wen744,22829
reg  [`GRLEN-13:0] pgdh_base;pgdh_base751,23008
wire [`GRLEN-1:0] pgdh = {pgdh752,23039
wire pgdh_wen = wen && waddr == `LSOC1K_CSR_PGDH;pgdh_wen756,23121
wire [`GRLEN-1:0] badvaddr_current = tlbrepc_istlbr ? tlbrbadv : badv;badvaddr_current764,23320
wire [`GRLEN-1:0] badvaddr_current = badv;badvaddr_current766,23399
wire [`GRLEN-1:0] pgd = badvaddr_current[`GRLEN-1] ? pgdh : pgdl;pgd768,23452
reg  [4:0] pwcl_ptbase;pwcl_ptbase772,23559
reg  [4:0] pwcl_ptwidth;pwcl_ptwidth773,23584
reg  [4:0] pwcl_dir1_base;pwcl_dir1_base774,23610
reg  [4:0] pwcl_dir1_width;pwcl_dir1_width775,23638
reg  [4:0] pwcl_dir2_base;pwcl_dir2_base776,23667
reg  [4:0] pwcl_dir2_width;pwcl_dir2_width777,23695
reg  [1:0] pwcl_ptewidth;pwcl_ptewidth778,23724
wire [63:0] pwcl = {pwcl779,23751
wire pwcl_wen = wen && waddr == `LSOC1K_CSR_PWCL;pwcl_wen789,24017
reg  [4:0] pwch_ptbase;pwch_ptbase810,24767
reg  [4:0] pwch_ptwidth;pwch_ptwidth811,24792
reg  [4:0] pwch_dir1_base;pwch_dir1_base812,24818
reg  [4:0] pwch_dir1_width;pwch_dir1_width813,24846
reg  [4:0] pwch_dir2_base;pwch_dir2_base814,24875
reg  [4:0] pwch_dir2_width;pwch_dir2_width815,24903
reg  [1:0] pwch_ptewidth;pwch_ptewidth816,24932
wire [63:0] pwch = {pwch817,24959
wire pwch_wen = wen && waddr == `LSOC1K_CSR_PWCH;pwch_wen827,25225
reg  [ 5:0] stlbps_ps;stlbps_ps848,25985
wire [57:0] stlbps_zeroext;stlbps_zeroext849,26009
wire [63:0] stlbps = {stlbps850,26038
wire pgsize_wen = wen && waddr == `LSOC1K_CSR_STLBPS;pgsize_wen854,26122
reg [3:0] rvacfg_rbits;rvacfg_rbits866,26470
wire [63:0] rvacfg = {rvacfg867,26495
wire rvacfg_wen = wen && waddr == `LSOC1K_CSR_RVACFG;rvacfg_wen872,26601
wire [8:0] cpunum_coreid = 9'd0;cpunum_coreid881,26844
wire [`GRLEN-1:0] cpunum = {cpunum882,26878
wire [14:0] prcfg1_content;prcfg1_content892,27071
wire [63:0] prcfg1 = {prcfg1893,27100
wire [63:0] prcfg2 = 64'h7000; //TODOprcfg2903,27419
wire [25:0] prcfg3_content;prcfg3_content906,27479
wire [63:0] prcfg3 = {prcfg3907,27508
reg [`GRLEN-1:0] save0;save0919,27916
wire save0_wen = wen && waddr == `LSOC1K_CSR_SAVE0;save0_wen920,27941
reg [`GRLEN-1:0] save1;save1926,28085
wire save1_wen = wen && waddr == `LSOC1K_CSR_SAVE1;save1_wen927,28110
reg [`GRLEN-1:0] save2;save2933,28254
wire save2_wen = wen && waddr == `LSOC1K_CSR_SAVE2;save2_wen934,28279
reg [`GRLEN-1:0] save3;save3940,28423
wire save3_wen = wen && waddr == `LSOC1K_CSR_SAVE3;save3_wen941,28448
reg [63:0] save4;save4948,28613
wire save4_wen = wen && waddr == `LSOC1K_CSR_SAVE4;save4_wen949,28632
reg [63:0] save5;save5955,28776
wire save5_wen = wen && waddr == `LSOC1K_CSR_SAVE5;save5_wen956,28795
reg [63:0] save6;save6962,28939
wire save6_wen = wen && waddr == `LSOC1K_CSR_SAVE6;save6_wen963,28958
reg [63:0] save7;save7969,29102
wire save7_wen = wen && waddr == `LSOC1K_CSR_SAVE7;save7_wen970,29121
reg [31:0] tid_tid;tid_tid977,29271
wire [`GRLEN-1:0] tid = {tid978,29292
wire tid_wen = wen && waddr == `LSOC1K_CSR_TID;tid_wen984,29420
reg tcfg_en;tcfg_en990,29576
reg tcfg_periodic;tcfg_periodic991,29590
reg [`GRLEN-3:0] tcfg_initval;tcfg_initval992,29610
wire [`GRLEN-1:0] tcfg = {tcfg993,29642
wire tcfg_wen = wen && waddr == `LSOC1K_CSR_TCFG;tcfg_wen998,29760
reg [`GRLEN-1:0] tval_timeval;tval_timeval1011,30188
wire [`GRLEN-1:0] tval = {tval1012,30220
wire tval_wen = wen && waddr == `LSOC1K_CSR_TVAL;tval_wen1015,30280
reg [63:0] cntc_compensation;cntc_compensation1026,30780
wire [63:0] cntc = {cntc1027,30811
wire cntc_wen = wen && waddr == `LSOC1K_CSR_CNTC;cntc_wen1030,30870
wire [`GRLEN-1:0] ticlr = `GRLEN'b0;ticlr1037,31058
wire [63:0] impctl1;impctl11041,31131
wire [63:0] impctl2;impctl21044,31167
wire [`GRLEN-1:0] ctag; // TODOctag1048,31208
  reg  [`PABITS-13:0] tlbrebase_ebase;tlbrebase_ebase1052,31294
  wire [63-`PABITS:0] tlbrebase_zeroext;tlbrebase_zeroext1053,31334
  wire tlbrebase_wen = wen && waddr == `LSOC1K_CSR_TLBREBASE;tlbrebase_wen1059,31518
  reg  [`GRLEN-7:0] tlbrebase_ebase;tlbrebase_ebase1068,31868
  wire tlbrebase_wen = wen && waddr == `LSOC1K_CSR_TLBREBASE;tlbrebase_wen1073,32007
reg [63:0] tlbrbadv;tlbrbadv1083,32320
wire tlbrbadv_wen = wen && waddr == `LSOC1K_CSR_TLBRBADV;tlbrbadv_wen1085,32344
reg        tlbrepc_istlbr;tlbrepc_istlbr1093,32564
reg [61:0] tlbrepc_epc;tlbrepc_epc1094,32592
wire [63:0] tlbrepc = {tlbrepc1095,32617
wire tlbrepc_wen = wen && waddr == `LSOC1K_CSR_TLBREPC;tlbrepc_wen1100,32695
reg [63:0] tlbrsave;tlbrsave1113,33147
wire tlbrsave_wen = wen && waddr == `LSOC1K_CSR_TLBRSAVE;tlbrsave_wen1114,33169
reg        tlbrelo0_v   ;tlbrelo0_v1121,33339
reg        tlbrelo0_we  ;tlbrelo0_we1122,33366
reg [ 1:0] tlbrelo0_plv ;tlbrelo0_plv1123,33393
reg [ 1:0] tlbrelo0_mat ;tlbrelo0_mat1124,33420
reg        tlbrelo0_g   ;tlbrelo0_g1125,33447
reg [`PABITS-13:0] tlbrelo0_pfn;tlbrelo0_pfn1126,33474
reg        tlbrelo0_nr  ;tlbrelo0_nr1127,33508
reg        tlbrelo0_nx  ;tlbrelo0_nx1128,33535
reg        tlbrelo0_rplv;tlbrelo0_rplv1129,33562
wire [60-`PABITS:0] tlbrelo0_zeroext;tlbrelo0_zeroext1130,33589
wire [63:0] tlbrelo0 = {tlbrelo01131,33628
wire tlbrelo0_wen = wen && waddr == `LSOC1K_CSR_TLBRELO0;tlbrelo0_wen1144,33983
reg        tlbrelo1_v   ;tlbrelo1_v1186,35906
reg        tlbrelo1_we  ;tlbrelo1_we1187,35933
reg [ 1:0] tlbrelo1_plv ;tlbrelo1_plv1188,35960
reg [ 1:0] tlbrelo1_mat ;tlbrelo1_mat1189,35987
reg        tlbrelo1_g   ;tlbrelo1_g1190,36014
reg [`PABITS-13:0] tlbrelo1_pfn;tlbrelo1_pfn1191,36041
reg        tlbrelo1_nr  ;tlbrelo1_nr1192,36075
reg        tlbrelo1_nx  ;tlbrelo1_nx1193,36102
reg        tlbrelo1_rplv;tlbrelo1_rplv1194,36129
wire [60-`PABITS:0] tlbrelo1_zeroext;tlbrelo1_zeroext1195,36156
wire [63:0] tlbrelo1 = {tlbrelo11196,36195
wire tlbrelo1_wen = wen && waddr == `LSOC1K_CSR_TLBRELO1;tlbrelo1_wen1209,36550
reg  [`VABITS-14:0] tlbrehi_vpn2;tlbrehi_vpn21251,38472
wire [63-`VABITS:0] tlbrehi_signext;tlbrehi_signext1252,38507
wire [63:0] tlbrehi = {tlbrehi1253,38545
wire tlbrehi_wen = wen && waddr == `LSOC1K_CSR_TLBREHI;tlbrehi_wen1258,38662
reg [1:0] tlbrprmd_pplv;tlbrprmd_pplv1268,39057
reg       tlbrprmd_pie;tlbrprmd_pie1269,39083
reg       tlbrprmd_pwe;tlbrprmd_pwe1270,39108
wire [63:0] tlbrprmd = {tlbrprmd1271,39133
wire tlbrprmd_wen = wen && waddr == `LSOC1K_CSR_TLBRPRMD;tlbrprmd_wen1279,39295
reg       errctl_iserr;errctl_iserr1295,39833
reg       errctl_repairable;errctl_repairable1296,39858
reg [1:0] errctl_pplv;errctl_pplv1297,39888
reg       errctl_pie;errctl_pie1298,39912
reg       errctl_pwe;errctl_pwe1299,39935
reg       errctl_pda;errctl_pda1300,39958
reg       errctl_ppg;errctl_ppg1301,39981
reg [1:0] errctl_pdatf;errctl_pdatf1302,40004
reg [1:0] errctl_pdatm;errctl_pdatm1303,40029
reg [7:0] errctl_cause;errctl_cause1304,40054
wire [63:0] errctl = {errctl1305,40079
wire errctl_wen = wen && waddr == `LSOC1K_CSR_ERRCTL;errctl_wen1321,40466
wire [63:0] errinfo1;errinfo11354,41670
wire [63:0] errinfo2;errinfo21357,41716
reg  [`PABITS-13:0] errebase_ebase;errebase_ebase1360,41762
wire [63-`PABITS:0] errebase_zeroext;errebase_zeroext1361,41799
wire [63:0] errebase = {errebase1362,41838
wire errebase_wen = wen && waddr == `LSOC1K_CSR_ERREBASE;errebase_wen1367,41970
reg [63:0] errepc_epc;errepc_epc1376,42280
wire [63:0] errepc = {errepc1377,42304
wire errepc_wen = wen && waddr == `LSOC1K_CSR_ERREPC;errepc_wen1380,42356
reg [63:0] errsave_data;errsave_data1388,42610
wire [63:0] errsave = {errsave1389,42636
wire errsave_wen = wen && waddr == `LSOC1K_CSR_ERRSAVE;errsave_wen1392,42691
reg       dmw0_plv0;dmw0_plv01400,42874
reg       dmw0_plv3;dmw0_plv31401,42896
reg [1:0] dmw0_mat;dmw0_mat1402,42918
  reg       dmw0_plv1;dmw0_plv11404,42960
  reg       dmw0_plv2;dmw0_plv21405,42984
  reg [7:0] dmw0_vseg;dmw0_vseg1406,43008
  reg [2:0] dmw0_pseg;dmw0_pseg1408,43039
  reg [2:0] dmw0_vseg;dmw0_vseg1409,43063
wire dmw0_wen = wen && waddr == `LSOC1K_CSR_DMW0;dmw0_wen1431,43467
reg       dmw1_plv0;dmw1_plv01466,44564
reg       dmw1_plv3;dmw1_plv31467,44586
reg [1:0] dmw1_mat;dmw1_mat1468,44608
  reg       dmw1_plv1;dmw1_plv11470,44650
  reg       dmw1_plv2;dmw1_plv21471,44674
  reg [7:0] dmw1_vseg;dmw1_vseg1472,44698
  reg [2:0] dmw1_pseg;dmw1_pseg1474,44729
  reg [2:0] dmw1_vseg;dmw1_vseg1475,44753
wire dmw1_wen = wen && waddr == `LSOC1K_CSR_DMW1;dmw1_wen1496,45155
reg [9:0] pmcfg0_event;pmcfg0_event1532,46275
reg       pmcfg0_plv0;pmcfg0_plv01533,46300
reg       pmcfg0_plv1;pmcfg0_plv11534,46324
reg       pmcfg0_plv2;pmcfg0_plv21535,46348
reg       pmcfg0_plv3;pmcfg0_plv31536,46372
reg       pmcfg0_ie;pmcfg0_ie1537,46396
wire [63:0] pmcfg0 = {pmcfg01538,46418
wire pmcfg0_wen = wen && waddr == `LSOC1K_CSR_PMCFG0;pmcfg0_wen1548,46645
reg [63:0] pmcnt0_count;pmcnt0_count1571,47472
wire [63:0] pmcnt0 = {pmcnt01572,47498
wire pmcnt0_wen = wen && waddr == `LSOC1K_CSR_PMCNT0;pmcnt0_wen1575,47552
reg status_cu1;status_cu11585,47797
reg status_rw;status_rw1586,47814
reg [7:0] status_im;status_im1587,47830
reg status_um;status_um1588,47852
reg status_ie;status_ie1589,47868
wire status_wen = 1'b0;status_wen1610,48256
wire eret_clear_erl =  status_erl && wb_eret;eret_clear_erl1612,48283
wire eret_clear_exl = !status_erl && wb_eret;eret_clear_exl1613,48330
wire [1:0] status_ksu = status[4:3];status_ksu1645,49467
reg cause_bd;cause_bd1648,49525
reg cause_ti;cause_ti1649,49540
reg [1:0] cause_ce;cause_ce1650,49555
reg [5:0] cause_ip7_2;cause_ip7_21651,49576
reg [1:0] cause_ip1_0;cause_ip1_01652,49600
reg [4:0] cause_exccode;cause_exccode1653,49624
wire cause_wen = 1'b0;cause_wen1669,49930
reg [23:0] taglo0_ptaglo;taglo0_ptaglo1696,50925
reg [ 1:0] taglo0_pstate;taglo0_pstate1697,50952
reg        taglo0_l;taglo0_l1698,50979
reg        taglo0_p;taglo0_p1699,51001
wire [63:0] taglo0 ={taglo01700,51023
wire taglo0_wen =1'b0;taglo0_wen1709,51249
reg [23:0] taghi0_ptaglo;taghi0_ptaglo1730,52263
reg [ 1:0] taghi0_pstate;taghi0_pstate1731,52290
reg        taghi0_l;taghi0_l1732,52317
reg        taghi0_p;taghi0_p1733,52339
wire [63:0] taghi0 ={taghi01734,52361
wire taghi0_wen = 1'b0;taghi0_wen1743,52587
reg [63:0] tlbrbadv;tlbrbadv1879,59992

dcache.v,23748
module dcachedcache3,24
    input         clk,clk5,42
    input         resetn,input6,66
    input         init_finish   ,init_finish7,93
    output [`D_WAY_NUM-1      :0] tag_ram_en    ,output9,130
    output reg [`D_WAY_NUM-1  :0] tag_ram_clk_en,reg10,181
    output [`D_WAY_NUM-1      :0] tag_ram_wen   ,tag_ram_wen11,232
    output [`D_INDEX_LEN-1    :0] tag_ram_addr  ,output12,283
    output [`D_TAGARRAY_LEN-1 :0] tag_ram_wdata ,tag_ram_wdata13,334
    input  [`D_RAM_TAG_LEN-1  :0] tag_ram_rdata ,input14,385
    output reg                    lrud_clk_en_o  ,reg16,438
    output                        lrud_en_o      ,lrud_en_o17,490
    output [`D_LRUD_WIDTH-1   :0] lrud_wen_o     ,output18,542
    output [`D_INDEX_LEN-1    :0] lrud_addr_o    ,lrud_addr_o19,594
    output [`D_LRUD_WIDTH-1   :0] lrud_wdata_o   ,output20,646
    input  [`D_LRUD_WIDTH-1   :0] lrud_rdata_i   ,lrud_rdata_i21,698
    output [`D_RAM_EN_LEN-1   :0] data_ram_en       ,output23,752
    output reg [`D_WAY_NUM-1  :0] data_ram_clk_en   ,reg24,807
    output [`D_RAM_WEN_LEN-1  :0] data_ram_wen_bank0,data_ram_wen_bank025,862
    output [`D_RAM_WEN_LEN-1  :0] data_ram_wen_bank1,output26,917
    output [`D_RAM_WEN_LEN-1  :0] data_ram_wen_bank2,data_ram_wen_bank227,972
    output [`D_RAM_WEN_LEN-1  :0] data_ram_wen_bank3,output28,1027
    output [`D_RAM_WEN_LEN-1  :0] data_ram_wen_bank4,data_ram_wen_bank429,1082
    output [`D_RAM_WEN_LEN-1  :0] data_ram_wen_bank5,output30,1137
    output [`D_RAM_WEN_LEN-1  :0] data_ram_wen_bank6,data_ram_wen_bank631,1192
    output [`D_RAM_WEN_LEN-1  :0] data_ram_wen_bank7,output32,1247
    output [`D_RAM_ADDR_LEN-1 :0] data_ram_addr     ,data_ram_addr33,1302
    output [`D_RAM_WDATA_LEN-1:0] data_ram_wdata    ,output34,1357
    input  [`D_RAM_RDATA_LEN-1:0] data_ram_rdata    ,data_ram_rdata35,1412
    input                         csr_wen  ,input39,1530
    input  [`LSOC1K_CSR_BIT-1 :0] csr_waddr,csr_waddr40,1576
    input  [`GRLEN-1          :0] csr_wdata,input41,1622
    input                         wb_eret  ,wb_eret42,1668
    output [`GRLEN-1          :0] llbctl   ,output43,1714
    input  [`PIPELINE2DCACHE_BUS_WIDTH-1:0] pipeline2dcache_bus,pipeline2dcache_bus45,1794
    output [`DCACHE2PIPELINE_BUS_WIDTH-1:0] dcache2pipeline_bus,output46,1860
    input                         tlb_req         ,tlb_req48,1928
    input                         cache_op_req    ,input50,1983
    input  [2                 :0] cache_op        , cache_op51,2036
    input  [`D_TAG_LEN-1      :0] cache_op_tag    , input52,2090
    input  [`GRLEN-1          :0] cache_op_addr   ,cache_op_addr53,2144
    output                        cache_op_addr_ok,output54,2197
    output                        cache_op_ok     ,cache_op_ok55,2250
    output                        cache_op_error  ,output56,2303
    input                         icache_op_recv  ,icache_op_recv58,2358
    input                         icache_op_finish,input59,2411
    input                         icache_op_error ,icache_op_error60,2464
    input [5                  :0] icache_op_exccode ,input61,2517
    input [`GRLEN-1           :0] icache_op_badvaddr,icache_op_badvaddr62,2572
    input  [`D_TAG_LEN-1      :0] tlb_ptag      ,input65,2656
    input                         tlb_finish    ,tlb_finish66,2707
    input                         tlb_hit       ,input67,2758
    input                         tlb_uncache   ,tlb_uncache68,2809
    input  [5                 :0] tlb_exccode   ,input69,2860
    output                        data_tlb_req  ,data_tlb_req70,2911
    output                        data_tlb_wr   ,output71,2962
    output [`GRLEN-1          :0] data_tlb_vaddr,data_tlb_vaddr72,3013
    output                        data_tlb_no_trans,output73,3064
    output                        data_tlb_p_pgcl,data_tlb_p_pgcl74,3118
    output                        tlb_cache_recv,output75,3170
    input                         ud_wr_vacancy,  // TODO:ud_wr_vacancy77,3223
    input                         ex_req       ,input79,3285
    input  [`EX_OP_WIDTH-1    :0] ex_req_op    ,ex_req_op80,3335
    input  [`PABITS-1         :0] ex_req_paddr ,input81,3385
    input  [9                 :0] ex_req_cpuno ,ex_req_cpuno82,3435
    input  [1                 :0] ex_req_pgcl  ,input83,3485
    input  [3                 :0] ex_req_dirqid,ex_req_dirqid84,3535
    output                        ex_req_recv  ,output85,3585
    output                        rd_req      ,rd_req87,3637
    output [`PABITS-1         :0] rd_addr     ,output88,3686
    output [  3               :0] rd_id       ,rd_id89,3735
    output [  3               :0] rd_arcmd    ,output90,3784
    output                        rd_uncache  ,rd_uncache91,3833
    input                         rd_arready  ,input92,3882
    input                         ret_valid   ,ret_valid93,3931
    input                         ret_last    ,input94,3980
    input  [ 63               :0] ret_data    ,ret_data95,4029
    input  [  3               :0] ret_data_id ,input96,4078
    input  [`STATE_LEN-1      :0] ret_rstate  ,ret_rstate97,4127
    input  [`SCWAY_LEN-1      :0] ret_rscway  ,input98,4176
    output                        wr_req      ,wr_req100,4227
    output [`PABITS-1         :0] wr_addr     ,output101,4276
    output [`D_LINE_SIZE_b-1  :0] wr_data     ,wr_data102,4325
    output [3                 :0] wr_awcmd    ,output103,4374
    output [1                 :0] wr_awstate  ,wr_awstate104,4423
    output [3                 :0] wr_awdirqid ,output105,4472
    output [3                 :0] wr_awscway  ,wr_awscway106,4521
    output [1                 :0] wr_pgcl     ,output107,4570
    output [`WSTRB_WIDTH-1    :0] wr_uc_wstrb ,wr_uc_wstrb108,4619
    output [`WR_FMT_LEN-1     :0] wr_fmt      , output109,4668
    input                         wr_ready    ,wr_ready110,4718
    input                         vic_not_full,input111,4767
    input                         vic_empty   vic_empty112,4816
wire   rst;rst115,4870
wire                    pipeline_data_req ;pipeline_data_req120,4982
wire                    pipeline_data_wr  ;pipeline_data_wr121,5027
wire [`GRLEN-1      :0] pipeline_data_addr;pipeline_data_addr122,5072
wire                    pipeline_prefetch ;pipeline_prefetch123,5117
wire                    pipeline_ex2_cancel;pipeline_ex2_cancel124,5162
wire                    data_req      ;data_req126,5210
wire                    data_wr       ;data_wr127,5251
wire [`WSTRB_WIDTH-1:0] data_wstrb    ;data_wstrb128,5292
wire [`GRLEN-1      :0] data_addr     ;data_addr129,5333
wire [`GRLEN-1      :0] data_wdata    ;data_wdata130,5374
wire                    data_recv     ;data_recv131,5415
wire                    data_cancel   ;data_cancel132,5456
wire                    ex2_cancel    ;ex2_cancel133,5497
wire                    data_prefetch ;data_prefetch134,5538
wire [`GRLEN-1      :0] data_pc       ;data_pc135,5579
wire                    ll_req        ;ll_req136,5620
wire                    sc_req        ;sc_req137,5661
wire                    atom_req      ;atom_req138,5702
wire [ 4            :0] atom_op       ;atom_op139,5743
wire [`GRLEN-1      :0] atom_src      ;atom_src140,5784
wire [`GRLEN-1:0] data_rdata    ;data_rdata143,5840
wire              data_addr_ok  ;data_addr_ok144,5875
wire              data_data_ok  ;data_data_ok145,5910
wire [       5:0] data_exccode  ;data_exccode146,5945
wire              data_exception;data_exception147,5980
wire [`GRLEN-1:0] data_badvaddr ;data_badvaddr148,6015
wire              req_empty     ;req_empty149,6050
wire              sc_succeed    ;sc_succeed150,6085
wire              sc_fail       ;sc_fail151,6120
wire               prefetch_req;prefetch_req170,7406
wire [`PABITS-1:0] prefetch_paddr;prefetch_paddr171,7440
reg [31:0] test_counter1;test_counter1190,8662
reg [31:0] pc_record1 [31:0];pc_record1191,8689
reg [31:0] wd_record1 [31:0];wd_record1192,8720
wire st_cache_miss;st_cache_miss206,9104
reg  ex2_cancel_his;ex2_cancel_his207,9125
reg  llbctl_rollb;llbctl_rollb210,9160
reg  llbctl_klo;llbctl_klo211,9180
wire llbctl_wen ;llbctl_wen213,9200
wire llbit_set  ;llbit_set214,9219
wire llbit_clear;llbit_clear215,9238
wire llbit_eret_clear    ;llbit_eret_clear216,9257
wire llbit_write_clear   ;llbit_write_clear217,9285
wire llbit_finish_clear  ;llbit_finish_clear218,9313
wire llbit_coherent_clear;llbit_coherent_clear219,9341
reg  [`PABITS-1:0] llsc_paddr;llsc_paddr220,9369
wire tlb_valid_ret;tlb_valid_ret223,9413
wire tlb_valid_finish;tlb_valid_finish224,9434
wire tlb_valid_uncache;tlb_valid_uncache225,9458
reg  [ 2:0] dcache_state;dcache_state228,9503
wire state_idle;state_idle229,9530
wire state_lkup;state_lkup230,9548
wire state_block;state_block231,9566
wire state_goon;state_goon232,9585
wire state_ucst;state_ucst233,9603
wire state_oprd;state_oprd234,9621
wire state_ophd;state_ophd235,9639
wire block_release;block_release237,9659
reg  [`D_TAG_LEN-1:0] goon_ptag;goon_ptag238,9680
reg                   goon_uncache;goon_uncache239,9714
reg                        data_wr_reg   ;data_wr_reg242,9777
wire [`D_INDEX_LEN-1   :0] index         ;index243,9821
wire [`D_BANK_LEN-1    :0] bank          ;bank244,9865
wire [`D_OFFSET_LEN-1  :0] offset        ;offset245,9909
reg  [`GRLEN-1         :0] data_wdata_reg;data_wdata_reg246,9953
reg  [`WSTRB_WIDTH-1   :0] data_wstrb_reg;data_wstrb_reg247,9997
reg                        ll_req_reg    ;ll_req_reg248,10041
reg                        sc_req_reg    ;sc_req_reg249,10085
reg                        atom_req_reg  ;atom_req_reg250,10129
reg  [ 4               :0] atom_op_reg   ;atom_op_reg251,10173
reg  [`PABITS-1        :0] sspd_paddr    ;sspd_paddr252,10217
reg                        req_cancel    ;req_cancel253,10261
reg                        prefetch_reg  ;prefetch_reg255,10307
reg [`PRE_PC_REF_LEN-1 :0] data_pc_reg   ;data_pc_reg256,10351
wire                       ud_wr_req     ;ud_wr_req257,10395
reg  [`GRLEN-1         :0] cache_op_addr_his;cache_op_addr_his260,10463
reg  [2                :0] cache_op_code   ;cache_op_code261,10510
reg  [`D_WAY_NUM-1     :0] op_wayhit_record;op_wayhit_record262,10556
reg                        op_dirty_record ;op_dirty_record263,10602
reg  [`STATE_LEN-1     :0] op_valid_record ;op_valid_record264,10648
wire [`D_INDEX_LEN-1   :0] cache_op_index  ;cache_op_index266,10696
wire [`D_WAY_LEN-1     :0] cache_op_way    ;cache_op_way267,10742
wire                       op_need_wtbk    ;op_need_wtbk269,10790
wire                       ophd_finish   ;ophd_finish271,10838
wire                       op_wtbk_finish;op_wtbk_finish272,10882
wire [`D_WAY_NUM-1     :0] op_tag_wen    ;op_tag_wen273,10926
wire [`D_WAY_NUM-1     :0] op_tag_en     ;op_tag_en274,10970
wire [`D_INDEX_LEN-1   :0] op_tag_addr   ;op_tag_addr275,11014
wire [`D_TAGARRAY_LEN-1:0] op_tag_wdata  ;op_tag_wdata276,11058
wire [`D_WAY_NUM-1     :0] op_data_en    ;op_data_en277,11102
wire                       op_lrud_en    ;op_lrud_en278,11146
wire [`D_INDEX_LEN-1   :0] op_lrud_addr  ;op_lrud_addr279,11190
wire                       op_wtbk_req   ;op_wtbk_req280,11234
reg [`EX_OP_WIDTH-1    :0] ex_op    ;ex_op283,11294
reg [`PABITS-1         :0] ex_paddr ;ex_paddr284,11333
reg [`COREID_WIDTH-1   :0] ex_cpuno ;ex_cpuno285,11372
reg [1                 :0] ex_pgcl  ;ex_pgcl286,11411
reg [3                 :0] ex_dirqid;ex_dirqid287,11450
reg                        ex_dirty ;ex_dirty288,11489
reg [`D_WAY_NUM-1   :0] ex_wayhit_reg ;ex_wayhit_reg290,11530
reg [`D_WAY_NUM-1   :0] ex_mshrhit_reg;ex_mshrhit_reg291,11571
reg [`STATE_LEN-1   :0] ex_hit_state  ;ex_hit_state292,11612
reg [`SCWAY_LEN-1   :0] ex_hit_scway  ;ex_hit_scway293,11653
reg  [1             :0] ex_state ;ex_state295,11696
reg                     ex_rd_fin;ex_rd_fin296,11732
wire                    ex_idle  ;ex_idle297,11768
wire                    ex_rdtag ;ex_rdtag298,11804
wire                    ex_tagcmp;ex_tagcmp299,11840
wire                    ex_handle;ex_handle300,11876
wire [`D_MSHR_ENTRY_NUM-1:0] ex_mshr_hit;ex_mshr_hit302,11914
wire                       ex_wtbk_req   ;ex_wtbk_req304,11959
wire                       ex_rdtag_ready;ex_rdtag_ready305,12003
wire                       ex_handle_fin ;ex_handle_fin306,12047
wire [`D_WAY_NUM-1     :0] ex_wayhit     ;ex_wayhit307,12091
wire [`D_WAY_NUM-1     :0] ex_tag_wen  ;ex_tag_wen309,12137
wire [`D_WAY_NUM-1     :0] ex_tag_en   ;ex_tag_en310,12179
wire [`D_INDEX_LEN-1   :0] ex_tag_addr ;ex_tag_addr311,12221
wire [`D_TAGARRAY_LEN-1:0] ex_tag_wdata;ex_tag_wdata312,12263
wire [`D_WAY_NUM-1     :0] ex_data_en  ;ex_data_en314,12307
wire [`D_INDEX_LEN-1   :0] ex_data_addr;ex_data_addr315,12349
wire                       ex_lrud_en  ;ex_lrud_en317,12393
wire [`D_INDEX_LEN-1   :0] ex_lrud_addr;ex_lrud_addr318,12435
wire                  cache_miss;cache_miss321,12495
wire                  cache_hit ;cache_hit322,12530
wire                  store_hit ;store_hit323,12565
wire [`D_WAY_NUM-1:0] way_hit   ;way_hit324,12600
wire [`D_WAY_NUM-1:0] s_way_hit ;s_way_hit325,12635
wire [`STATE_LEN-1:0] line_state [`D_WAY_NUM-1:0];line_state326,12670
wire [`SCWAY_LEN-1:0] line_scway [`D_WAY_NUM-1:0];line_scway327,12722
wire [`D_TAG_LEN-1:0] line_tag   [`D_WAY_NUM-1:0];line_tag328,12774
wire [`D_WAY_LEN-1:0] way_decode;way_decode329,12826
wire replaced_dirty;replaced_dirty332,12879
wire [`D_WAY_NUM-1  :0] lru_new_way;lru_new_way334,12903
wire [`D_WAY_NUM-1  :0] lru_way_lock;lru_way_lock335,12941
wire                    lru_new_wen;lru_new_wen336,12980
wire                    lru_new_clr;lru_new_clr337,13018
wire [`D_LRU_WIDTH-1:0] lru_new_lru;lru_new_lru338,13056
wire [`D_LRU_WIDTH-1:0] lru_new_lru_bit_mask;lru_new_lru_bit_mask339,13094
wire [`D_WAY_NUM-1  :0] lru_rplc_way;lru_rplc_way340,13141
wire [`D_LRU_WIDTH-1:0] lru_rdata;lru_rdata341,13180
wire [`D_WAY_NUM-1  :0] dirty_ram_wen;dirty_ram_wen343,13218
wire [`D_WAY_NUM-1  :0] dirty_ram_wdata;dirty_ram_wdata344,13258
wire [`D_WAY_NUM-1  :0] dirty_rdata;dirty_rdata345,13300
wire [`WSTRB_WIDTH-1:0] replace_wen_bank0 [`D_WAY_NUM-1:0];replace_wen_bank0348,13357
wire [`WSTRB_WIDTH-1:0] replace_wen_bank1 [`D_WAY_NUM-1:0];replace_wen_bank1349,13418
wire [`WSTRB_WIDTH-1:0] replace_wen_bank2 [`D_WAY_NUM-1:0];replace_wen_bank2350,13479
wire [`WSTRB_WIDTH-1:0] replace_wen_bank3 [`D_WAY_NUM-1:0];replace_wen_bank3351,13540
wire [`WSTRB_WIDTH-1:0] replace_wen_bank4 [`D_WAY_NUM-1:0];replace_wen_bank4352,13601
wire [`WSTRB_WIDTH-1:0] replace_wen_bank5 [`D_WAY_NUM-1:0];replace_wen_bank5353,13662
wire [`WSTRB_WIDTH-1:0] replace_wen_bank6 [`D_WAY_NUM-1:0];replace_wen_bank6354,13723
wire [`WSTRB_WIDTH-1:0] replace_wen_bank7 [`D_WAY_NUM-1:0];replace_wen_bank7355,13784
wire [`WSTRB_WIDTH-1:0] wstrb_wen_bank0 [`D_WAY_NUM-1:0];wstrb_wen_bank0357,13847
wire [`WSTRB_WIDTH-1:0] wstrb_wen_bank1 [`D_WAY_NUM-1:0];wstrb_wen_bank1358,13906
wire [`WSTRB_WIDTH-1:0] wstrb_wen_bank2 [`D_WAY_NUM-1:0];wstrb_wen_bank2359,13965
wire [`WSTRB_WIDTH-1:0] wstrb_wen_bank3 [`D_WAY_NUM-1:0];wstrb_wen_bank3360,14024
wire [`WSTRB_WIDTH-1:0] wstrb_wen_bank4 [`D_WAY_NUM-1:0];wstrb_wen_bank4361,14083
wire [`WSTRB_WIDTH-1:0] wstrb_wen_bank5 [`D_WAY_NUM-1:0];wstrb_wen_bank5362,14142
wire [`WSTRB_WIDTH-1:0] wstrb_wen_bank6 [`D_WAY_NUM-1:0];wstrb_wen_bank6363,14201
wire [`WSTRB_WIDTH-1:0] wstrb_wen_bank7 [`D_WAY_NUM-1:0];wstrb_wen_bank7364,14260
wire [`D_LINE_SIZE_b-1:0] rdata_way      [`D_WAY_NUM-1:0];rdata_way366,14321
wire [`D_BANK_NUM-1   :0] data_array_en  [`D_WAY_NUM-1:0];data_array_en367,14381
wire [`WSTRB_WIDTH-1  :0] data_wen_bank0 [`D_WAY_NUM-1:0];data_wen_bank0368,14441
wire [`WSTRB_WIDTH-1  :0] data_wen_bank1 [`D_WAY_NUM-1:0];data_wen_bank1369,14501
wire [`WSTRB_WIDTH-1  :0] data_wen_bank2 [`D_WAY_NUM-1:0];data_wen_bank2370,14561
wire [`WSTRB_WIDTH-1  :0] data_wen_bank3 [`D_WAY_NUM-1:0];data_wen_bank3371,14621
wire [`WSTRB_WIDTH-1  :0] data_wen_bank4 [`D_WAY_NUM-1:0];data_wen_bank4372,14681
wire [`WSTRB_WIDTH-1  :0] data_wen_bank5 [`D_WAY_NUM-1:0];data_wen_bank5373,14741
wire [`WSTRB_WIDTH-1  :0] data_wen_bank6 [`D_WAY_NUM-1:0];data_wen_bank6374,14801
wire [`WSTRB_WIDTH-1  :0] data_wen_bank7 [`D_WAY_NUM-1:0];data_wen_bank7375,14861
wire [`D_INDEX_LEN-1  :0] data_array_addr  [`D_BANK_NUM-1:0];data_array_addr376,14921
wire [`GRLEN-1        :0] data_array_wdata [`D_BANK_NUM-1:0];data_array_wdata377,14984
wire  data_rd_idle;data_rd_idle379,15049
wire [`D_BANK_NUM-1:0] data_addr_later;data_addr_later381,15072
wire [`D_BANK_NUM-1:0] data_addr_wr;data_addr_wr382,15113
reg  [`D_WAY_LEN-1:0] replaced_way;replaced_way384,15153
wire [`D_WAY_LEN-1:0] wtbk_way;wtbk_way385,15190
wire hit_ld_data_ok;hit_ld_data_ok387,15225
wire st_data_ok;st_data_ok388,15247
wire mshr_data_ok;mshr_data_ok389,15265
wire error_data_ok;error_data_ok390,15285
wire [`GRLEN-1:0] hit_rdata_temp;hit_rdata_temp392,15308
wire [`GRLEN-1:0] hit_rdata;hit_rdata393,15343
wire [`GRLEN-1:0] mshr_rdata;mshr_rdata394,15373
wire                    wr_buff_hit      ;wr_buff_hit397,15423
wire [`GRLEN-1      :0] wr_bit_mask      ;wr_bit_mask398,15467
wire                    wr_buff_valid    ;wr_buff_valid399,15511
wire                    wr_buff_release  ;wr_buff_release400,15555
reg  [`GRLEN-1      :0] wr_buff_wdata    ;wr_buff_wdata401,15599
reg  [`GRLEN-1      :0] wr_buff_wdata_src;wr_buff_wdata_src402,15643
reg  [`GRLEN-1      :0] wr_buff_ram_wdata;wr_buff_ram_wdata403,15687
reg  [`WSTRB_WIDTH-1:0] wr_buff_wstrb  ;wr_buff_wstrb406,15735
reg  [`GRLEN-1      :0] wr_buff_data   ;wr_buff_data407,15777
reg  [`D_INDEX_LEN-1:0] wr_buff_index  ;wr_buff_index408,15819
reg  [`D_BANK_LEN-1 :0] wr_buff_bank   ;wr_buff_bank409,15861
reg  [`D_WAY_LEN-1  :0] wr_buff_way    ;wr_buff_way410,15903
reg  [`D_TAG_LEN-1  :0] wr_buff_ptag   ;wr_buff_ptag411,15945
reg                     wr_buff_atom   ;wr_buff_atom412,15987
wire [`GRLEN-1         :0] atom_st_data ;atom_st_data415,16045
wire [`ATOM_WEN_LEN-1  :0] mshr_atom_wen;mshr_atom_wen416,16088
reg                          mshr_handle_cnt;mshr_handle_cnt419,16142
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_idle;mshr_idle420,16189
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_addr_wait;mshr_addr_wait421,16230
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_data_wait;mshr_data_wait422,16276
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_handle;mshr_handle423,16322
reg  [ 3                 :0] mshr_state       [`D_MSHR_ENTRY_NUM-1:0];mshr_state425,16367
reg                          mshr_valid       [`D_MSHR_ENTRY_NUM-1:0];mshr_valid426,16439
reg  [`D_TAG_LEN-1       :0] mshr_ptag        [`D_MSHR_ENTRY_NUM-1:0];mshr_ptag427,16511
reg  [`D_INDEX_LEN-1     :0] mshr_index       [`D_MSHR_ENTRY_NUM-1:0];mshr_index428,16583
reg  [`D_LINE_SIZE_b-1   :0] mshr_data        [`D_MSHR_ENTRY_NUM-1:0];mshr_data429,16655
reg  [`MSHR_WSTRB_LEN-1  :0] mshr_wstrb       [`D_MSHR_ENTRY_NUM-1:0];mshr_wstrb430,16727
reg  [`MSHR_RECORD_LEN-1 :0] mshr_data_record [`D_MSHR_ENTRY_NUM-1:0];mshr_data_record431,16799
reg                          mshr_uncache     [`D_MSHR_ENTRY_NUM-1:0];mshr_uncache432,16871
reg  [`STATE_LEN-1       :0] mshr_rstate      [`D_MSHR_ENTRY_NUM-1:0];mshr_rstate433,16943
reg  [`SCWAY_LEN-1       :0] mshr_rscway      [`D_MSHR_ENTRY_NUM-1:0];mshr_rscway434,17015
reg                          mshr_exinv_hit   [`D_MSHR_ENTRY_NUM-1:0];mshr_exinv_hit435,17087
reg                          mshr_dirty       [`D_MSHR_ENTRY_NUM-1:0];mshr_dirty436,17159
reg                          mshr_send_cpu    ;mshr_send_cpu437,17231
reg  [`D_BANK_LEN-1      :0] mshr_rbank       ;mshr_rbank438,17280
reg  [`MSHR_NUM_LEN-1    :0] mshr_rentry      ;mshr_rentry439,17329
reg                          mshr_atom        ;mshr_atom440,17378
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_hit;mshr_hit442,17429
wire                         mshr_empty;mshr_empty443,17469
wire                         mshr_full;mshr_full444,17511
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_alloc;mshr_alloc445,17552
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_new_req;mshr_new_req446,17594
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_new_sreq;mshr_new_sreq447,17638
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_new_lreq;mshr_new_lreq448,17683
wire                         mshr_new_atomreq;mshr_new_atomreq449,17728
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_clear;mshr_clear450,17776
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_data_recv;mshr_data_recv451,17818
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_empty_entry;mshr_empty_entry452,17864
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_sel;mshr_sel453,17912
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_rfil;mshr_rfil454,17952
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_wtbk;mshr_wtbk455,17993
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_use_darray;mshr_use_darray457,18036
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_lkup_darray;mshr_lkup_darray458,18083
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_wr_darray;mshr_wr_darray459,18131
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_rfil_ready;mshr_rfil_ready460,18177
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_wait_go;mshr_wait_go461,18224
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_recv_finish;mshr_recv_finish462,18268
wire [`D_MSHR_ENTRY_NUM-1:0] mshr_ld_ret;mshr_ld_ret463,18316
wire                         mshr_rfil_write;mshr_rfil_write465,18361
wire [`D_INDEX_LEN-1     :0] mshr_use_index;mshr_use_index466,18408
wire [`MSHR_RECORD_LEN-1 :0] mshr_recv_wen   [`D_MSHR_ENTRY_NUM-1:0];mshr_recv_wen468,18456
wire [`MSHR_WSTRB_LEN-1  :0] mshr_req_wen    [`D_MSHR_ENTRY_NUM-1:0];mshr_req_wen469,18527
wire [`MSHR_WSTRB_LEN-1  :0] mshr_data_wen   [`D_MSHR_ENTRY_NUM-1:0];mshr_data_wen470,18598
wire [`D_LINE_SIZE_b-1   :0] mshr_data_wdata [`D_MSHR_ENTRY_NUM-1:0];mshr_data_wdata471,18669
wire [`GRLEN-1           :0] mshr_rdata_entry[`D_MSHR_ENTRY_NUM-1:0];mshr_rdata_entry472,18740
wire       load_ref;load_ref475,18827
wire       prefetch_recv;prefetch_recv476,18849
wire [1:0] prefetch_pgcl;prefetch_pgcl477,18876
wire       pre_req_addr_ok;pre_req_addr_ok478,18903
reg [`GRLEN-1:0] data_vaddr;data_vaddr483,19058
wire preld_uncache = state_lkup && tlb_finish && prefetch_reg && tlb_uncache;preld_uncache548,21404
  wire [`GRLEN-1:0] rdata_way0 [`D_BANK_NUM-1:0];rdata_way0609,23572
  wire [`GRLEN-1:0] rdata_way1 [`D_BANK_NUM-1:0];rdata_way1610,23623
  wire [`GRLEN-1:0] rdata_way2 [`D_BANK_NUM-1:0];rdata_way2611,23674
  wire [`GRLEN-1:0] rdata_way3 [`D_BANK_NUM-1:0];rdata_way3612,23725
reg                      lrud_wr_valid;lrud_wr_valid728,30978
reg                      lrud_wr_store;lrud_wr_store729,31019
reg [`D_WAY_NUM-1    :0] lrud_wr_way  ;lrud_wr_way730,31060
reg [`D_INDEX_LEN-1  :0] lrud_wr_index;lrud_wr_index731,31101
    wire [3:0] valid_bits = {line_state[3] != `STATE_I, line_state[2] != `STATE_I,valid_bits792,33213
wire   wr_conflict;wr_conflict890,36753
wire [`GRLEN-1:0] atom_alu_src_a;atom_alu_src_a938,38627
wire [`GRLEN-1:0] atom_alu_src_b;atom_alu_src_b939,38662
wire st_ld_conflict;st_ld_conflict1755,114019
wire load_miss_exist;load_miss_exist1756,114041
wire extreq_exist;extreq_exist1758,114087
wire ucst_exist;ucst_exist1759,114107
wire atom_exist;atom_exist1760,114125
  wire [1:0] way_choose;way_choose1994,125632

decoder.v,43738
module decoder (decoder4,27
    input  [31:0] inst,inst5,45
    output [`LSOC1K_DECODE_RES_BIT-1:0] resoutput6,70
wire [5:0] op_func = inst[31:26];op_func9,121
wire [4:0] op_rd   = inst[ 4: 0];op_rd10,156
wire [4:0] op_rj   = inst[ 9: 5];op_rj11,191
wire [4:0] op_rk   = inst[14:10];op_rk12,226
wire [4:0] op_sa   = inst[19:15];op_sa13,261
wire [5:0] op_def  = inst[25:20];op_def14,296
wire op_clo_w      = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b00100;op_clo_w18,357
wire op_clz_w      = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b00101;op_clz_w19,466
wire op_cto_w      = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b00110;op_cto_w20,575
wire op_ctz_w      = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b00111;op_ctz_w21,684
wire op_clo_d      = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b01000;op_clo_d22,793
wire op_clz_d      = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b01001;op_clz_d23,902
wire op_cto_d      = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b01010;op_cto_d24,1011
wire op_ctz_d      = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b01011;op_ctz_d25,1120
wire op_revb_2h    = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b01100;op_revb_2h26,1229
wire op_revb_4h    = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b01101;op_revb_4h27,1338
wire op_revb_2w    = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b01110;op_revb_2w28,1447
wire op_revb_d     = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b01111;op_revb_d29,1556
wire op_revh_2w    = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b10000;op_revh_2w30,1665
wire op_revh_d     = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b10001;op_revh_d31,1774
wire op_bitrev_4b  = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b10010;op_bitrev_4b32,1883
wire op_bitrev_8b  = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b10011;op_bitrev_8b33,1992
wire op_bitrev_w   = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b10100;op_bitrev_w34,2101
wire op_bitrev_d   = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b10101;op_bitrev_d35,2210
wire op_ext_w_h    = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b10110;op_ext_w_h36,2319
wire op_ext_w_b    = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b10111;op_ext_w_b37,2428
wire op_rdtimel_w  = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b11000;op_rdtimel_w38,2537
wire op_rdtimeh_w  = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b11001;op_rdtimeh_w39,2646
wire op_rdtime_d   = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b11010;op_rdtime_d40,2755
wire op_cpucfg     = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00000 && op_rk == 5'b11011;op_cpucfg41,2864
wire op_asrtle_d   = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00010                       && op_rd == 5'b00000;op_asrtle_d42,2973
wire op_asrtgt_d   = op_func == 6'b000000 && op_def == 6'b000000 && op_sa == 5'b00011                       && op_rd == 5'b00000;op_asrtgt_d43,3104
wire op_alsl_w     = op_func == 6'b000000 && op_def == 6'b000000 && op_sa[4:2] == 3'b010;op_alsl_w44,3235
wire op_alsl_wu    = op_func == 6'b000000 && op_def == 6'b000000 && op_sa[4:2] == 3'b011;op_alsl_wu45,3326
wire op_bytepick_w = op_func == 6'b000000 && op_def == 6'b000000 && op_sa[4:2] == 3'b100;op_bytepick_w46,3417
wire op_bytepick_d = op_func == 6'b000000 && op_def == 6'b000000 && op_sa[4:3] == 2'b11;op_bytepick_d47,3508
wire op_add_w      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b00000;op_add_w48,3598
wire op_add_d      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b00001;op_add_d49,3686
wire op_sub_w      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b00010;op_sub_w50,3774
wire op_sub_d      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b00011;op_sub_d51,3862
wire op_slt        = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b00100;op_slt52,3950
wire op_sltu       = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b00101;op_sltu53,4038
wire op_maskeqz    = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b00110;op_maskeqz54,4126
wire op_masknez    = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b00111;op_masknez55,4214
wire op_nor        = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b01000;op_nor56,4302
wire op_and        = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b01001;op_and57,4390
wire op_or         = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b01010;op_or58,4478
wire op_xor        = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b01011;op_xor59,4566
wire op_orn        = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b01100;op_orn60,4654
wire op_andn       = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b01101;op_andn61,4742
wire op_sll_w      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b01110;op_sll_w62,4830
wire op_srl_w      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b01111;op_srl_w63,4918
wire op_sra_w      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b10000;op_sra_w64,5006
wire op_sll_d      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b10001;op_sll_d65,5094
wire op_srl_d      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b10010;op_srl_d66,5182
wire op_sra_d      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b10011;op_sra_d67,5270
wire op_rotr_w     = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b10110;op_rotr_w68,5358
wire op_rotr_d     = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b10111;op_rotr_d69,5446
wire op_mul_w      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b11000;op_mul_w70,5534
wire op_mulh_w     = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b11001;op_mulh_w71,5622
wire op_mulh_wu    = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b11010;op_mulh_wu72,5710
wire op_mul_d      = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b11011;op_mul_d73,5798
wire op_mulh_d     = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b11100;op_mulh_d74,5886
wire op_mulh_du    = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b11101;op_mulh_du75,5974
wire op_mulw_d_w   = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b11110;op_mulw_d_w76,6062
wire op_mulw_d_wu  = op_func == 6'b000000 && op_def == 6'b000001 && op_sa == 5'b11111;op_mulw_d_wu77,6150
wire op_div_w      = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b00000;op_div_w78,6238
wire op_mod_w      = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b00001;op_mod_w79,6326
wire op_div_wu     = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b00010;op_div_wu80,6414
wire op_mod_wu     = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b00011;op_mod_wu81,6502
wire op_div_d      = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b00100;op_div_d82,6590
wire op_mod_d      = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b00101;op_mod_d83,6678
wire op_div_du     = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b00110;op_div_du84,6766
wire op_mod_du     = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b00111;op_mod_du85,6854
wire op_crc_w_b_w  = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b01000;op_crc_w_b_w86,6942
wire op_crc_w_h_w  = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b01001;op_crc_w_h_w87,7030
wire op_crc_w_w_w  = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b01010;op_crc_w_w_w88,7118
wire op_crc_w_d_w  = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b01011;op_crc_w_d_w89,7206
wire op_crcc_w_b_w = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b01100;op_crcc_w_b_w90,7294
wire op_crcc_w_h_w = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b01101;op_crcc_w_h_w91,7382
wire op_crcc_w_w_w = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b01110;op_crcc_w_w_w92,7470
wire op_crcc_w_d_w = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b01111;op_crcc_w_d_w93,7558
wire op_break      = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b10100;op_break94,7646
wire op_dbgcall    = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b10101;op_dbgcall95,7734
wire op_syscall    = op_func == 6'b000000 && op_def == 6'b000010 && op_sa == 5'b10110;op_syscall96,7822
wire op_alsl_d     = op_func == 6'b000000 && op_def == 6'b000010 && op_sa[4:2] == 3'b110;op_alsl_d97,7910
wire op_slli_w     = op_func == 6'b000000 && op_def == 6'b000100 && op_sa == 5'b00001;op_slli_w98,8001
wire op_slli_d     = op_func == 6'b000000 && op_def == 6'b000100 && op_sa[4:1] == 4'b0001;op_slli_d99,8089
wire op_srli_w     = op_func == 6'b000000 && op_def == 6'b000100 && op_sa == 5'b01001;op_srli_w100,8181
wire op_srli_d     = op_func == 6'b000000 && op_def == 6'b000100 && op_sa[4:1] == 4'b0101;op_srli_d101,8269
wire op_srai_w     = op_func == 6'b000000 && op_def == 6'b000100 && op_sa == 5'b10001;op_srai_w102,8361
wire op_srai_d     = op_func == 6'b000000 && op_def == 6'b000100 && op_sa[4:1] == 4'b1001;op_srai_d103,8449
wire op_rotri_w    = op_func == 6'b000000 && op_def == 6'b000100 && op_sa == 5'b11001;op_rotri_w104,8541
wire op_rotri_d    = op_func == 6'b000000 && op_def == 6'b000100 && op_sa[4:1] == 4'b1101;op_rotri_d105,8629
wire op_bstrins_w  = op_func == 6'b000000 && op_def[5:1] == 5'b00011 && op_sa[0] == 1'b0;op_bstrins_w106,8721
wire op_bstrpick_w = op_func == 6'b000000 && op_def[5:1] == 5'b00011 && op_sa[0] == 1'b1;op_bstrpick_w107,8812
wire op_bstrins_d  = op_func == 6'b000000 && op_def[5:2] == 4'b0010;op_bstrins_d108,8903
wire op_bstrpick_d = op_func == 6'b000000 && op_def[5:2] == 4'b0011;op_bstrpick_d109,8973
wire op_slti       = op_func == 6'b000000 && op_def[5:2] == 4'b1000;op_slti112,9054
wire op_sltui      = op_func == 6'b000000 && op_def[5:2] == 4'b1001;op_sltui113,9124
wire op_addi_w     = op_func == 6'b000000 && op_def[5:2] == 4'b1010;op_addi_w114,9194
wire op_addi_d     = op_func == 6'b000000 && op_def[5:2] == 4'b1011;op_addi_d115,9264
wire op_lu52i_d    = op_func == 6'b000000 && op_def[5:2] == 4'b1100;op_lu52i_d116,9334
wire op_andi       = op_func == 6'b000000 && op_def[5:2] == 4'b1101;op_andi117,9404
wire op_ori        = op_func == 6'b000000 && op_def[5:2] == 4'b1110;op_ori118,9474
wire op_xori       = op_func == 6'b000000 && op_def[5:2] == 4'b1111;op_xori119,9544
wire op_addu16i_d  = op_func == 6'b000100;op_addu16i_d122,9623
wire op_lu12i_w    = op_func == 6'b000101 && op_def[5] == 1'b0;op_lu12i_w123,9667
wire op_lu32i_d    = op_func == 6'b000101 && op_def[5] == 1'b1;op_lu32i_d124,9732
wire op_pcaddi     = op_func == 6'b000110 && op_def[5] == 1'b0;op_pcaddi125,9797
wire op_pcalau12i  = op_func == 6'b000110 && op_def[5] == 1'b1;op_pcalau12i126,9862
wire op_pcaddu12i  = op_func == 6'b000111 && op_def[5] == 1'b0;op_pcaddu12i127,9927
wire op_pcaddu18i  = op_func == 6'b000111 && op_def[5] == 1'b1;op_pcaddu18i128,9992
wire op_csrrd      = op_func == 6'b000001 && op_def[5:4] == 2'b00                                           && op_rj == 5'b00000;op_csrrd131,10066
wire op_csrwr      = op_func == 6'b000001 && op_def[5:4] == 2'b00                                           && op_rj == 5'b00001;op_csrwr132,10197
wire op_csrxchg    = op_func == 6'b000001 && op_def[5:4] == 2'b00                                           && (op_rj != 5'b00001 && op_rj != 5'b00000);op_csrxchg133,10328
wire op_gcsrrd     = op_func == 6'b000001 && op_def[5:4] == 2'b01                                           && op_rj == 5'b00000;op_gcsrrd134,10482
wire op_gcsrwr     = op_func == 6'b000001 && op_def[5:4] == 2'b01                                           && op_rj == 5'b00001;op_gcsrwr135,10613
wire op_gcsrxchg   = op_func == 6'b000001 && op_def[5:4] == 2'b01                                           && (op_rj != 5'b00001 && op_rj != 5'b00000);op_gcsrxchg136,10744
wire op_cache      = op_func == 6'b000001 && op_def[5:2] == 4'b1000;op_cache137,10898
wire op_lddir      = op_func == 6'b000001 && op_def == 6'b100100 && op_sa[4:3] == 2'b00;op_lddir138,10968
wire op_ldpte      = op_func == 6'b000001 && op_def == 6'b100100 && op_sa[4:3] == 2'b01                                           && op_rd == 5'b00000;op_ldpte139,11058
wire op_iocsrrd_b  = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b00000;op_iocsrrd_b140,11211
wire op_iocsrrd_h  = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b00001;op_iocsrrd_h141,11320
wire op_iocsrrd_w  = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b00010;op_iocsrrd_w142,11429
wire op_iocsrrd_d  = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b00011;op_iocsrrd_d143,11538
wire op_iocsrwr_b  = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b00100;op_iocsrwr_b144,11647
wire op_iocsrwr_h  = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b00101;op_iocsrwr_h145,11756
wire op_iocsrwr_w  = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b00110;op_iocsrwr_w146,11865
wire op_iocsrwr_d  = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b00111;op_iocsrwr_d147,11974
wire op_tlbinv     = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01000 && op_rj == 5'b00000 && op_rd == 5'b00000;op_tlbinv148,12083
wire op_gtlbinv    = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01000 && op_rj == 5'b00000 && op_rd == 5'b00001;op_gtlbinv149,12234
wire op_tlbflush   = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01001 && op_rj == 5'b00000 && op_rd == 5'b00000;op_tlbflush150,12385
wire op_gtlbflush  = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01001 && op_rj == 5'b00000 && op_rd == 5'b00001;op_gtlbflush151,12536
wire op_tlbp       = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01010 && op_rj == 5'b00000 && op_rd == 5'b00000;op_tlbp152,12687
wire op_gtlbp      = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01010 && op_rj == 5'b00000 && op_rd == 5'b00001;op_gtlbp153,12838
wire op_tlbr       = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01011 && op_rj == 5'b00000 && op_rd == 5'b00000;op_tlbr154,12989
wire op_gtlbr      = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01011 && op_rj == 5'b00000 && op_rd == 5'b00001;op_gtlbr155,13140
wire op_tlbwi      = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01100 && op_rj == 5'b00000 && op_rd == 5'b00000;op_tlbwi156,13291
wire op_gtlbwi     = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01100 && op_rj == 5'b00000 && op_rd == 5'b00001;op_gtlbwi157,13442
wire op_tlbwr      = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01101 && op_rj == 5'b00000 && op_rd == 5'b00000;op_tlbwr158,13593
wire op_gtlbwr     = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01101 && op_rj == 5'b00000 && op_rd == 5'b00001;op_gtlbwr159,13744
wire op_eret       = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10000 && op_rk == 5'b01110 && op_rj == 5'b00000 && op_rd == 5'b00000;op_eret160,13895
wire op_wait       = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10001;op_wait161,14046
wire op_invtlb     = op_func == 6'b000001 && op_def == 6'b100100 && op_sa == 5'b10011;op_invtlb162,14134
wire op_ll_w        = op_func == 6'b001000 && op_def[5:4] == 2'b00;op_ll_w165,14231
wire op_sc_w        = op_func == 6'b001000 && op_def[5:4] == 2'b01;op_sc_w166,14300
wire op_ll_d        = op_func == 6'b001000 && op_def[5:4] == 2'b10;op_ll_d167,14369
wire op_sc_d        = op_func == 6'b001000 && op_def[5:4] == 2'b11;op_sc_d168,14438
wire op_ldptr_w     = op_func == 6'b001001 && op_def[5:4] == 2'b00;op_ldptr_w169,14507
wire op_stptr_w     = op_func == 6'b001001 && op_def[5:4] == 2'b01;op_stptr_w170,14576
wire op_ldptr_d     = op_func == 6'b001001 && op_def[5:4] == 2'b10;op_ldptr_d171,14645
wire op_stptr_d     = op_func == 6'b001001 && op_def[5:4] == 2'b11;op_stptr_d172,14714
wire op_ld_b        = op_func == 6'b001010 && op_def[5:2] == 4'b0000;op_ld_b173,14783
wire op_ld_h        = op_func == 6'b001010 && op_def[5:2] == 4'b0001;op_ld_h174,14854
wire op_ld_w        = op_func == 6'b001010 && op_def[5:2] == 4'b0010;op_ld_w175,14925
wire op_ld_d        = op_func == 6'b001010 && op_def[5:2] == 4'b0011;op_ld_d176,14996
wire op_st_b        = op_func == 6'b001010 && op_def[5:2] == 4'b0100;op_st_b177,15067
wire op_st_h        = op_func == 6'b001010 && op_def[5:2] == 4'b0101;op_st_h178,15138
wire op_st_w        = op_func == 6'b001010 && op_def[5:2] == 4'b0110;op_st_w179,15209
wire op_st_d        = op_func == 6'b001010 && op_def[5:2] == 4'b0111;op_st_d180,15280
wire op_ld_bu       = op_func == 6'b001010 && op_def[5:2] == 4'b1000;op_ld_bu181,15351
wire op_ld_hu       = op_func == 6'b001010 && op_def[5:2] == 4'b1001;op_ld_hu182,15422
wire op_ld_wu       = op_func == 6'b001010 && op_def[5:2] == 4'b1010;op_ld_wu183,15493
wire op_preld       = op_func == 6'b001010 && op_def[5:2] == 4'b1011;op_preld184,15564
wire op_ldx_b       = op_func == 6'b001110 && op_def == 6'b000000 && op_sa == 5'b00000;op_ldx_b185,15635
wire op_ldx_h       = op_func == 6'b001110 && op_def == 6'b000000 && op_sa == 5'b01000;op_ldx_h186,15724
wire op_ldx_w       = op_func == 6'b001110 && op_def == 6'b000000 && op_sa == 5'b10000;op_ldx_w187,15813
wire op_ldx_d       = op_func == 6'b001110 && op_def == 6'b000000 && op_sa == 5'b11000;op_ldx_d188,15902
wire op_stx_b       = op_func == 6'b001110 && op_def == 6'b000001 && op_sa == 5'b00000;op_stx_b189,15991
wire op_stx_h       = op_func == 6'b001110 && op_def == 6'b000001 && op_sa == 5'b01000;op_stx_h190,16080
wire op_stx_w       = op_func == 6'b001110 && op_def == 6'b000001 && op_sa == 5'b10000;op_stx_w191,16169
wire op_stx_d       = op_func == 6'b001110 && op_def == 6'b000001 && op_sa == 5'b11000;op_stx_d192,16258
wire op_ldx_bu      = op_func == 6'b001110 && op_def == 6'b000010 && op_sa == 5'b00000;op_ldx_bu193,16347
wire op_ldx_hu      = op_func == 6'b001110 && op_def == 6'b000010 && op_sa == 5'b01000;op_ldx_hu194,16436
wire op_ldx_wu      = op_func == 6'b001110 && op_def == 6'b000010 && op_sa == 5'b10000;op_ldx_wu195,16525
wire op_preldx      = op_func == 6'b001110 && op_def == 6'b000010 && op_sa == 5'b11000;op_preldx196,16614
wire op_amswap_w    = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b00000;op_amswap_w197,16703
wire op_amswap_d    = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b00001;op_amswap_d198,16792
wire op_amadd_w     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b00010;op_amadd_w199,16881
wire op_amadd_d     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b00011;op_amadd_d200,16970
wire op_amand_w     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b00100;op_amand_w201,17059
wire op_amand_d     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b00101;op_amand_d202,17148
wire op_amor_w      = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b00110;op_amor_w203,17237
wire op_amor_d      = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b00111;op_amor_d204,17326
wire op_amxor_w     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b01000;op_amxor_w205,17415
wire op_amxor_d     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b01001;op_amxor_d206,17504
wire op_ammax_w     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b01010;op_ammax_w207,17593
wire op_ammax_d     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b01011;op_ammax_d208,17682
wire op_ammin_w     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b01100;op_ammin_w209,17771
wire op_ammin_d     = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b01101;op_ammin_d210,17860
wire op_ammax_wu    = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b01110;op_ammax_wu211,17949
wire op_ammax_du    = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b01111;op_ammax_du212,18038
wire op_ammin_wu    = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b10000;op_ammin_wu213,18127
wire op_ammin_du    = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b10001;op_ammin_du214,18216
wire op_amswap_db_w = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b10010;op_amswap_db_w215,18305
wire op_amswap_db_d = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b10011;op_amswap_db_d216,18394
wire op_amadd_db_w  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b10100;op_amadd_db_w217,18483
wire op_amadd_db_d  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b10101;op_amadd_db_d218,18572
wire op_amand_db_w  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b10110;op_amand_db_w219,18661
wire op_amand_db_d  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b10111;op_amand_db_d220,18750
wire op_amor_db_w   = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b11000;op_amor_db_w221,18839
wire op_amor_db_d   = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b11001;op_amor_db_d222,18928
wire op_amxor_db_w  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b11010;op_amxor_db_w223,19017
wire op_amxor_db_d  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b11011;op_amxor_db_d224,19106
wire op_ammax_db_w  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b11100;op_ammax_db_w225,19195
wire op_ammax_db_d  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b11101;op_ammax_db_d226,19284
wire op_ammin_db_w  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b11110;op_ammin_db_w227,19373
wire op_ammin_db_d  = op_func == 6'b001110 && op_def == 6'b000110 && op_sa == 5'b11111;op_ammin_db_d228,19462
wire op_ammax_db_wu = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b00000;op_ammax_db_wu229,19551
wire op_ammax_db_du = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b00001;op_ammax_db_du230,19640
wire op_ammin_db_wu = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b00010;op_ammin_db_wu231,19729
wire op_ammin_db_du = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b00011;op_ammin_db_du232,19818
wire op_dbar        = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b00100;op_dbar233,19907
wire op_ibar        = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b00101;op_ibar234,19996
wire op_ldgt_b      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b10000;op_ldgt_b235,20085
wire op_ldgt_h      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b10001;op_ldgt_h236,20174
wire op_ldgt_w      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b10010;op_ldgt_w237,20263
wire op_ldgt_d      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b10011;op_ldgt_d238,20352
wire op_ldle_b      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b10100;op_ldle_b239,20441
wire op_ldle_h      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b10101;op_ldle_h240,20530
wire op_ldle_w      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b10110;op_ldle_w241,20619
wire op_ldle_d      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b10111;op_ldle_d242,20708
wire op_stgt_b      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b11000;op_stgt_b243,20797
wire op_stgt_h      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b11001;op_stgt_h244,20886
wire op_stgt_w      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b11010;op_stgt_w245,20975
wire op_stgt_d      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b11011;op_stgt_d246,21064
wire op_stle_b      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b11100;op_stle_b247,21153
wire op_stle_h      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b11101;op_stle_h248,21242
wire op_stle_w      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b11110;op_stle_w249,21331
wire op_stle_d      = op_func == 6'b001110 && op_def == 6'b000111 && op_sa == 5'b11111;op_stle_d250,21420
wire op_beqz       = op_func == 6'b010000;op_beqz253,21521
wire op_bnez       = op_func == 6'b010001;op_bnez254,21565
wire op_bceqz      = op_func == 6'b010010 && op_rj[4:3] == 2'b00;op_bceqz255,21609
wire op_bcnez      = op_func == 6'b010010 && op_rj[4:3] == 2'b01;op_bcnez256,21676
wire op_jiscr0     = op_func == 6'b010010 && op_rj == 5'b10000;op_jiscr0257,21743
wire op_jiscr1     = op_func == 6'b010010 && op_rj == 5'b11000;op_jiscr1258,21808
wire op_jirl       = op_func == 6'b010011;op_jirl259,21873
wire op_b          = op_func == 6'b010100;op_b260,21917
wire op_bl         = op_func == 6'b010101;op_bl261,21961
wire op_beq        = op_func == 6'b010110;op_beq262,22005
wire op_bne        = op_func == 6'b010111;op_bne263,22049
wire op_blt        = op_func == 6'b011000;op_blt264,22093
wire op_bge        = op_func == 6'b011001;op_bge265,22137
wire op_bltu       = op_func == 6'b011010;op_bltu266,22181
wire op_bgeu       = op_func == 6'b011011;op_bgeu267,22225
wire op_fld_s      = op_func == 6'b001010 && op_def[5:2] == 4'b1100;op_fld_s271,22289
wire op_fst_s      = op_func == 6'b001010 && op_def[5:2] == 4'b1101;op_fst_s272,22359
wire op_fld_d      = op_func == 6'b001010 && op_def[5:2] == 4'b1110;op_fld_d273,22429
wire op_fst_d      = op_func == 6'b001010 && op_def[5:2] == 4'b1111;op_fst_d274,22499
wire op_fadd_s       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b00001;op_fadd_s277,22578
wire op_fadd_d       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b00010;op_fadd_d278,22668
wire op_fsub_s       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b00101;op_fsub_s279,22758
wire op_fsub_d       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b00110;op_fsub_d280,22848
wire op_fmul_s       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b01001;op_fmul_s281,22938
wire op_fmul_d       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b01010;op_fmul_d282,23028
wire op_fdiv_s       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b01101;op_fdiv_s283,23118
wire op_fdiv_d       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b01110;op_fdiv_d284,23208
wire op_fmax_s       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b10001;op_fmax_s285,23298
wire op_fmax_d       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b10010;op_fmax_d286,23388
wire op_fmin_s       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b10101;op_fmin_s287,23478
wire op_fmin_d       = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b10110;op_fmin_d288,23568
wire op_fmaxa_s      = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b11001;op_fmaxa_s289,23658
wire op_fmaxa_d      = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b11010;op_fmaxa_d290,23748
wire op_fmina_s      = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b11101;op_fmina_s291,23838
wire op_fmina_d      = op_func == 6'b000000 && op_def == 6'b010000 && op_sa == 5'b11110;op_fmina_d292,23928
wire op_fscaleb_s    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b00001;op_fscaleb_s293,24018
wire op_fscaleb_d    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b00010;op_fscaleb_d294,24108
wire op_fcopysign_s  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b00101;op_fcopysign_s295,24198
wire op_fcopysign_d  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b00110;op_fcopysign_d296,24288
wire op_fabs_s       = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b00001;op_fabs_s297,24378
wire op_fabs_d       = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b00010;op_fabs_d298,24489
wire op_neg_s        = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b00101;op_neg_s299,24600
wire op_neg_d        = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b00110;op_neg_d300,24711
wire op_flogb_s      = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b01001;op_flogb_s301,24822
wire op_flogb_d      = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b01010;op_flogb_d302,24933
wire op_fclass_s     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b01101;op_fclass_s303,25044
wire op_fclass_d     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b01110;op_fclass_d304,25155
wire op_fsqrt_s      = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b10001;op_fsqrt_s305,25266
wire op_fsqrt_d      = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b10010;op_fsqrt_d306,25377
wire op_frecip_s     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b10101;op_frecip_s307,25488
wire op_frecip_d     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b10110;op_frecip_d308,25599
wire op_frsqrt_s     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b11001;op_frsqrt_s309,25710
wire op_frsqrt_d     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01000 && op_rk == 5'b11010;op_frsqrt_d310,25821
wire op_fmov_s       = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b00101;op_fmov_s311,25932
wire op_fmov_d       = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b00110;op_fmov_d312,26043
wire op_movgr2fr_w   = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b01001;op_movgr2fr_w313,26154
wire op_movgr2fr_d   = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b01010;op_movgr2fr_d314,26265
wire op_movgr2frh_w  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b01011;op_movgr2frh_w315,26376
wire op_movfr2gr_s   = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b01101;op_movfr2gr_s316,26487
wire op_movfr2gr_d   = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b01110;op_movfr2gr_d317,26598
wire op_movfrh2gr_s  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b01111;op_movfrh2gr_s318,26709
wire op_movgr2fcsr   = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b10000;op_movgr2fcsr319,26820
wire op_movfcsr2gr   = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b10010;op_movfcsr2gr320,26931
wire op_movfr2cf     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b10100 && op_rd[4:3] == 2'b0;op_movfr2cf321,27042
wire op_movcf2fr     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b10101 && op_rj[4:3] == 2'b0;op_movcf2fr322,27175
wire op_movgr2cf     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b10110 && op_rd[4:3] == 2'b0;op_movgr2cf323,27308
wire op_movcf2gr     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b01001 && op_rk == 5'b10111 && op_rj[4:3] == 2'b0;op_movcf2gr324,27441
wire op_fcvt_s_d     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10010 && op_rk == 5'b00110;op_fcvt_s_d325,27574
wire op_fcvt_d_s     = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10010 && op_rk == 5'b01001;op_fcvt_d_s326,27685
wire op_ftintrm_w_s  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10100 && op_rk == 5'b00001;op_ftintrm_w_s327,27796
wire op_ftintrm_w_d  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10100 && op_rk == 5'b00010;op_ftintrm_w_d328,27907
wire op_ftintrm_l_s  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10100 && op_rk == 5'b01001;op_ftintrm_l_s329,28018
wire op_ftintrm_l_d  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10100 && op_rk == 5'b01010;op_ftintrm_l_d330,28129
wire op_ftintrp_w_s  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10100 && op_rk == 5'b10001;op_ftintrp_w_s331,28240
wire op_ftintrp_w_d  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10100 && op_rk == 5'b10010;op_ftintrp_w_d332,28351
wire op_ftintrp_l_s  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10100 && op_rk == 5'b11001;op_ftintrp_l_s333,28462
wire op_ftintrp_l_d  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10100 && op_rk == 5'b11010;op_ftintrp_l_d334,28573
wire op_ftintrz_w_s  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10101 && op_rk == 5'b00001;op_ftintrz_w_s335,28684
wire op_ftintrz_w_d  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10101 && op_rk == 5'b00010;op_ftintrz_w_d336,28795
wire op_ftintrz_l_s  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10101 && op_rk == 5'b01001;op_ftintrz_l_s337,28906
wire op_ftintrz_l_d  = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10101 && op_rk == 5'b01010;op_ftintrz_l_d338,29017
wire op_ftintrne_w_s = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10101 && op_rk == 5'b10001;op_ftintrne_w_s339,29128
wire op_ftintrne_w_d = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10101 && op_rk == 5'b10010;op_ftintrne_w_d340,29239
wire op_ftintrne_l_s = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10101 && op_rk == 5'b11001;op_ftintrne_l_s341,29350
wire op_ftintrne_l_d = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10101 && op_rk == 5'b11010;op_ftintrne_l_d342,29461
wire op_ftint_w_s    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10110 && op_rk == 5'b00001;op_ftint_w_s343,29572
wire op_ftint_w_d    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10110 && op_rk == 5'b00010;op_ftint_w_d344,29683
wire op_ftint_l_s    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10110 && op_rk == 5'b01001;op_ftint_l_s345,29794
wire op_ftint_l_d    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b10110 && op_rk == 5'b01010;op_ftint_l_d346,29905
wire op_ffint_s_w    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b11010 && op_rk == 5'b00100;op_ffint_s_w347,30016
wire op_ffint_s_l    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b11010 && op_rk == 5'b00110;op_ffint_s_l348,30127
wire op_ffint_d_w    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b11010 && op_rk == 5'b01000;op_ffint_d_w349,30238
wire op_ffint_d_l    = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b11010 && op_rk == 5'b01010;op_ffint_d_l350,30349
wire op_frint_s      = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b11100 && op_rk == 5'b10001;op_frint_s351,30460
wire op_frint_d      = op_func == 6'b000000 && op_def == 6'b010001 && op_sa == 5'b11100 && op_rk == 5'b10010;op_frint_d352,30571
wire op_fmadd_s     = op_func == 6'b000010 && op_def == 6'b000001;op_fmadd_s355,30697
wire op_fmadd_d     = op_func == 6'b000010 && op_def == 6'b000010;op_fmadd_d356,30765
wire op_fmsub_s     = op_func == 6'b000010 && op_def == 6'b000101;op_fmsub_s357,30833
wire op_fmsub_d     = op_func == 6'b000010 && op_def == 6'b000110;op_fmsub_d358,30901
wire op_fnmadd_s    = op_func == 6'b000010 && op_def == 6'b001001;op_fnmadd_s359,30969
wire op_fnmadd_d    = op_func == 6'b000010 && op_def == 6'b001010;op_fnmadd_d360,31037
wire op_fnmsub_s    = op_func == 6'b000010 && op_def == 6'b001101;op_fnmsub_s361,31105
wire op_fnmsub_d    = op_func == 6'b000010 && op_def == 6'b001110;op_fnmsub_d362,31173
wire op_fcmp_cond_s = op_func == 6'b000011 && op_def == 6'b000001 && op_rd[4:3] == 2'b00;op_fcmp_cond_s363,31241
wire op_fcmp_cond_d = op_func == 6'b000011 && op_def == 6'b000010 && op_rd[4:3] == 2'b00;op_fcmp_cond_d364,31332
wire op_fsel        = op_func == 6'b000011 && op_def == 6'b010000 && op_sa[4:3] == 2'b00;op_fsel365,31423
wire rd2rj = op_lu32i_d;rd2rj369,31537
wire gr_wen = op_clo_w || op_clz_w || op_cto_w || op_ctz_w  || op_clo_d  || op_clz_d || op_cto_d || op_ctz_d || op_revb_2h || op_revb_4h || op_revb_2w || op_revb_d || gr_wen371,31565
wire rj_read = op_clo_w || op_clz_w || op_cto_w || op_ctz_w  || op_clo_d  || op_clz_d || op_cto_d || op_ctz_d || op_revb_2h || op_revb_4h || op_revb_2w || op_revb_d || rj_read390,33890
wire rk_read = op_asrtle_d || op_asrtgt_d || op_alsl_w || op_alsl_wu || op_bytepick_w || op_bytepick_d || op_add_w || op_add_d || op_sub_w || rk_read416,37168
wire rd_write = op_clo_w || op_clz_w || op_cto_w || op_ctz_w  || op_clo_d  || op_clz_d || op_cto_d || op_ctz_d || op_revb_2h || op_revb_4h || op_revb_2w || op_revb_d || rd_write431,39055
  wire mul_related = op_mul_d || op_mul_w || op_mulh_d || op_mulh_du || op_mulh_w || op_mulh_wu || op_mulw_d_w || op_mulw_d_w || op_mulw_d_wu;mul_related454,42049
  wire div_related = op_div_d || op_div_du || op_div_w || op_div_wu || op_mod_d || op_mod_du || op_mod_w || op_mod_wu;div_related456,42197
  wire high_target = op_mulh_d || op_mulh_du || op_mulh_w || op_mulh_wu || op_div_d || op_div_du || op_div_w || op_div_wu || //mul divhigh_target458,42319
  wire double_word =  op_clo_d || op_clz_d || op_cto_d || op_ctz_d || op_revb_d || op_revh_d || op_bitrev_d || op_rdtime_d || double_word463,42673
  wire rd_read = op_jirl || op_beq || op_bne || op_blt || op_bge || op_bltu || op_bgeu ||rd_read474,43676
  wire i5 = op_slli_w || op_srli_w || op_srai_w || op_rotri_w || op_slli_d || op_srli_d || op_srai_d || op_rotri_d;i5487,45021
  wire i12 = op_slti || op_sltui || op_addi_w || op_addi_d || op_lu52i_d || op_andi || op_ori || op_xori || // immi12491,45211
  wire i14 = op_ll_w || op_sc_w || op_ll_d || op_sc_d || op_ldptr_w || op_stptr_w || op_ldptr_d || op_stptr_d;i14496,45550
  wire i16 = op_addu16i_d;i16498,45664
  wire i20 = op_lu12i_w || op_lu32i_d || op_pcaddi || op_pcalau12i || op_pcaddu12i || op_pcaddu18i;i20500,45694
  wire lui = op_lu12i_w;//op_lu52i_d || op_lu32i_d;lui502,45797
  wire unsign = op_mulh_du || op_mulh_wu || op_mulw_d_wu || op_div_du || op_div_wu || op_mod_du || op_mod_wu || unsign504,45852
  wire lsu_related =op_ll_w || op_sc_w || op_ll_d || op_sc_d || op_ldptr_w || op_stptr_w || op_ldptr_d || op_stptr_d || op_ld_b || op_ld_h || op_ld_w || op_ld_d || op_st_b || lsu_related509,46249
  wire bru_related = op_beqz || op_bnez || op_bceqz || op_bcnez || op_jiscr0 || op_jiscr1 || op_jirl || op_b || op_bl || op_beq || op_bne || op_blt || op_bge ||bru_related522,48031
  wire csr_related = op_csrrd || op_csrwr || op_csrxchg || op_cpucfg || op_rdtime_d || op_rdtimeh_w || op_rdtimel_w;csr_related525,48237
  wire csr_write = op_csrwr || op_csrxchg;csr_write527,48357
  wire csr_read = op_csrrd || csr_write;csr_read529,48403
  wire csr_xchg = op_csrxchg;csr_xchg531,48447
  wire cache_related = op_cache;cache_related533,48480
  wire tlb_related = op_tlbflush  || op_tlbinv  || op_tlbp  || op_tlbr  || op_tlbwi  || op_tlbwr ||tlb_related535,48516
  wire pc_related = op_pcaddi || op_pcaddu12i || op_pcaddu18i || op_pcalau12i;pc_related539,48753
  wire lsu_st = op_sc_w || op_sc_d || op_stptr_w || op_stptr_d || op_st_b || op_st_h || op_st_w || op_st_d || op_stx_b || op_stx_h || op_stx_w || op_stx_d || lsu_st541,48835
  wire [`LSOC1K_LSU_CODE_BIT-1:0] lsu_code = op_ld_b                 ? `LSOC1K_LSU_LD_B      :lsu_code550,49855
  wire [`LSOC1K_MDU_CODE_BIT-1:0] mdu_code = op_mul_w     ? `LSOC1K_MDU_MUL_W     :mdu_code605,54947
  wire [`LSOC1K_ALU_CODE_BIT-1:0] alu_code = (op_add_w || op_add_d || op_addi_w || op_addi_d || op_addu16i_d || op_pcaddi || alu_code622,56309
wire [`LSOC1K_BRU_CODE_BIT-1:0] bru_code = (op_beqz || op_bceqz) ? `LSOC1K_BRU_EQZ :bru_code658,59527
wire [`LSOC1K_TLB_CODE_BIT-1:0] tlb_code = op_tlbflush  ? `LSOC1K_TLB_TLBFLUSH  :tlb_code670,60366
wire sa = op_alsl_d || op_bytepick_d || op_bytepick_w || op_alsl_w || op_alsl_wu;sa685,61531
wire msbd = op_bstrins_w || op_bstrpick_d || op_bstrins_d || op_bstrpick_w;msbd687,61616
wire cpucfg = op_cpucfg;cpucfg689,61695
wire syscall = op_syscall;syscall691,61723
wire eret = op_eret;eret693,61753
wire rdtime = op_rdtimel_w || op_rdtimeh_w || op_rdtime_d;rdtime695,61777
wire [2:0] imm_shift =  (op_pcaddi || op_ll_d || op_ll_w || op_sc_d || op_sc_w || op_ldptr_d || imm_shift697,61839
wire triple_read = op_stx_b || op_stx_d || op_stx_h || op_stx_w || op_stgt_b || op_stgt_h || op_stgt_w || op_stgt_d || op_stle_b || op_stle_h || op_stle_w || op_stle_d;triple_read706,62464
wire double_read = op_preldx || op_ldx_b || op_ldx_h || op_ldx_w || op_ldx_d || op_ldx_bu || op_ldx_hu || op_ldx_wu || op_ldgt_b || op_ldgt_h || op_ldgt_w || op_ldgt_d || op_ldle_b || op_ldle_h || op_ldle_w || op_ldle_d ||double_read707,62634
wire float    = op_fmadd_s || op_fmadd_d || op_fmsub_s || op_fld_d || op_fst_d || float714,63515
wire fr_wen   = op_fmadd_s || op_fmadd_d || op_fmsub_s || op_fld_d ||fr_wen720,63932
wire fk_read  = op_fadd_s || op_fadd_d || op_fsub_s;fk_read724,64152
wire fj_read  = op_fadd_s || op_fadd_d || op_fsub_s || op_movfr2gr_s || op_movfr2gr_d || op_movfrh2gr_s || op_movfr2cf;fj_read726,64208
wire fd_write = op_fadd_s || op_fadd_d || op_fsub_s || op_movgr2fr_w || op_movgr2fr_d || op_movgr2frh_w || op_movcf2fr;fd_write728,64331
wire ff_exchange = op_movgr2fr_w || op_movgr2fr_d || op_movgr2frh_w || op_movfr2gr_s || op_movfr2gr_d || op_movfrh2gr_s;ff_exchange730,64454
wire valid = op_clo_w     || op_clz_w     || op_cto_w     || op_ctz_w     || op_clo_d     || op_clz_d     || op_cto_d     || op_ctz_d     ||valid738,64829
wire valid = op_rdtimel_w || op_rdtimeh_w || op_add_w     || op_sub_w   || op_slt    || op_sltu    || op_nor    || op_and     || op_or      || op_xor     || valid788,71443

div.v,1051
module div(div2,34
    input div_clk, resetn,div_clk3,46
    input div_clk, resetn,resetn3,46
    input div,input4,73
    input div_signed,div_signed5,88
    input div_mod,input6,110
    input [31:0] x, y,x7,129
    input [31:0] x, y,y7,129
    output reg [31:0] result,output8,152
    output div_readydiv_ready9,182
wire complete;complete12,211
reg [32:0] UnsignS;UnsignS14,227
reg [32:0] UnsignR;UnsignR15,247
reg [32:0] tmp_r;tmp_r16,267
reg [7:0] count;count17,285
wire [32:0] tmp_d;tmp_d18,302
wire [32:0] result_r;result_r19,321
wire [32:0] UnsignX, UnsignY;UnsignX20,343
wire [32:0] UnsignX, UnsignY;UnsignY20,343
reg  div_signed_buffer;div_signed_buffer22,374
reg  x_31_buffer;x_31_buffer23,398
reg  y_31_buffer;y_31_buffer24,416
wire real_div_signed;real_div_signed25,434
wire real_x_31;real_x_3126,456
wire real_y_31;real_y_3127,472
wire complete_delay;complete_delay28,488
wire real_complete;real_complete29,509
wire [32:0] TmpS, TmpR;TmpS81,2100
wire [32:0] TmpS, TmpR;TmpR81,2100

ex1_stage.v,24093
module ex1_stage(ex1_stage5,49
    input               clk,clk6,68
    input               resetn,input7,98
    input               exception,exception10,161
    input               eret,input11,197
    output [`GRLEN-1:0] lsu_badvaddr,lsu_badvaddr12,228
    input               bru_cancel_ex2,input13,267
    input               bru_port_ex2,bru_port_ex214,308
    input               bru_ignore_ex2,input15,347
    input               bru_cancel_all_ex2,bru_cancel_all_ex216,388
    input               wb_cancel,input17,433
    input [`LSOC1K_CSR_OUTPUT_BIT-1:0] csr_output,csr_output18,469
    output                ex1_allow_in,output20,537
    input                 ex1_port0_valid,ex1_port0_valid22,592
    input [`GRLEN-1:0]    ex1_port0_pc,input23,636
    input [31:0]          ex1_port0_inst,ex1_port0_inst24,677
    input [`EX_SR-1 : 0]  ex1_port0_src,input25,720
    input [4 :0]          ex1_port0_rf_target,ex1_port0_rf_target26,762
    input                 ex1_port0_rf_wen,input27,810
    input                 ex1_port0_ll,ex1_port0_ll28,855
    input                 ex1_port0_sc,input29,896
    input                 ex1_port0_type,ex1_port0_type30,937
    input                 ex1_port1_valid,input33,1047
    input [`GRLEN-1:0]    ex1_port1_pc,ex1_port1_pc34,1091
    input [31:0]          ex1_port1_inst,input35,1132
    input [`EX_SR-1 : 0]  ex1_port1_src,ex1_port1_src36,1175
    input [4 :0]          ex1_port1_rf_target,input37,1217
    input                 ex1_port1_rf_wen,ex1_port1_rf_wen38,1265
    input                 ex1_port1_ll,input39,1310
    input                 ex1_port1_sc,ex1_port1_sc40,1351
    input                 ex1_port1_type,input41,1392
    input                 ex1_port2_type,ex1_port2_type44,1501
    input                       ex2_allow_in,input46,1561
    output                      ex2_port0_valid,ex2_port0_valid48,1622
    output reg [`EX_SR-1 : 0]   ex2_port0_src,output49,1672
    output reg [31:0]           ex2_port0_inst,reg50,1720
    output reg [`GRLEN-1:0]     ex2_port0_pc,reg51,1769
    output reg [4:0]            ex2_port0_rf_target,reg52,1816
    output reg                  ex2_port0_rf_wen,reg53,1870
    output reg                  ex2_port0_ll,reg54,1921
    output reg                  ex2_port0_sc,reg55,1968
    output reg                  ex2_port0_type,reg56,2015
    output                      ex2_port1_valid,ex2_port1_valid59,2137
    output reg [`EX_SR-1 : 0]   ex2_port1_src,output60,2187
    output reg [31:0]           ex2_port1_inst,reg61,2235
    output reg [`GRLEN-1:0]     ex2_port1_pc,reg62,2284
    output reg [4:0]            ex2_port1_rf_target,reg63,2331
    output reg                  ex2_port1_rf_wen,reg64,2385
    output reg                  ex2_port1_ll,reg65,2436
    output reg                  ex2_port1_sc,reg66,2483
    output reg                  ex2_port1_type,reg67,2530
    output reg                  ex2_port2_type,reg70,2651
    input [`GRLEN-1:0]          ex1_lsu_fw_data,ex1_lsu_fw_data72,2711
    input                       ex1_rdata0_0_lsu_fw,input73,2761
    input                       ex1_rdata0_1_lsu_fw,ex1_rdata0_1_lsu_fw74,2815
    input                       ex1_rdata1_0_lsu_fw,input75,2869
    input                       ex1_rdata1_1_lsu_fw,ex1_rdata1_1_lsu_fw76,2923
    input                       ex1_port0_a_lsu_fw,input77,2977
    input                       ex1_port0_b_lsu_fw,ex1_port0_b_lsu_fw78,3030
    input                       ex1_port1_a_lsu_fw,input79,3083
    input                       ex1_port1_b_lsu_fw,ex1_port1_b_lsu_fw80,3136
    input                       ex1_mdu_a_lsu_fw,input81,3189
    input                       ex1_mdu_b_lsu_fw,ex1_mdu_b_lsu_fw82,3240
    input                       ex1_bru_a_lsu_fw,input83,3291
    input                       ex1_bru_b_lsu_fw,ex1_bru_b_lsu_fw84,3342
    input                       ex1_lsu_base_lsu_fw,input85,3393
    input                       ex1_lsu_offset_lsu_fw,ex1_lsu_offset_lsu_fw86,3447
    input                       ex1_lsu_wdata_lsu_fw,input87,3503
    output reg [`GRLEN-1:0]     ex2_lsu_fw_data,reg89,3560
    output reg                  ex2_rdata0_0_lsu_fw,reg90,3610
    output reg                  ex2_rdata0_1_lsu_fw,reg91,3664
    output reg                  ex2_rdata1_0_lsu_fw,reg92,3718
    output reg                  ex2_rdata1_1_lsu_fw,reg93,3772
    output reg                  ex2_bru_a_lsu_fw,reg94,3826
    output reg                  ex2_bru_b_lsu_fw,reg95,3877
    input [`GRLEN-1:0]                    ex1_port0_a,ex1_port0_a97,3940
    input [`GRLEN-1:0]                    ex1_port0_b,input98,3996
    input [`LSOC1K_ALU_CODE_BIT-1:0]      ex1_port0_op,ex1_port0_op99,4052
    input [`GRLEN-1:0]                    ex1_port0_c, input100,4109
    input                                 ex1_port0_a_ignore,ex1_port0_a_ignore101,4166
    input                                 ex1_port0_b_ignore,input102,4229
    input                                 ex1_port0_b_get_a,ex1_port0_b_get_a103,4292
    input                                 ex1_port0_double,input104,4354
    output reg [`GRLEN-1:0]               ex2_port0_a,reg105,4415
    output reg [`GRLEN-1:0]               ex2_port0_b,reg106,4471
    output reg [`LSOC1K_ALU_CODE_BIT-1:0] ex2_port0_op,reg107,4527
    output reg [`GRLEN-1:0]               ex2_port0_c,reg108,4584
    output reg                            ex2_port0_double,reg109,4640
    output [`GRLEN-1:0]                   ex1_alu0_res,ex1_alu0_res110,4701
    input [`GRLEN-1:0]                    ex1_port1_a,input112,4770
    input [`GRLEN-1:0]                    ex1_port1_b,ex1_port1_b113,4826
    input [`LSOC1K_ALU_CODE_BIT-1:0]      ex1_port1_op,input114,4882
    input [`GRLEN-1:0]                    ex1_port1_c,ex1_port1_c115,4939
    input                                 ex1_port1_a_ignore,input116,4995
    input                                 ex1_port1_b_ignore,ex1_port1_b_ignore117,5058
    input                                 ex1_port1_b_get_a,input118,5121
    input                                 ex1_port1_double,ex1_port1_double119,5183
    output reg [`GRLEN-1:0]               ex2_port1_a,output120,5244
    output reg [`GRLEN-1:0]               ex2_port1_b,reg121,5300
    output reg [`LSOC1K_ALU_CODE_BIT-1:0] ex2_port1_op,reg122,5356
    output reg [`GRLEN-1:0]               ex2_port1_c,reg123,5413
    output reg                            ex2_port1_double,reg124,5469
    output [`GRLEN-1:0]                   ex1_alu1_res,ex1_alu1_res125,5530
    input [`LSOC1K_MDU_CODE_BIT-1:0]      ex1_mdu_op,input127,5598
    input [`GRLEN-1:0]                    ex1_mdu_a,ex1_mdu_a128,5653
    input [`GRLEN-1:0]                    ex1_mdu_b,input129,5707
    output reg [`LSOC1K_MDU_CODE_BIT-1:0] ex2_mdu_op,reg130,5761
    output reg [`GRLEN-1:0]               ex2_mdu_a,reg131,5816
    output reg [`GRLEN-1:0]               ex2_mdu_b,reg132,5870
    output                                mul_valid,mul_valid134,5926
    output [`GRLEN-1:0]                   mul_a,output135,5980
    output [`GRLEN-1:0]                   mul_b,mul_b136,6030
    output                                mul_signed,output137,6080
    output                                mul_double,mul_double138,6135
    output                                mul_hi,output139,6190
    output                                mul_short,mul_short140,6241
    output                                div_valid,output142,6297
    output [`GRLEN-1:0]                   div_a,div_a143,6351
    output [`GRLEN-1:0]                   div_b,output144,6401
    output                                div_signed,div_signed145,6451
    output                                div_double,output146,6506
    output                                div_mod,div_mod147,6561
    input [`GRLEN-1:0]                    ex2_mul_res,input149,6615
    input [`GRLEN-1:0]                    ex2_div_res,ex2_div_res150,6671
    input                                 ex1_mul_ready,input151,6727
    input                                 ex1_div_ready,ex1_div_ready152,6785
    input                                 ex1_bru_delay,input154,6857
    input [`LSOC1K_BRU_CODE_BIT-1:0]      ex1_bru_op,ex1_bru_op155,6915
    input [`GRLEN-1:0]                    ex1_bru_a,input156,6970
    input [`GRLEN-1:0]                    ex1_bru_b,ex1_bru_b157,7024
    input [`GRLEN-1:0]                    ex1_bru_offset,input158,7078
    input                                 ex1_bru_br_taken,ex1_bru_br_taken159,7137
    input [`GRLEN-1:0]                    ex1_bru_br_target,input160,7198
    input [`LSOC1K_PRU_HINT:0]            ex1_bru_hint,ex1_bru_hint161,7260
    input                                 ex1_bru_link,input162,7317
    input                                 ex1_bru_jrra,ex1_bru_jrra163,7374
    input                                 ex1_bru_brop,input164,7431
    input                                 ex1_bru_jrop,ex1_bru_jrop165,7488
    input [`GRLEN-1:0]                    ex1_bru_pc,input166,7545
    input [2:0]                           ex1_bru_port,ex1_bru_port167,7600
    input                                 ex1_branch_valid,input168,7657
    output reg                            ex2_bru_delay,reg170,7720
    output reg [`LSOC1K_BRU_CODE_BIT-1:0] ex2_bru_op,reg171,7778
    output reg [`GRLEN-1:0]               ex2_bru_a,reg172,7833
    output reg [`GRLEN-1:0]               ex2_bru_b,reg173,7887
    output reg [`GRLEN-1:0]               ex2_bru_br_target,reg174,7941
    output reg [`GRLEN-1:0]               ex2_bru_offset,reg175,8003
    output reg                            ex2_bru_br_taken,reg176,8062
    output reg [`LSOC1K_PRU_HINT:0]       ex2_bru_hint,reg177,8123
    output reg [`GRLEN-1:0]               ex2_bru_link_pc,reg178,8180
    output reg                            ex2_bru_link,reg179,8240
    output reg                            ex2_bru_jrra,reg180,8297
    output reg                            ex2_bru_jrop,reg181,8354
    output reg                            ex2_bru_brop,reg182,8411
    output reg                            ex2_bru_valid,reg183,8468
    output reg [`GRLEN-1:0]               ex2_bru_pc,reg184,8526
    output reg [ 2:0]                     ex2_bru_port,reg185,8581
    output [`GRLEN-1:0]         bru_target,bru_target187,8640
    output [`GRLEN-1:0]         bru_pc,output188,8685
    output                      bru_cancel,bru_cancel189,8726
    output                      bru_port,output190,8771
    output                      bru_ignore,bru_ignore191,8814
    output                      bru_cancel_all,output192,8859
    output                      bru_valid,bru_valid193,8908
    output [`LSOC1K_PRU_HINT:0] bru_hint,output194,8952
    output                      bru_sign,bru_sign195,8995
    output                      bru_taken,output196,9038
    output                      bru_brop,bru_brop197,9082
    output                      bru_jrop,output198,9125
    output                      bru_jrra,bru_jrra199,9168
    output                      bru_link,output200,9211
    output [`GRLEN-1:0]         bru_link_pc,bru_link_pc201,9254
    output                      bru_delay,output202,9300
    input   [`LSOC1K_LSU_CODE_BIT-1:0]     ex1_lsu_op, ex1_lsu_op204,9355
    input   [`GRLEN-1:0]                   ex1_lsu_base,input205,9412
    input   [`GRLEN-1:0]                   ex1_lsu_offset,ex1_lsu_offset206,9470
    input   [`GRLEN-1:0]                   ex1_lsu_wdata,input207,9530
    output reg [2:0]                       ex2_lsu_shift,reg208,9589
    output reg [`LSOC1K_LSU_CODE_BIT-1:0]  ex2_lsu_op, reg209,9648
    output reg [`GRLEN-1:0]                ex2_lsu_wdata,reg210,9705
    output reg                             ex2_lsu_recv,reg211,9764
    output reg                             ex2_lsu_adem,reg212,9822
    output reg                             ex2_lsu_ale,reg213,9880
    input [`GRLEN-1:0]                     ex1_none0_result,ex1_none0_result215,9950
    input                                  ex1_none0_exception,input216,10012
    input [`LSOC1K_CSR_BIT -1:0]           ex1_none0_csr_addr,ex1_none0_csr_addr217,10077
    input [5 :0]                           ex1_none0_exccode,input218,10141
    input [`GRLEN-1:0]                     ex1_none0_csr_a,ex1_none0_csr_a219,10204
    input [`GRLEN-1:0]                     ex1_none0_csr_result,input220,10265
    input [`LSOC1K_NONE_INFO_BIT-1:0]      ex1_none0_info,ex1_none0_info221,10331
    input [`LSOC1K_CSR_CODE_BIT-1:0]       ex1_none0_op, input222,10391
    output reg                             ex2_none0_exception,reg223,10450
    output reg [`GRLEN-1:0]                ex2_none0_result,reg224,10515
    output reg [`LSOC1K_CSR_BIT -1:0]      ex2_none0_csr_addr,reg225,10577
    output reg [`LSOC1K_CSR_CODE_BIT-1:0]  ex2_none0_op,reg226,10641
    output reg [5 :0]                      ex2_none0_exccode,reg227,10699
    output reg [`GRLEN-1:0]                ex2_none0_csr_result,reg228,10762
    output reg [`LSOC1K_NONE_INFO_BIT-1:0] ex2_none0_info,reg229,10828
    input [`GRLEN-1:0]                     ex1_none1_result,ex1_none1_result231,10901
    input                                  ex1_none1_exception,input232,10963
    input [`LSOC1K_CSR_BIT -1:0]           ex1_none1_csr_addr,ex1_none1_csr_addr233,11028
    input [5 :0]                           ex1_none1_exccode,input234,11092
    input [`GRLEN-1:0]                     ex1_none1_csr_a,ex1_none1_csr_a235,11155
    input [`GRLEN-1:0]                     ex1_none1_csr_result,input236,11216
    input [`LSOC1K_NONE_INFO_BIT-1:0]      ex1_none1_info,ex1_none1_info237,11282
    input [`LSOC1K_CSR_CODE_BIT-1:0]       ex1_none1_op, input238,11342
    output reg                             ex2_none1_exception,reg239,11401
    output reg [`GRLEN-1:0]                ex2_none1_result,reg240,11466
    output reg [`LSOC1K_CSR_BIT -1:0]      ex2_none1_csr_addr,reg241,11528
    output reg [`LSOC1K_CSR_CODE_BIT-1:0]  ex2_none1_op,reg242,11592
    output reg [5 :0]                      ex2_none1_exccode,reg243,11650
    output reg [`GRLEN-1:0]                ex2_none1_csr_result,reg244,11713
    output reg [`LSOC1K_NONE_INFO_BIT-1:0] ex2_none1_info,reg245,11779
    output              data_req,data_req247,11863
    output [`GRLEN-1:0] data_addr,output248,11898
    output              data_wr,data_wr249,11934
    `ifdef LA64`ifdef250,11968
    output [ 7:0]       data_wstrb,data_wstrb251,11985
    `elsif LA32`elsif252,12022
    output [ 3:0]       data_wstrb,data_wstrb253,12039
    `endif`endif254,12076
    output [`GRLEN-1:0] data_pc,data_pc256,12125
    output              data_cancel,output257,12159
    output              data_prefetch,data_prefetch258,12197
    output              data_ll,output259,12237
    output              data_sc,data_sc260,12271
    input               data_addr_ok,input261,12305
    output              tlb_req,tlb_req263,12365
    output [`LSOC1K_TLB_CODE_BIT-1:0] tlb_op,output264,12399
    input               tlb_recv,tlb_recv265,12446
    input               tlb_finish,input266,12481
    input [`GRLEN-1:0]  tlb_index,tlb_index267,12518
    input               data_exception,input269,12556
    input   [ 5:0]      data_excode,data_excode270,12597
    input   [`GRLEN-1:0]data_badvaddr,input271,12635
    output              cache_req,cache_req273,12677
    output [4:0]        cache_op,output274,12713
    input [4:0]         ex1_raddr0_0,ex1_raddr0_0276,12763
    input [4:0]         ex1_raddr0_1,input277,12802
    input [4:0]         ex1_raddr1_0,ex1_raddr1_0278,12841
    input [4:0]         ex1_raddr1_1,input279,12880
    input [4:0]         ex1_raddr2_0,ex1_raddr2_0280,12919
    input [4:0]         ex1_raddr2_1,input281,12958
    input [`GRLEN-1:0]  ex2_alu0_res,ex2_alu0_res283,12999
    input [`GRLEN-1:0]  ex2_alu1_res,input284,13038
    input [`GRLEN-1:0]  ex2_lsu_res,ex2_lsu_res285,13077
    input [`GRLEN-1:0]  ex2_none0_res,input286,13115
    input [`GRLEN-1:0]  ex2_none1_resex2_none1_res287,13155
wire rst = !resetn;rst291,13215
wire lsu_finish;lsu_finish292,13236
reg ex1_lsu_fw_his;ex1_lsu_fw_his293,13254
reg ex1_alu0_a_fw_his,ex1_alu0_b_fw_his,ex1_alu1_a_fw_his,ex1_alu1_b_fw_his;ex1_alu0_a_fw_his294,13275
reg ex1_alu0_a_fw_his,ex1_alu0_b_fw_his,ex1_alu1_a_fw_his,ex1_alu1_b_fw_his;ex1_alu0_b_fw_his294,13275
reg ex1_alu0_a_fw_his,ex1_alu0_b_fw_his,ex1_alu1_a_fw_his,ex1_alu1_b_fw_his;ex1_alu1_a_fw_his294,13275
reg ex1_alu0_a_fw_his,ex1_alu0_b_fw_his,ex1_alu1_a_fw_his,ex1_alu1_b_fw_his;ex1_alu1_b_fw_his294,13275
reg ex1_bru_a_fw_his,ex1_bru_b_fw_his;ex1_bru_a_fw_his295,13353
reg ex1_bru_a_fw_his,ex1_bru_b_fw_his;ex1_bru_b_fw_his295,13353
wire r1_1_w1_fw;r1_1_w1_fw297,13395
wire r1_2_w1_fw;r1_2_w1_fw298,13413
wire r1_1_w2_fw;r1_1_w2_fw299,13431
wire r1_2_w2_fw;r1_2_w2_fw300,13449
wire r2_1_w1_fw;r2_1_w1_fw301,13467
wire r2_2_w1_fw;r2_2_w1_fw302,13485
wire r2_1_w2_fw;r2_1_w2_fw303,13503
wire r2_2_w2_fw;r2_2_w2_fw304,13521
wire r3_1_w1_fw;r3_1_w1_fw305,13539
wire r3_2_w1_fw;r3_2_w1_fw306,13557
wire r3_1_w2_fw;r3_1_w2_fw307,13575
wire r3_2_w2_fw;r3_2_w2_fw308,13593
wire r1_1_fw;r1_1_fw310,13613
wire r1_2_fw;r1_2_fw311,13628
wire r2_1_fw;r2_1_fw312,13643
wire r2_2_fw;r2_2_fw313,13658
wire r3_1_fw;r3_1_fw314,13673
wire r3_2_fw;r3_2_fw315,13688
wire [`GRLEN-1:0] wdata1;wdata1317,13705
wire [`GRLEN-1:0] wdata2;wdata2318,13732
wire [`GRLEN-1:0] r1_1_fw_data;r1_1_fw_data319,13759
wire [`GRLEN-1:0] r1_2_fw_data;r1_2_fw_data320,13792
wire [`GRLEN-1:0] r2_1_fw_data;r2_1_fw_data321,13825
wire [`GRLEN-1:0] r2_2_fw_data;r2_2_fw_data322,13858
wire [`GRLEN-1:0] r3_1_fw_data;r3_1_fw_data323,13891
wire [`GRLEN-1:0] r3_2_fw_data;r3_2_fw_data324,13924
wire change;change326,13959
wire [`GRLEN-1:0] alu0_a = ex1_port0_a_lsu_fw ? ex1_lsu_fw_data : ex1_port0_a;alu0_a329,13983
wire [`GRLEN-1:0] alu0_b = ex1_port0_b_lsu_fw ? ex1_lsu_fw_data : ex1_port0_b;alu0_b330,14063
wire [`GRLEN-1:0] alu1_a = ex1_port1_a_lsu_fw ? ex1_lsu_fw_data : ex1_port1_a;alu1_a341,14403
wire [`GRLEN-1:0] alu1_b = ex1_port1_b_lsu_fw ? ex1_lsu_fw_data : ex1_port1_b;alu1_b342,14483
wire ex1_lsu_valid = (((ex1_port0_src == `EX_LSU) && ex1_port0_valid) || //port0 & port1 shareex1_lsu_valid389,16348
wire [`GRLEN-1:0] lsu_base = ex1_lsu_base_lsu_fw ? ex1_lsu_fw_data : ex1_lsu_base;lsu_base391,16553
wire [`GRLEN-1:0] lsu_offset = ex1_lsu_offset_lsu_fw ? ex1_lsu_fw_data : ex1_lsu_offset;lsu_offset392,16637
wire [`GRLEN-1:0] lsu_wdata = ex1_lsu_wdata_lsu_fw ? ex1_lsu_fw_data : ex1_lsu_wdata;lsu_wdata393,16727
wire lsu_ale      ;lsu_ale395,16915
wire lsu_adem;lsu_adem396,16936
wire lsu_recv;lsu_recv397,16952
wire align_need;align_need398,16968
reg first_trial;first_trial464,19411
wire port0_branch_valid  = ex1_port0_src == `EX_BRU && ex1_port0_valid;port0_branch_valid466,19431
wire port1_branch_valid  = ex1_port1_src == `EX_BRU && ex1_port1_valid;port1_branch_valid467,19504
wire branch_valid        = port0_branch_valid || port1_branch_valid || ex1_bru_port[0];branch_valid468,19577
wire port0_cancel_allow  = (ex1_port0_src == `EX_BRU && ex1_port0_valid) && !ex1_port0_type && !ex1_bru_delay;port0_cancel_allow469,19666
wire port1_cancel_allow  = (ex1_port1_src == `EX_BRU && ex1_port1_valid) && !ex1_port1_type && !ex1_bru_delay;port1_cancel_allow470,19778
wire port2_cancel_allow  = ex1_bru_port[0]                               && !ex1_port2_type && !ex1_bru_delay;port2_cancel_allow471,19890
wire cancel_allow        = (port0_cancel_allow || port1_cancel_allow || port2_cancel_allow) && first_trial;cancel_allow472,20002
wire [31:0] ex1_bru_inst = port0_branch_valid ? ex1_port0_inst  : ex1_port1_inst;ex1_bru_inst474,20159
wire [`GRLEN-1:0] bru_a  = ex1_bru_a_lsu_fw   ? ex1_lsu_fw_data : ex1_bru_a     ;bru_a475,20242
wire [`GRLEN-1:0] bru_b  = ex1_bru_b_lsu_fw   ? ex1_lsu_fw_data : ex1_bru_b     ;bru_b476,20325
wire port0_cancel     = (ex1_port0_src == `EX_BRU) && ex1_port0_valid && bru_cancel; // used to differ compact branch with branch in WBport0_cancel548,23498
wire [`GRLEN-1:0] port0_csrxchg_result;port0_csrxchg_result599,26226
wire [`GRLEN-1:0] port1_csrxchg_result;port1_csrxchg_result600,26267
wire [`GRLEN-1:0] none0_csr_a      = ex1_rdata0_0_lsu_fw ? ex1_lsu_fw_data : ex1_none0_csr_a     ;none0_csr_a602,26310
wire [`GRLEN-1:0] none0_csr_result = ex1_rdata0_1_lsu_fw ? ex1_lsu_fw_data : ex1_none0_csr_result;none0_csr_result603,26410
wire [`GRLEN-1:0] none1_csr_a      = ex1_rdata1_0_lsu_fw ? ex1_lsu_fw_data : ex1_none1_csr_a     ;none1_csr_a604,26510
wire [`GRLEN-1:0] none1_csr_result = ex1_rdata1_1_lsu_fw ? ex1_lsu_fw_data : ex1_none1_csr_result;none1_csr_result605,26610
reg tlb_first_trial; // cache op uses this tootlb_first_trial648,29287
reg [1:0] tlb_workstate; // cache op uses this tootlb_workstate654,29473
wire tlb_allow_in = (tlb_workstate == 2'd0 && !tlb_req && !cache_req) || (tlb_workstate == 2'd1 && tlb_finish);tlb_allow_in660,29705
wire port0_tlb_req = ex1_none0_op[`LSOC1K_TLB_VALID] && ex1_port0_valid && tlb_first_trial && !ex1_none0_exception;port0_tlb_req662,29820
wire port1_tlb_req = ex1_none1_op[`LSOC1K_TLB_VALID] && ex1_port1_valid && tlb_first_trial && !(ex1_none0_exception && ex1_port0_valid) && !ex1_none1_exception; //not need to consider (!eret && !exception && !wb_cancel), because the pipe is flushed port1_tlb_req663,29937
wire port0_cache_req = ex1_none0_op[`LSOC1K_CACHE_VALID] && ex1_port0_valid && tlb_first_trial && !ex1_none0_exception;port0_cache_req665,30190
wire port1_cache_req = ex1_none1_op[`LSOC1K_CACHE_VALID] && ex1_port1_valid && tlb_first_trial && !(ex1_none0_exception && ex1_port0_valid) && !ex1_none1_exception; //not need to consider (!eret && !exception && !wb_cancel), because the pipe is flushed port1_cache_req666,30311
reg port0_valid;port0_valid713,32634
reg port1_valid;port1_valid714,32652
wire rdata0_0_lsu_fw = r1_1_fw && ((r1_1_w2_fw && (ex2_port1_src == `EX_LSU)) || (!r1_1_w2_fw && (ex2_port0_src == `EX_LSU)));rdata0_0_lsu_fw780,36675
wire rdata0_1_lsu_fw = r1_2_fw && ((r1_2_w2_fw && (ex2_port1_src == `EX_LSU)) || (!r1_2_w2_fw && (ex2_port0_src == `EX_LSU)));rdata0_1_lsu_fw781,36803
wire rdata1_0_lsu_fw = r2_1_fw && ((r2_1_w2_fw && (ex2_port1_src == `EX_LSU)) || (!r2_1_w2_fw && (ex2_port0_src == `EX_LSU)));rdata1_0_lsu_fw782,36931
wire rdata1_1_lsu_fw = r2_2_fw && ((r2_2_w2_fw && (ex2_port1_src == `EX_LSU)) || (!r2_2_w2_fw && (ex2_port0_src == `EX_LSU)));rdata1_1_lsu_fw783,37059
wire rdata2_0_lsu_fw = r3_1_fw && ((r3_1_w2_fw && (ex2_port1_src == `EX_LSU)) || (!r3_1_w2_fw && (ex2_port0_src == `EX_LSU)));rdata2_0_lsu_fw784,37187
wire rdata2_1_lsu_fw = r3_2_fw && ((r3_2_w2_fw && (ex2_port1_src == `EX_LSU)) || (!r3_2_w2_fw && (ex2_port0_src == `EX_LSU)));rdata2_1_lsu_fw785,37315
reg [31:0] ex1_stall_cnt;ex1_stall_cnt814,38750
reg [31:0] ex1_stall_lsu_cnt;ex1_stall_lsu_cnt815,38777
reg [31:0] ex1_bru_cnt;ex1_bru_cnt816,38808
wire stall_happen = !ex1_allow_in && ex2_allow_in;stall_happen818,38835
wire stall_lsu    = stall_happen && (((ex1_port0_src == `EX_LSU) && ex1_port0_valid) || ((ex1_port1_src == `EX_LSU) && ex1_port1_valid)) && !lsu_finish;stall_lsu819,38887
reg [31:0] debug_pc [31:0];debug_pc836,39543
reg [31:0] debug_va [31:0];debug_va837,39572
reg [4:0] debug_pointer;debug_pointer838,39601
wire debug_cond = (data_addr == 32'h00000630);debug_cond839,39627
wire debug_trigger = debug_cond && (data_wr == 1'b1) && (data_addr_ok && data_req);debug_trigger840,39675

ex2_stage.v,16375
module ex2_stage(ex2_stage4,47
    input               clk,clk5,66
    input               resetn,input6,96
    input               exception,exception10,161
    input               eret,input11,197
    input               wb_cancel,wb_cancel12,228
    output                 ex2_allow_in,output14,280
    input  [`EX_SR-1 : 0]  ex2_port0_src,ex2_port0_src16,337
    input  [`GRLEN-1:0]    ex2_port0_pc,input17,380
    input  [31:0]          ex2_port0_inst,ex2_port0_inst18,422
    input                  ex2_port0_valid,input19,466
    input  [4 :0]          ex2_port0_rf_target,ex2_port0_rf_target20,511
    input                  ex2_port0_rf_wen,input21,560
    input                  ex2_port0_exception,ex2_port0_exception22,606
    input  [5 :0]          ex2_port0_exccode,input23,655
    input                  ex2_port0_ll,ex2_port0_ll24,702
    input                  ex2_port0_sc,input25,744
    input                  ex2_port0_type,ex2_port0_type26,786
    input  [`EX_SR-1 : 0]  ex2_port1_src,input29,899
    input  [`GRLEN-1:0]    ex2_port1_pc,ex2_port1_pc30,942
    input  [31:0]          ex2_port1_inst,input31,984
    input                  ex2_port1_valid,ex2_port1_valid32,1028
    input  [4 :0]          ex2_port1_rf_target,input33,1073
    input                  ex2_port1_rf_wen,ex2_port1_rf_wen34,1122
    input                  ex2_port1_exception,input35,1168
    input  [5 :0]          ex2_port1_exccode,ex2_port1_exccode36,1217
    input                  ex2_port1_ll,input37,1264
    input                  ex2_port1_sc,ex2_port1_sc38,1306
    input                  ex2_port1_type,input39,1348
    input                  ex2_port2_type,ex2_port2_type42,1460
    input                  wb_allow_in,input44,1521
    output reg                        wb_port0_valid,reg46,1577
    output reg [`EX_SR-1 : 0]         wb_port0_src,reg47,1632
    output reg [31:0]                 wb_port0_inst,reg48,1685
    output reg [`GRLEN-1:0]           wb_port0_pc,reg49,1739
    output reg [4:0]                  wb_port0_rf_target,reg50,1791
    output reg                        wb_port0_rf_wen,reg51,1850
    output reg [`GRLEN-1:0]           wb_port0_rf_result,reg52,1906
    output reg                        wb_port0_rf_res_lsu,reg53,1965
    output reg                        wb_port0_exception,reg54,2025
    output reg [5 :0]                 wb_port0_exccode,reg55,2084
    output reg                        wb_port0_eret,reg56,2141
    output reg [`LSOC1K_CSR_BIT -1:0] wb_port0_csr_addr,reg57,2195
    output reg                        wb_port0_ll,reg58,2253
    output reg                        wb_port0_sc,reg59,2305
    output reg [`GRLEN-1:0]           wb_port0_csr_result,reg60,2357
    output reg                        wb_port0_esubcode,reg61,2417
    output reg                        wb_port1_valid,reg64,2554
    output reg [`EX_SR-1 : 0]         wb_port1_src,reg65,2609
    output reg [31:0]                 wb_port1_inst,reg66,2662
    output reg [`GRLEN-1:0]           wb_port1_pc,reg67,2716
    output reg [4:0]                  wb_port1_rf_target,reg68,2768
    output reg                        wb_port1_rf_wen,reg69,2827
    output reg [`GRLEN-1:0]           wb_port1_rf_result,reg70,2883
    output reg                        wb_port1_rf_res_lsu,reg71,2942
    output reg                        wb_port1_exception,reg72,3002
    output reg [5 :0]                 wb_port1_exccode,reg73,3061
    output reg                        wb_port1_eret,reg74,3118
    output reg [`LSOC1K_CSR_BIT -1:0] wb_port1_csr_addr,reg75,3172
    output reg                        wb_port1_ll,reg76,3230
    output reg                        wb_port1_sc,reg77,3282
    output reg [`GRLEN-1:0]           wb_port1_csr_result,reg78,3334
    output reg                        wb_port1_esubcode,reg79,3394
    output reg                        wb_port2_valid,reg82,3530
    input [`GRLEN-1:0]                ex2_lsu_fw_data,ex2_lsu_fw_data84,3596
    input                             ex2_rdata0_0_lsu_fw,input85,3652
    input                             ex2_rdata0_1_lsu_fw,ex2_rdata0_1_lsu_fw86,3712
    input                             ex2_rdata1_0_lsu_fw,input87,3772
    input                             ex2_rdata1_1_lsu_fw,ex2_rdata1_1_lsu_fw88,3832
    input                             ex2_bru_a_lsu_fw,input89,3892
    input                             ex2_bru_b_lsu_fw,ex2_bru_b_lsu_fw90,3949
    input   [`GRLEN-1:0]                ex2_port0_a,input92,4018
    input   [`GRLEN-1:0]                ex2_port0_b,ex2_port0_b93,4072
    input   [`LSOC1K_ALU_CODE_BIT-1:0]  ex2_port0_op,input94,4126
    input   [`GRLEN-1:0]                ex2_port0_c,ex2_port0_c95,4181
    input                               ex2_port0_double,input96,4235
    output  [`GRLEN-1:0]                ex2_alu0_res,ex2_alu0_res97,4294
    input   [`GRLEN-1:0]                ex2_port1_a,input99,4361
    input   [`GRLEN-1:0]                ex2_port1_b,ex2_port1_b100,4415
    input   [`LSOC1K_ALU_CODE_BIT-1:0]  ex2_port1_op,input101,4469
    input   [`GRLEN-1:0]                ex2_port1_c,ex2_port1_c102,4524
    input                               ex2_port1_double,input103,4578
    output  [`GRLEN-1:0]                ex2_alu1_res,ex2_alu1_res104,4637
    input                            ex2_bru_delay,input106,4706
    input [`LSOC1K_BRU_CODE_BIT-1:0] ex2_bru_op,ex2_bru_op107,4759
    input [`GRLEN-1:0]               ex2_bru_a,input108,4809
    input [`GRLEN-1:0]               ex2_bru_b,ex2_bru_b109,4858
    input                            ex2_bru_br_taken,input110,4907
    input [`GRLEN-1:0]               ex2_bru_br_target,ex2_bru_br_target111,4963
    input [`GRLEN-1:0]               ex2_bru_offset,input112,5020
    input [`LSOC1K_PRU_HINT:0]       ex2_bru_hint,ex2_bru_hint113,5074
    input [`GRLEN-1:0]               ex2_bru_link_pc,input114,5126
    input                            ex2_bru_link,ex2_bru_link115,5181
    input                            ex2_bru_brop,input116,5233
    input                            ex2_bru_jrop,ex2_bru_jrop117,5285
    input                            ex2_bru_jrra,input118,5337
    input [ 2:0]                     ex2_bru_port,ex2_bru_port119,5389
    input                            ex2_bru_valid,input120,5441
    input [`GRLEN-1:0]               ex2_bru_pc,ex2_bru_pc121,5494
    output reg [`LSOC1K_PRU_HINT:0]  wb_bru_hint,output122,5544
    output reg                       wb_bru_link,reg123,5595
    output reg                       wb_bru_brop,reg124,5646
    output reg                       wb_bru_jrop,reg125,5697
    output reg                       wb_bru_jrra,reg126,5748
    output reg [2:0]                 wb_bru_port,reg127,5799
    output reg                       wb_bru_valid,reg128,5850
    output reg                       wb_bru_br_taken,reg129,5902
    output reg [`GRLEN-1:0]          wb_bru_pc,reg130,5957
    output reg [`GRLEN-1:0]          wb_bru_link_pc,reg131,6006
    output [`GRLEN-1:0]         bru_target_ex2,bru_target_ex2133,6062
    output [`GRLEN-1:0]         bru_pc_ex2,output134,6111
    output                      bru_cancel_ex2,bru_cancel_ex2135,6156
    output                      bru_cancel_all_ex2,output136,6205
    output                      bru_ignore_ex2,bru_ignore_ex2137,6258
    output                      bru_port_ex2,output138,6307
    output                      bru_valid_ex2,bru_valid_ex2139,6354
    output [`LSOC1K_PRU_HINT:0] bru_hint_ex2,output140,6402
    output                      bru_sign_ex2,bru_sign_ex2141,6449
    output                      bru_taken_ex2,output142,6496
    output                      bru_brop_ex2,bru_brop_ex2143,6544
    output                      bru_jrop_ex2,output144,6591
    output                      bru_jrra_ex2,bru_jrra_ex2145,6638
    output                      bru_link_ex2,output146,6685
    output [`GRLEN-1:0]         bru_link_pc_ex2,bru_link_pc_ex2147,6732
    output [`GRLEN-1:0]                ex2_lsu_res,output149,6793
    output reg [`GRLEN-1:0]            wb_lsu_res,reg150,6846
    input                              ex2_lsu_ale,ex2_lsu_ale151,6898
    input                              ex2_lsu_adem,input152,6951
    input [`LSOC1K_LSU_CODE_BIT-1:0]   ex2_lsu_op,ex2_lsu_op153,7005
    input                              ex2_lsu_recv,input154,7057
    input [2 :0]                       ex2_lsu_shift,ex2_lsu_shift155,7111
    input [`LSOC1K_MDU_CODE_BIT-1:0] ex2_mdu_op,input157,7177
    input [`GRLEN-1:0]               ex2_mdu_a,ex2_mdu_a158,7227
    input [`GRLEN-1:0]               ex2_mdu_b,input159,7276
    input                            ex2_mul_ready,ex2_mul_ready160,7325
    input [`GRLEN-1:0]               ex2_mul_res,input161,7378
    output [`GRLEN-1:0]              ex2_div_res,ex2_div_res163,7446
    `elsif LA32`elsif164,7497
    input [`GRLEN-1:0]               ex2_div_res,ex2_div_res165,7514
    `endif`endif166,7565
    input [`LSOC1K_CSR_BIT -1:0]            ex2_none0_csr_addr,ex2_none0_csr_addr169,7653
    input [`GRLEN-1:0]                      ex2_none0_csr_result,input170,7718
    input [`LSOC1K_NONE_INFO_BIT-1:0]       ex2_none0_info,ex2_none0_info171,7785
    input [`LSOC1K_CSR_CODE_BIT-1:0]        ex2_none0_op, input172,7846
    output reg [`LSOC1K_CSR_CODE_BIT-1:0]   wb_none0_op,reg173,7906
    output reg [`LSOC1K_NONE_INFO_BIT-1:0]  wb_none0_info,reg174,7964
    input [`GRLEN-1:0]                      ex2_none1_result,ex2_none1_result176,8037
    input [`LSOC1K_CSR_BIT -1:0]            ex2_none1_csr_addr,input177,8100
    input [`GRLEN-1:0]                      ex2_none1_csr_result,ex2_none1_csr_result178,8165
    input [`LSOC1K_NONE_INFO_BIT-1:0]       ex2_none1_info,input179,8232
    input [`LSOC1K_CSR_CODE_BIT-1:0]        ex2_none1_op, ex2_none1_op180,8293
    output reg [`LSOC1K_CSR_CODE_BIT-1:0]   wb_none1_op,output181,8353
    output reg [`LSOC1K_NONE_INFO_BIT-1:0]  wb_none1_info,reg182,8411
    output              data_recv,data_recv184,8495
    input               data_scsucceed,input185,8531
    input  [`GRLEN-1:0] data_rdata,data_rdata186,8572
    input               data_data_ok,input187,8609
    input               data_exception,data_exception188,8648
    input  [ 5:0]       data_excode,input189,8689
    input  [`GRLEN-1:0] data_badvaddr,data_badvaddr190,8727
    output              data_cancel_ex2,output191,8767
    output [`GRLEN-1:0] badvaddr_ex2,badvaddr_ex2192,8809
    output              badvaddr_ex2_validoutput193,8848
wire ex2_alu0_valid;ex2_alu0_valid197,8906
wire ex2_alu1_valid;ex2_alu1_valid198,8928
wire ex2_none0_valid;ex2_none0_valid199,8950
wire ex2_none1_valid;ex2_none1_valid200,8973
wire    rst = !resetn;rst203,9013
wire    lsu_res_valid;lsu_res_valid204,9037
wire    change;change205,9061
wire    allow_in_temp;allow_in_temp206,9078
wire       port0_exception;port0_exception208,9104
wire [5:0] port0_exccode  ;port0_exccode209,9133
wire       port0_ale      ;port0_ale210,9162
wire       port0_adem     ;port0_adem211,9191
wire       port0_int      ;port0_int212,9220
wire       port1_exception;port1_exception213,9249
wire [5:0] port1_exccode  ;port1_exccode214,9278
wire       port1_ale      ;port1_ale215,9307
wire       port1_adem     ;port1_adem216,9336
wire       port1_int      ;port1_int217,9365
wire [`GRLEN-1:0] alu_port0_a = ex2_rdata0_0_lsu_fw ? ex2_lsu_fw_data : ex2_port0_a;alu_port0_a220,9404
wire [`GRLEN-1:0] alu_port0_b = ex2_rdata0_1_lsu_fw ? ex2_lsu_fw_data : ex2_port0_b;alu_port0_b221,9490
wire [`GRLEN-1:0] alu_port1_a = ex2_rdata1_0_lsu_fw ? ex2_lsu_fw_data : ex2_port1_a;alu_port1_a234,9944
wire [`GRLEN-1:0] alu_port1_b = ex2_rdata1_1_lsu_fw ? ex2_lsu_fw_data : ex2_port1_b;alu_port1_b235,10030
wire lsu_valid = (((ex2_port0_src == `EX_LSU) && (ex2_port0_valid)) || //port0 & port1 sharelsu_valid248,10484
reg first_trial;first_trial281,11979
wire port0_branch_valid = ex2_port0_src == `EX_BRU && ex2_port0_valid;port0_branch_valid283,11999
wire port1_branch_valid = ex2_port1_src == `EX_BRU && ex2_port1_valid;port1_branch_valid284,12071
wire branch_valid       = port0_branch_valid || port1_branch_valid || ex2_bru_port[0];branch_valid285,12143
wire port0_cancel_allow = (ex2_port0_src == `EX_BRU && ex2_port0_valid) && (ex2_port0_type || ex2_bru_delay);port0_cancel_allow286,12231
wire port1_cancel_allow = (ex2_port1_src == `EX_BRU && ex2_port1_valid) && (ex2_port1_type || ex2_bru_delay);port1_cancel_allow287,12342
wire port2_cancel_allow = ex2_bru_port[0]                               && (ex2_port2_type || ex2_bru_delay);port2_cancel_allow288,12453
wire cancel_allow       = (port0_cancel_allow || port1_cancel_allow || port2_cancel_allow) && first_trial;cancel_allow289,12564
wire [31:0] ex2_bru_inst= port0_branch_valid ? ex2_port0_inst : ex2_port1_inst;ex2_bru_inst291,12741
wire [`GRLEN-1:0] bru_a = ex2_bru_a_lsu_fw ? ex2_lsu_fw_data : ex2_bru_a;bru_a292,12822
wire [`GRLEN-1:0] bru_b = ex2_bru_b_lsu_fw ? ex2_lsu_fw_data : ex2_bru_b;bru_b293,12897
wire port0_cancel = (ex2_port0_src == `EX_BRU) && ex2_port0_valid && bru_cancel_ex2; // used to differ compact branch with branch in WBport0_cancel295,12974
wire ex2_mul_valid = (((ex2_port0_src == `EX_MUL) && ex2_port0_valid) ||ex2_mul_valid356,15623
wire ex2_div_valid = (((ex2_port0_src == `EX_DIV) && ex2_port0_valid) ||ex2_div_valid359,15772
wire [63:0] div_d,mod_d,div_du,mod_du;div_d368,16233
wire [63:0] div_d,mod_d,div_du,mod_du;mod_d368,16233
wire [63:0] div_d,mod_d,div_du,mod_du;div_du368,16233
wire [63:0] div_d,mod_d,div_du,mod_du;mod_du368,16233
wire port0_change;port0_change483,20969
wire port0_alu_change  = (ex2_port0_src == `EX_ALU0  ) && ex2_alu0_valid;port0_alu_change484,20989
wire port0_lsu_change  = (ex2_port0_src == `EX_LSU   ) && lsu_res_valid;port0_lsu_change485,21064
wire port0_bru_change  = (ex2_port0_src == `EX_BRU   ) && ex2_bru_valid;port0_bru_change486,21138
wire port0_none_change = (ex2_port0_src == `EX_NONE0 ) && ex2_none0_valid;port0_none_change487,21212
wire port0_div_change  = (ex2_port0_src == `EX_DIV   ) && ex2_div_valid;// && (div_complete || div_completed);port0_div_change488,21288
wire port0_mul_change  = (ex2_port0_src == `EX_MUL   ) && ex2_mul_valid && ex2_mul_ready;port0_mul_change489,21400
wire port1_change;port1_change491,21493
wire port1_alu_change  = (ex2_port1_src == `EX_ALU1  ) && ex2_alu1_valid;port1_alu_change492,21513
wire port1_lsu_change  = (ex2_port1_src == `EX_LSU   ) && lsu_res_valid;port1_lsu_change493,21588
wire port1_bru_change  = (ex2_port1_src == `EX_BRU   ) && ex2_bru_valid;port1_bru_change494,21662
wire port1_none_change = (ex2_port1_src == `EX_NONE1 ) && ex2_none1_valid;port1_none_change495,21736
wire port1_div_change  = (ex2_port1_src == `EX_DIV   ) && ex2_div_valid;// && (div_complete || div_completed);port1_div_change496,21812
wire port1_mul_change  = (ex2_port1_src == `EX_MUL   ) && ex2_mul_valid && ex2_mul_ready;port1_mul_change497,21924
wire [`GRLEN-1:0] port0_res_input = ({`GRLEN{port0_alu_change  }} & ex2_alu0_res     ) |port0_res_input512,22607
wire [`GRLEN-1:0] port1_res_input = ({`GRLEN{port1_alu_change  }} & ex2_alu1_res     ) |port1_res_input518,23059
wire   port0_lsu     = port0_lsu_change && data_exception;port0_lsu541,23982
wire   port1_lsu     = port1_lsu_change && data_exception;port1_lsu553,24355
reg [31:0] ex2_stall_cnt;ex2_stall_cnt627,26345
reg [31:0] ex2_stall_lsu_cnt;ex2_stall_lsu_cnt628,26372
reg [31:0] ex2_stall_div_cnt;ex2_stall_div_cnt629,26403
wire stall_happen = !ex2_allow_in && wb_allow_in;stall_happen630,26434
wire stall_lsu    = stall_happen && (((ex2_port0_src == `EX_LSU) && ex2_port0_valid && !port0_lsu_change) || ((ex2_port1_src == `EX_LSU) && ex2_port1_valid) && !port1_lsu_change);stall_lsu631,26485
wire stall_div    = stall_happen && (((ex2_port0_src == `EX_DIV) && ex2_port0_valid && !port0_div_change) || ((ex2_port1_src == `EX_DIV) && ex2_port1_valid && !port1_div_change));stall_div632,26666

gs232c_bhr.v,1578
module gs232c_bhr(gs232c_bhr1,0
    input  wire        clock    ,wire2,19
    input  wire        reset    ,wire3,53
    input  wire        pc_go    ,wire4,87
    input  wire        bt_brop  ,wire5,121
    input  wire [3 :0] bt_brops ,wire6,155
    input  wire        pr_brop  ,wire7,189
    input  wire [3 :0] pr_brops ,wire8,223
    input  wire        pr_cancel,wire9,257
    input  wire        pr_valid ,wire10,291
    input  wire        br_brop  ,wire11,325
    input  wire        br_cancel,wire12,359
    input  wire        br_taken ,wire13,393
    input  wire        wb_brop  ,wire14,427
    input  wire        wb_cancel,wire15,461
    input  wire        wb_taken ,wire16,495
    output wire [24:0] hr_br    ,wire17,529
    output wire [20:0] hr_bt     wire18,563
reg  [20:0] bt_hr     ;bt_hr21,612
wire [20:0] bt_hr_next;bt_hr_next22,636
wire [20:0] bt_hr_sel ;bt_hr_sel23,660
wire [20:0] bt_hr_sft1;bt_hr_sft124,684
wire [20:0] bt_hr_sft2;bt_hr_sft225,708
wire        bt_reset  ;bt_reset26,732
reg  [20:0] pr_hr     ;pr_hr28,768
wire [20:0] pr_hr_next;pr_hr_next29,792
wire [20:0] pr_hr_sel ;pr_hr_sel30,816
wire [20:0] pr_hr_sft1;pr_hr_sft131,840
wire [20:0] pr_hr_sft2;pr_hr_sft232,864
wire        pr_reset  ;pr_reset33,888
reg         pr_restore;pr_restore34,912
reg  [23:0] br_hr     ;br_hr35,936
wire [23:0] br_hr_sft ;br_hr_sft36,960
reg         br_restore;br_restore37,984
reg  [20:0] wb_hr     ;wb_hr38,1008
wire [20:0] wb_hr_sft ;wb_hr_sft39,1032
reg         wb_restore;wb_restore40,1056

gs232c_bht.v,6487
module gs232c_bht(gs232c_bht1,0
    input  wire        clock         ,wire2,19
    input  wire        reset         ,wire3,58
    input  wire [31:0] bt_pc         ,wire4,97
    input  wire        pc_go         ,wire5,136
    input  wire        iq_go         ,wire6,175
    input  wire        br_brop       ,wire8,230
    input  wire        br_cancel     ,wire9,269
    input  wire [4 :0] br_hint       ,wire10,308
    input  wire [31:0] br_pc         ,wire11,347
    input  wire        br_sign       ,wire12,386
    input  wire        br_taken      ,wire13,425
    input  wire [31:0] br_target     ,wire14,464
    input  wire        pr_cancel     ,wire15,503
    input  wire        buf_cancel    ,wire16,542
    output wire [3 :0] o_hint        ,wire17,581
    output wire [3 :0] o_taken       ,wire18,620
    input  wire [7 :0] raminit_index ,wire19,659
    input  wire        raminit_valid ,wire20,698
    output wire [5 :0] tbl_cnt0_hi_a ,wire22,752
    output wire        tbl_cnt0_hi_ce,wire23,791
    output wire        tbl_cnt0_hi_en,wire24,830
    input  wire [7 :0] tbl_cnt0_hi_rd,wire25,869
    output wire [7 :0] tbl_cnt0_hi_wd,wire26,908
    output wire [7 :0] tbl_cnt0_hi_we,wire27,947
    output wire [5 :0] tbl_cnt0_lo_a ,wire28,986
    output wire        tbl_cnt0_lo_ce,wire29,1025
    output wire        tbl_cnt0_lo_en,wire30,1064
    input  wire [7 :0] tbl_cnt0_lo_rd,wire31,1103
    output wire [7 :0] tbl_cnt0_lo_wd,wire32,1142
    output wire [7 :0] tbl_cnt0_lo_we,wire33,1181
    output wire [7 :0] tbl_cnt1_hi_a ,wire34,1220
    output wire        tbl_cnt1_hi_ce,wire35,1259
    output wire        tbl_cnt1_hi_en,wire36,1298
    input  wire [3 :0] tbl_cnt1_hi_rd,wire37,1337
    output wire [3 :0] tbl_cnt1_hi_wd,wire38,1376
    output wire [3 :0] tbl_cnt1_hi_we,wire39,1415
    output wire [7 :0] tbl_cnt1_lo_a ,wire40,1454
    output wire        tbl_cnt1_lo_ce,wire41,1493
    output wire        tbl_cnt1_lo_en,wire42,1532
    input  wire [3 :0] tbl_cnt1_lo_rd,wire43,1571
    output wire [3 :0] tbl_cnt1_lo_wd,wire44,1610
    output wire [3 :0] tbl_cnt1_lo_we,wire45,1649
    output wire [7 :0] tbl_tag1_a    ,wire46,1688
    output wire        tbl_tag1_ce   ,wire47,1727
    output wire        tbl_tag1_en   ,wire48,1766
    input  wire [31:0] tbl_tag1_rd   ,wire49,1805
    output wire [31:0] tbl_tag1_wd   ,wire50,1844
    output wire [31:0] tbl_tag1_we   ,wire51,1883
    input  wire [24:0] bhr_br        ,wire52,1922
    input  wire [20:0] bhr_bt         wire53,1961
wire [1 :0] br_hint_blck        ;br_hint_blck56,2015
wire [1 :0] br_hint_dofs        ;br_hint_dofs57,2049
wire [3 :0] br_hint_dofs_dec    ;br_hint_dofs_dec58,2083
wire        br_hint_index       ;br_hint_index59,2117
wire        br_mark             ;br_mark60,2151
wire        berr                ;berr62,2196
wire [7 :0] buf_next            ;buf_next63,2230
wire [7 :0] buf_read            ;buf_read64,2264
wire        corr                ;corr65,2298
reg         modify              ;modify66,2332
reg  [7 :0] modify_cmp1         ;modify_cmp167,2366
wire        modify_cnt0_hi      ;modify_cnt0_hi68,2400
wire        modify_cnt0_lo      ;modify_cnt0_lo69,2434
wire        modify_cnt1_hi      ;modify_cnt1_hi70,2468
wire        modify_cnt1_lo      ;modify_cnt1_lo71,2502
reg  [1 :0] modify_dofs         ;modify_dofs72,2536
wire [3 :0] modify_dofs_dec     ;modify_dofs_dec73,2570
wire        modify_hit1         ;modify_hit174,2604
reg  [5 :0] modify_idx0         ;modify_idx075,2638
reg  [7 :0] modify_idx1         ;modify_idx176,2672
reg         modify_index        ;modify_index77,2706
reg         modify_mark         ;modify_mark78,2740
reg  [2 :0] modify_offs         ;modify_offs79,2774
wire [7 :0] modify_offs_dec     ;modify_offs_dec80,2808
wire [7 :0] pred_conf0          ;pred_conf081,2842
wire [3 :0] pred_conf1          ;pred_conf182,2876
wire [3 :0] pred_hit1           ;pred_hit183,2910
wire [3 :0] pred_hit1_fw        ;pred_hit1_fw84,2944
reg         ptr_r               ;ptr_r85,2978
reg         ptr_w               ;ptr_w86,3012
reg         read                ;read87,3046
reg  [7 :0] read_cmp1           ;read_cmp188,3080
reg  [5 :0] read_idx0           ;read_idx089,3114
reg  [7 :0] read_idx1           ;read_idx190,3148
reg  [2 :0] read_offs           ;read_offs91,3182
wire        req                 ;req92,3216
wire [7 :0] req_h_cmp1          ;req_h_cmp193,3250
wire [5 :0] req_h_idx0          ;req_h_idx094,3284
wire [7 :0] req_h_idx1          ;req_h_idx195,3318
wire [2 :0] req_h_offs          ;req_h_offs96,3352
wire [7 :0] req_h_offs_dec      ;req_h_offs_dec97,3386
wire [7 :0] req_t_cmp1          ;req_t_cmp198,3420
wire [5 :0] req_t_idx0          ;req_t_idx099,3454
wire [7 :0] req_t_idx1          ;req_t_idx1100,3488
wire [2 :0] req_t_offs          ;req_t_offs101,3522
wire        state_b             ;state_b102,3556
wire [7 :0] state_b_cmp1        ;state_b_cmp1103,3590
wire [29:0] state_b_dyna        ;state_b_dyna104,3624
wire [5 :0] state_b_idx0        ;state_b_idx0105,3658
wire [7 :0] state_b_idx1        ;state_b_idx1106,3692
wire [2 :0] state_b_offs        ;state_b_offs107,3726
wire        state_c             ;state_c108,3760
wire        state_i             ;state_i109,3794
wire        state_m             ;state_m110,3828
wire        state_p             ;state_p111,3862
wire [7 :0] state_p_cmp1        ;state_p_cmp1112,3896
wire [5 :0] state_p_idx0        ;state_p_idx0113,3930
wire [7 :0] state_p_idx1        ;state_p_idx1114,3964
wire [2 :0] state_p_offs        ;state_p_offs115,3998
wire        state_w             ;state_w116,4032
wire [7 :0] state_w_cmp1        ;state_w_cmp1117,4066
wire [5 :0] state_w_idx0        ;state_w_idx0118,4100
wire [7 :0] state_w_idx1        ;state_w_idx1119,4134
wire [2 :0] state_w_offs        ;state_w_offs120,4168
wire [7 :0] tbl_cnt0_hi_rd_fw   ;tbl_cnt0_hi_rd_fw121,4202
wire [3 :0] tbl_cnt0_hi_rd_sel_o;tbl_cnt0_hi_rd_sel_o122,4236
wire        tbl_cnt0_lo_rd_sel  ;tbl_cnt0_lo_rd_sel123,4270
wire [3 :0] tbl_cnt1_hi_rd_fw   ;tbl_cnt1_hi_rd_fw124,4304
wire        tbl_cnt1_lo_rd_sel  ;tbl_cnt1_lo_rd_sel125,4338
wire [20:0] bhr_br_next         ;bhr_br_next126,4372
wire [23:0] bhr_br_pred         ;bhr_br_pred127,4406
reg  [7:0] buf_data[1:0];buf_data129,4457

gs232c_btb_bitmap.v,1080
module gs232c_btb_bitmap(gs232c_btb_bitmap1,0
    input  wire       clock,wire2,26
    input  wire       reset,wire3,55
    input  wire [9:0] raddr,wire4,84
    output wire [3:0] rdata,wire5,113
    input  wire [9:0] waddr,wire6,142
    input  wire [3:0] wmask,wire7,171
    input  wire [3:0] wdata wire8,200
wire [3  :0] data_read  ;data_read11,246
reg  [255:0] data_tile0 ;data_tile012,272
reg  [255:0] data_tile1 ;data_tile113,298
reg  [255:0] data_tile2 ;data_tile214,324
reg  [255:0] data_tile3 ;data_tile315,350
wire [3  :0] data_wdata ;data_wdata16,376
wire [3  :0] data_wmask ;data_wmask17,402
wire [2  :0] raddr_mask ;raddr_mask19,443
wire [1  :0] raddr_offs0;raddr_offs020,469
wire [1  :0] raddr_offs1;raddr_offs121,495
wire [1  :0] raddr_offs2;raddr_offs222,521
wire [1  :0] raddr_offs3;raddr_offs323,547
wire [2  :0] waddr_mask ;waddr_mask25,588
wire [1  :0] waddr_offs0;waddr_offs026,614
wire [1  :0] waddr_offs1;waddr_offs127,640
wire [1  :0] waddr_offs2;waddr_offs228,666
wire [1  :0] waddr_offs3;waddr_offs329,692

gs232c_btb.v,3724
module gs232c_btb(gs232c_btb1,0
    input  wire        clock        ,wire2,19
    input  wire        reset        ,wire3,57
    input  wire [7 :0] raminit_index,wire4,95
    input  wire        raminit_valid,wire5,133
    input  wire        iq_cancel    ,wire6,171
    input  wire        iq_go        ,wire7,209
    output wire        bt_brop      ,wire9,263
    output wire [3 :0] bt_brops     ,wire10,301
    output wire        bt_cancel    ,wire11,339
    output wire [15:0] bt_hint      ,wire12,377
    output wire        bt_jrop      ,wire13,415
    input  wire [31:0] bt_pc        ,wire14,453
    output wire [31:0] bt_target    ,wire15,491
    input  wire [29:0] pr_base      ,wire17,545
    input  wire        pr_brop      ,wire18,583
    input  wire [3 :0] pr_brops     ,wire19,621
    input  wire [3 :0] pr_brops_raw ,wire20,659
    input  wire        pr_cancel    ,wire21,697
    input  wire [1 :0] pr_dofs      ,wire22,735
    input  wire [15:0] pr_hint      ,wire23,773
    input  wire        pr_jrop      ,wire24,811
    input  wire        pr_jrra      ,wire25,849
    input  wire        pr_link      ,wire26,887
    input  wire [29:0] pr_link_pc   ,wire27,925
    input  wire [31:0] pr_pc        ,wire28,963
    input  wire        pr_taken     ,wire29,1001
    input  wire [3 :0] pr_takens    ,wire30,1039
    input  wire [31:0] pr_target    ,wire31,1077
    input  wire        pr_valid     ,wire32,1115
    input  wire [29:0] ra            wire33,1153
wire [3 :0] pr_brops_err      ;pr_brops_err36,1206
wire        pr_hint_brop      ;pr_hint_brop37,1238
wire [3 :0] pr_hint_brops_raw ;pr_hint_brops_raw38,1270
wire [1 :0] pr_hint_cnt       ;pr_hint_cnt39,1302
wire [1 :0] pr_hint_cnt_next  ;pr_hint_cnt_next40,1334
wire [1 :0] pr_hint_dofs      ;pr_hint_dofs41,1366
wire [2 :0] pr_hint_index     ;pr_hint_index42,1398
wire        pr_hint_jrop      ;pr_hint_jrop43,1430
wire        pr_hint_jrra      ;pr_hint_jrra44,1462
wire        pr_hint_link      ;pr_hint_link45,1494
wire        pr_hint_valid     ;pr_hint_valid46,1526
wire [3 :0] tbl_brops         ;tbl_brops48,1571
wire [9 :0] tbl_brops_waddr   ;tbl_brops_waddr49,1603
wire [3 :0] tbl_brops_wdata   ;tbl_brops_wdata50,1635
wire [3 :0] tbl_brops_wmask   ;tbl_brops_wmask51,1667
reg  [2 :0] tbl_index         ;tbl_index52,1699
wire [29:0] tbl_ra            ;tbl_ra53,1731
wire        tbl_read_brop     ;tbl_read_brop54,1763
wire [3 :0] tbl_read_brops_raw;tbl_read_brops_raw55,1795
wire [7 :0] tbl_read_cmp      ;tbl_read_cmp56,1827
wire        tbl_read_cmp_exist;tbl_read_cmp_exist57,1859
wire [2 :0] tbl_read_cmp_first;tbl_read_cmp_first58,1891
wire [1 :0] tbl_read_cnt      ;tbl_read_cnt59,1923
wire [1 :0] tbl_read_dofs     ;tbl_read_dofs60,1955
wire [2 :0] tbl_read_index    ;tbl_read_index61,1987
wire        tbl_read_jrop     ;tbl_read_jrop62,2019
wire        tbl_read_jrra     ;tbl_read_jrra63,2051
wire        tbl_read_link     ;tbl_read_link64,2083
wire [35:0] tbl_read_res      ;tbl_read_res65,2115
wire [29:0] tbl_read_target   ;tbl_read_target66,2147
wire        tbl_read_valid    ;tbl_read_valid67,2179
wire [1 :0] tbl_write_cnt     ;tbl_write_cnt68,2211
wire        tbl_write_cnt_we  ;tbl_write_cnt_we69,2243
wire [2 :0] tbl_write_index   ;tbl_write_index70,2275
wire [35:0] tbl_write_res     ;tbl_write_res71,2307
wire        tbl_write_res_we  ;tbl_write_res_we72,2339
wire [29:0] tbl_write_tag     ;tbl_write_tag73,2371
wire        tbl_write_tag_we  ;tbl_write_tag_we74,2403
reg  [1 :0] tbl_cnt[7:0];tbl_cnt76,2453
reg  [35:0] tbl_res[7:0];tbl_res77,2479
reg  [29:0] tbl_tag[7:0];tbl_tag78,2505

gs232c_check_pc.v,502
module gs232c_check_pc(gs232c_check_pc1,0
    output wire        same  ,wire3,61
    input  wire        same_b,wire5,135
    input  wire        same_c,wire7,209
    input  wire        same_h,wire9,281
    input  wire [25:0] next  ,wire10,312
    input  wire [25:0] base  ,wire11,343
    input  wire [25:0] offs  ,wire12,374
    output wire        carry ,wire13,405
    output wire [25:0] target wire14,436
wire [25:0] c ;c16,470
wire [25:0] s ;s17,486
wire [26:0] lo;lo18,502

gs232c_decoder_n_m.v,150
module gs232c_decoder_n_m#(gs232c_decoder_n_m1,0
    parameter n = 3 n2,28
    output wire [(1 << n) - 1:0] o // unconnected, at bitoutput5,110

gs232c_enc_first_n_m.v,131
module gs232c_enc_first_n_m#(gs232c_enc_first_n_m1,0
    parameter n = 2 n2,30
    output wire [n        - 1:0] o output5,90

gs232c_front.v,6765
module gs232c_front(gs232c_front1,0
    input  wire         clock          ,wire2,21
    input  wire         reset          ,wire3,62
    input  wire [31 :0] pc_init        ,wire4,103
    output wire [31 :0] inst_addr      ,wire6,162
    input  wire         inst_addr_ok   ,wire7,203
    output wire         inst_cancel    ,wire8,244
    input  wire [1  :0] inst_count     ,wire9,285
    input  wire         inst_ex        ,wire10,326
    input  wire [5  :0] inst_exccode   ,wire11,367
    input  wire [127:0] inst_rdata     ,wire12,408
    output wire         inst_req       ,wire13,449
    input  wire         inst_uncache   ,wire14,490
    input  wire         inst_valid     ,wire15,531
    input  wire         br_brop        ,wire17,588
    input  wire         br_cancel      ,wire18,629
    input  wire [4  :0] br_hint        ,wire19,670
    input  wire         br_jrop        ,wire20,711
    input  wire         br_jrra        ,wire21,752
    input  wire         br_link        ,wire22,793
    input  wire [29 :0] br_link_pc     ,wire23,834
    input  wire [31 :0] br_pc          ,wire24,875
    input  wire         br_sign        ,wire25,916
    input  wire         br_taken       ,wire26,957
    input  wire [31 :0] br_target      ,wire27,998
    input  wire         wb_brop        ,wire29,1055
    input  wire         wb_cancel      ,wire30,1096
    input  wire         wb_jrop        ,wire31,1137
    input  wire         wb_jrra        ,wire32,1178
    input  wire         wb_link        ,wire33,1219
    input  wire [29 :0] wb_link_pc     ,wire34,1260
    input  wire [31 :0] wb_pc          ,wire35,1301
    input  wire         wb_taken       ,wire36,1342
    input  wire [31 :0] wb_target      ,wire37,1383
    input  wire [2  :0] o_allow        ,wire39,1439
    output wire         o_port0_ex     ,wire40,1480
    output wire [5  :0] o_port0_exccode,wire41,1521
    output wire [4  :0] o_port0_hint   ,wire42,1562
    output wire [31 :0] o_port0_inst   ,wire43,1603
    output wire [31 :0] o_port0_pc     ,wire44,1644
    output wire         o_port0_taken  ,wire45,1685
    output wire [29 :0] o_port0_target ,wire46,1726
    output wire         o_port1_ex     ,wire47,1767
    output wire [5  :0] o_port1_exccode,wire48,1808
    output wire [4  :0] o_port1_hint   ,wire49,1849
    output wire [31 :0] o_port1_inst   ,wire50,1890
    output wire [31 :0] o_port1_pc     ,wire51,1931
    output wire         o_port1_taken  ,wire52,1972
    output wire [29 :0] o_port1_target ,wire53,2013
    output wire         o_port2_ex     ,wire54,2054
    output wire [5  :0] o_port2_exccode,wire55,2095
    output wire [4  :0] o_port2_hint   ,wire56,2136
    output wire [31 :0] o_port2_inst   ,wire57,2177
    output wire [31 :0] o_port2_pc     ,wire58,2218
    output wire         o_port2_taken  ,wire59,2259
    output wire [29 :0] o_port2_target ,wire60,2300
    output wire [2  :0] o_valid        ,wire61,2341
    output wire [7  :0] bht_tag1_a     ,wire63,2404
    output wire         bht_tag1_ce    ,wire64,2445
    output wire         bht_tag1_en    ,wire65,2486
    input  wire [31 :0] bht_tag1_rd    ,wire66,2527
    output wire [31 :0] bht_tag1_wd    ,wire67,2568
    output wire [31 :0] bht_tag1_we    ,wire68,2609
    output wire [7  :0] bht_cnt1_hi_a  ,wire70,2675
    output wire         bht_cnt1_hi_ce ,wire71,2716
    output wire         bht_cnt1_hi_en ,wire72,2757
    input  wire [3  :0] bht_cnt1_hi_rd ,wire73,2798
    output wire [3  :0] bht_cnt1_hi_wd ,wire74,2839
    output wire [3  :0] bht_cnt1_hi_we ,wire75,2880
    output wire [7  :0] bht_cnt1_lo_a  ,wire77,2946
    output wire         bht_cnt1_lo_ce ,wire78,2987
    output wire         bht_cnt1_lo_en ,wire79,3028
    input  wire [3  :0] bht_cnt1_lo_rd ,wire80,3069
    output wire [3  :0] bht_cnt1_lo_wd ,wire81,3110
    output wire [3  :0] bht_cnt1_lo_we ,wire82,3151
    output wire [5  :0] bht_cnt0_hi_a  ,wire84,3217
    output wire         bht_cnt0_hi_ce ,wire85,3258
    output wire         bht_cnt0_hi_en ,wire86,3299
    input  wire [7  :0] bht_cnt0_hi_rd ,wire87,3340
    output wire [7  :0] bht_cnt0_hi_wd ,wire88,3381
    output wire [7  :0] bht_cnt0_hi_we ,wire89,3422
    output wire [5  :0] bht_cnt0_lo_a  ,wire91,3488
    output wire         bht_cnt0_lo_ce ,wire92,3529
    output wire         bht_cnt0_lo_en ,wire93,3570
    input  wire [7  :0] bht_cnt0_lo_rd ,wire94,3611
    output wire [7  :0] bht_cnt0_lo_wd ,wire95,3652
    output wire [7  :0] bht_cnt0_lo_we  wire96,3693
wire        bt_brop      ;bt_brop99,3749
wire [3 :0] bt_brops     ;bt_brops100,3776
wire        bt_cancel    ;bt_cancel101,3803
wire [15:0] bt_hint      ;bt_hint102,3830
wire        bt_jrop      ;bt_jrop103,3857
wire [31:0] bt_pc        ;bt_pc104,3884
wire [31:0] bt_target    ;bt_target105,3911
wire [29:0] pr_base      ;pr_base107,3950
wire        pr_brop      ;pr_brop108,3977
wire [3 :0] pr_brops     ;pr_brops109,4004
wire [3 :0] pr_brops_raw ;pr_brops_raw110,4031
wire        pr_cancel    ;pr_cancel111,4058
wire [1 :0] pr_dofs      ;pr_dofs112,4085
wire [15:0] pr_hint      ;pr_hint113,4112
wire        pr_jrop      ;pr_jrop114,4139
wire        pr_jrra      ;pr_jrra115,4166
wire        pr_link      ;pr_link116,4193
wire [29:0] pr_link_pc   ;pr_link_pc117,4220
wire [31:0] pr_pc        ;pr_pc118,4247
wire        pr_taken     ;pr_taken119,4274
wire [3 :0] pr_takens    ;pr_takens120,4301
wire [31:0] pr_target    ;pr_target121,4328
wire        pr_valid     ;pr_valid122,4355
wire [3 :0] bht_hint     ;bht_hint123,4382
wire [3 :0] bht_taken    ;bht_taken124,4409
wire [3 :0] jtb_jrops    ;jtb_jrops125,4436
wire [29:0] jtb_target   ;jtb_target126,4463
wire [29:0] ra           ;ra127,4490
wire [7 :0] raminit_index;raminit_index128,4517
wire        raminit_valid;raminit_valid129,4544
wire        pc_go        ;pc_go130,4571
wire [31:0] fe_cur       ;fe_cur132,4610
wire        fe_go        ;fe_go133,4637
wire [15:0] fe_hint      ;fe_hint134,4664
wire        fe_is_seq    ;fe_is_seq135,4691
wire [29:0] fe_seq       ;fe_seq136,4718
wire [29:0] fe_target    ;fe_target137,4745
wire        fe_valid     ;fe_valid138,4772
wire        iq_cancel    ;iq_cancel139,4799
wire        iq_go        ;iq_go140,4826
wire [29:0] jhr_last_br  ;jhr_last_br141,4853
wire [29:0] jhr_last_pr  ;jhr_last_pr142,4880
wire [63:0] jhr_path_br  ;jhr_path_br143,4907
wire [63:0] jhr_path_bt  ;jhr_path_bt144,4934
wire [24:0] bhr_br       ;bhr_br145,4961
wire [20:0] bhr_bt       ;bhr_bt146,4988
wire        buf_cancel   ;buf_cancel147,5015

gs232c_inst_judge.v,5946
module gs232c_inst_judge(gs232c_inst_judge1,0
    input  wire         clock       ,wire2,26
    input  wire         reset       ,wire3,64
    input  wire [1  :0] i_count     ,wire5,117
    input  wire [15 :0] i_hint      ,wire6,155
    input  wire [127:0] i_inst      ,wire7,193
    input  wire         i_is_seq    ,wire8,231
    input  wire [31 :0] i_pc        ,wire9,269
    input  wire [29 :0] i_seq       ,wire10,307
    input  wire [29 :0] i_target    ,wire11,345
    input  wire         i_uncache   ,wire12,383
    input  wire         i_valid     ,wire13,421
    output wire [29 :0] pr_base     ,wire15,475
    output wire         pr_brop     ,wire16,513
    output wire [3  :0] pr_brops    ,wire17,551
    output wire [3  :0] pr_brops_raw,wire18,589
    output wire         pr_cancel   ,wire19,627
    output wire [1  :0] pr_dofs     ,wire20,665
    output wire [15 :0] pr_hint     ,wire21,703
    output wire         pr_jrop     ,wire22,741
    output wire         pr_jrra     ,wire23,779
    output wire         pr_link     ,wire24,817
    output wire [29 :0] pr_link_pc  ,wire25,855
    output wire [31 :0] pr_pc       ,wire26,893
    output wire         pr_taken    ,wire27,931
    output wire [3  :0] pr_takens   ,wire28,969
    output wire [31 :0] pr_target   ,wire29,1007
    output wire         pr_valid    ,wire30,1045
    input  wire [3  :0] bht_taken   ,wire31,1083
    output wire [3  :0] jtb_jrops   ,wire32,1121
    input  wire [29 :0] jtb_target  ,wire33,1159
    input  wire [29 :0] ra          ,wire34,1197
    output wire [1  :0] count        wire35,1235
wire        i_hint_brop             ;i_hint_brop39,1309
wire [3 :0] i_hint_brops            ;i_hint_brops40,1347
wire [3 :0] i_hint_brops_raw        ;i_hint_brops_raw41,1385
wire [1 :0] i_hint_cnt              ;i_hint_cnt42,1423
wire [1 :0] i_hint_dofs             ;i_hint_dofs43,1461
wire [2 :0] i_hint_index            ;i_hint_index44,1499
wire        i_hint_jrop             ;i_hint_jrop45,1537
wire        i_hint_jrra             ;i_hint_jrra46,1575
wire        i_hint_link             ;i_hint_link47,1613
wire        i_hint_valid            ;i_hint_valid48,1651
wire [3 :0] i_pc_hi                 ;i_pc_hi49,1689
wire [3 :0] i_pc_hi_borrow          ;i_pc_hi_borrow50,1727
wire        i_pc_hi_borrow_same     ;i_pc_hi_borrow_same51,1765
wire [3 :0] i_pc_hi_carry           ;i_pc_hi_carry52,1803
wire        i_pc_hi_carry_same      ;i_pc_hi_carry_same53,1841
wire        i_pc_hi_same            ;i_pc_hi_same54,1879
wire [2 :0] i_pc_lo0                ;i_pc_lo055,1917
wire [2 :0] i_pc_lo1                ;i_pc_lo156,1955
wire [2 :0] i_pc_lo2                ;i_pc_lo257,1993
wire [2 :0] i_pc_lo3                ;i_pc_lo358,2031
wire [2 :0] i_pc_lo4                ;i_pc_lo459,2069
wire        pr_cancel_hint          ;pr_cancel_hint60,2107
wire        pr_cancel_path          ;pr_cancel_path61,2145
wire [3 :0] predec_bl_b             ;predec_bl_b63,2199
wire [3 :0] predec_brop             ;predec_brop64,2237
wire [3 :0] predec_jrop             ;predec_jrop65,2275
wire [3 :0] predec_jrra             ;predec_jrra66,2313
wire [3 :0] predec_link             ;predec_link67,2351
wire [3 :0] predec_must             ;predec_must68,2389
wire [25:0] predec_offs0            ;predec_offs069,2427
wire [25:0] predec_offs1            ;predec_offs170,2465
wire [25:0] predec_offs2            ;predec_offs271,2503
wire [25:0] predec_offs3            ;predec_offs372,2541
wire [3 :0] predec_sign             ;predec_sign73,2579
wire [29:0] sel_base                ;sel_base75,2630
wire        sel_brop                ;sel_brop76,2668
wire        sel_bxop                ;sel_bxop77,2706
wire        sel_bxop_b              ;sel_bxop_b78,2744
wire        sel_bxop_c              ;sel_bxop_c79,2782
wire [25:0] sel_bxop_offs           ;sel_bxop_offs80,2820
wire        sel_bxop_same           ;sel_bxop_same81,2858
wire [29:0] sel_bxop_target         ;sel_bxop_target82,2896
wire        sel_endline             ;sel_endline83,2934
wire        sel_endline_cached      ;sel_endline_cached84,2972
wire        sel_jrop                ;sel_jrop85,3010
wire        sel_jrop_same           ;sel_jrop_same86,3048
wire        sel_jrra                ;sel_jrra87,3086
wire        sel_jrra_same           ;sel_jrra_same88,3124
wire        sel_link                ;sel_link89,3162
wire [29:0] sel_link_pc             ;sel_link_pc90,3200
wire [2 :0] sel_lnlo                ;sel_lnlo91,3238
wire        sel_lnlo_carry          ;sel_lnlo_carry92,3276
wire [29:0] sel_seq                 ;sel_seq93,3314
wire [3 :0] sel_taken               ;sel_taken94,3352
wire [3 :0] sel_taken_brop          ;sel_taken_brop95,3390
wire [3 :0] sel_taken_bxop          ;sel_taken_bxop96,3428
wire [1 :0] sel_taken_first         ;sel_taken_first97,3466
wire        sel_taken_valid         ;sel_taken_valid98,3504
reg  [31:0] perf_cancel_cnt_anyc    ;perf_cancel_cnt_anyc100,3556
reg  [31:0] perf_cancel_cnt_anyc_hit;perf_cancel_cnt_anyc_hit101,3594
reg  [31:0] perf_cancel_cnt_anyc_mis;perf_cancel_cnt_anyc_mis102,3632
reg  [31:0] perf_cancel_cnt_both    ;perf_cancel_cnt_both103,3670
reg  [31:0] perf_cancel_cnt_both_hit;perf_cancel_cnt_both_hit104,3708
reg  [31:0] perf_cancel_cnt_both_mis;perf_cancel_cnt_both_mis105,3746
reg  [31:0] perf_cancel_cnt_hint    ;perf_cancel_cnt_hint106,3784
reg  [31:0] perf_cancel_cnt_hint_hit;perf_cancel_cnt_hint_hit107,3822
reg  [31:0] perf_cancel_cnt_hint_mis;perf_cancel_cnt_hint_mis108,3860
reg  [31:0] perf_cancel_cnt_path    ;perf_cancel_cnt_path109,3898
reg  [31:0] perf_cancel_cnt_path_hit;perf_cancel_cnt_path_hit110,3936
reg  [31:0] perf_cancel_cnt_path_mis;perf_cancel_cnt_path_mis111,3974
reg  [31:0] perf_valid_cnt          ;perf_valid_cnt112,4012

gs232c_inst_queue_p.v,2437
module gs232c_inst_queue_p#(gs232c_inst_queue_p1,0
    parameter w = 39,w2,29
    parameter n = 2 ,parameter3,51
    parameter m = 3  m4,73
    input  wire                            reset   ,input7,151
    input  wire                            cancel  ,wire8,204
    input  wire [(n + 32'h00000003) - 1:0] head    ,wire9,257
    output reg  [(n + 32'h00000003) - 1:0] tail    ,reg10,310
    input  wire [1                 :0]     tail_inc,wire11,363
    input  wire                            push    ,wire12,416
    input  wire [(w << 2)           - 1:0] i_data  ,wire13,469
    input  wire [3                 :0]     i_valid ,wire14,522
    output wire [1                 :0]     full    ,wire15,575
    output wire [w * m              - 1:0] o_data   wire16,628
reg  [w-1:0]data0[(1<<n)-1:0];data019,685
reg  [w-1:0]data1[(1<<n)-1:0];data120,716
reg  [w-1:0]data2[(1<<n)-1:0];data221,747
reg  [w-1:0]data3[(1<<n)-1:0];data322,778
wire [n+2:0]tail_next = tail + {{1+n{1'b0}},tail_inc} + {{2+n{1'b0}},1'b1};tail_next23,809
wire [n+2:0]tail_next = tail + {{1+n{1'b0}},tail_inc} + {{2+n{1'b0}},1'b1};tail_inc23,809
wire we0 = i_valid[0] && tail[1:0]==2'b00we024,885
wire we1 = i_valid[0] && tail[1:0]==2'b01we128,1054
wire we2 = i_valid[0] && tail[1:0]==2'b10we232,1223
wire we3 = i_valid[0] && tail[1:0]==2'b11we336,1392
wire [w-1:0]wdata0 = {w{tail[1:0]==2'b00}} & i_data[  w-1:  0]wdata040,1561
wire [w-1:0]wdata1 = {w{tail[1:0]==2'b00}} & i_data[2*w-1:  w]wdata144,1814
wire [w-1:0]wdata2 = {w{tail[1:0]==2'b00}} & i_data[3*w-1:2*w]wdata248,2067
wire [w-1:0]wdata3 = {w{tail[1:0]==2'b00}} & i_data[4*w-1:3*w]wdata352,2320
wire [n-1:0]waddr0 = (|tail[1:0])?tail[n+1:2]+1:tail[n+1:2];waddr056,2573
wire [n-1:0]waddr1 =   tail[1]   ?tail[n+1:2]+1:tail[n+1:2];waddr157,2634
wire [n-1:0]waddr2 = (&tail[1:0])?tail[n+1:2]+1:tail[n+1:2];waddr258,2695
wire [n-1:0]waddr3 = tail[n+1:2];waddr359,2756
wire [n-1:0]raddr0 = (|head[1:0])?head[n+1:2]+1:head[n+1:2];raddr060,2790
wire [n-1:0]raddr1 =   head[1]   ?head[n+1:2]+1:head[n+1:2];raddr161,2851
wire [n-1:0]raddr2 = (&head[1:0])?head[n+1:2]+1:head[n+1:2];raddr262,2912
wire [n-1:0]raddr3 = head[n+1:2];raddr363,2973
wire [w-1:0]read0  = data0[raddr0];read064,3007
wire [w-1:0]read1  = data1[raddr1];read165,3043
wire [w-1:0]read2  = data2[raddr2];read266,3079
wire [w-1:0]read3  = data3[raddr3];read367,3115

gs232c_inst_queue.v,8384
module gs232c_inst_queue(gs232c_inst_queue1,0
    input  wire         clock          ,wire2,26
    input  wire         reset          ,wire4,105
    output wire         pc_go          ,wire5,146
    input  wire         raminit_valid  ,wire6,187
    input  wire [31 :0] fe_cur         ,wire8,244
    output wire         fe_go          ,wire9,285
    input  wire [15 :0] fe_hint        ,wire10,326
    input  wire         fe_is_seq      ,wire11,367
    input  wire [29 :0] fe_seq         ,wire12,408
    input  wire [29 :0] fe_target      ,wire13,449
    input  wire         fe_valid       ,wire14,490
    output wire         iq_cancel      ,wire15,531
    output wire         iq_go          ,wire16,572
    input  wire         inst_addr_ok   ,wire18,631
    output wire         inst_cancel    ,wire19,672
    input  wire [1  :0] inst_count     ,wire20,713
    input  wire         inst_ex        ,wire21,754
    input  wire [5  :0] inst_exccode   ,wire22,795
    input  wire [127:0] inst_rdata     ,wire23,836
    output wire         inst_req       ,wire24,877
    input  wire         inst_uncache   ,wire25,918
    input  wire         inst_valid     ,wire26,959
    input  wire [2  :0] o_allow        ,wire28,1015
    output wire         o_port0_ex     ,wire29,1056
    output wire [5  :0] o_port0_exccode,wire30,1097
    output wire [4  :0] o_port0_hint   ,wire31,1138
    output wire [31 :0] o_port0_inst   ,wire32,1179
    output wire [31 :0] o_port0_pc     ,wire33,1220
    output wire         o_port0_taken  ,wire34,1261
    output wire [29 :0] o_port0_target ,wire35,1302
    output wire         o_port1_ex     ,wire36,1343
    output wire [5  :0] o_port1_exccode,wire37,1384
    output wire [4  :0] o_port1_hint   ,wire38,1425
    output wire [31 :0] o_port1_inst   ,wire39,1466
    output wire [31 :0] o_port1_pc     ,wire40,1507
    output wire         o_port1_taken  ,wire41,1548
    output wire [29 :0] o_port1_target ,wire42,1589
    output wire         o_port2_ex     ,wire43,1630
    output wire [5  :0] o_port2_exccode,wire44,1671
    output wire [4  :0] o_port2_hint   ,wire45,1712
    output wire [31 :0] o_port2_inst   ,wire46,1753
    output wire [31 :0] o_port2_pc     ,wire47,1794
    output wire         o_port2_taken  ,wire48,1835
    output wire [29 :0] o_port2_target ,wire49,1876
    output wire [2  :0] o_valid        ,wire50,1917
    output wire [29 :0] pr_base        ,wire52,1974
    output wire         pr_brop        ,wire53,2015
    output wire [3  :0] pr_brops       ,wire54,2056
    output wire [3  :0] pr_brops_raw   ,wire55,2097
    output wire         pr_cancel      ,wire56,2138
    output wire [1  :0] pr_dofs        ,wire57,2179
    output wire [15 :0] pr_hint        ,wire58,2220
    output wire         pr_jrop        ,wire59,2261
    output wire         pr_jrra        ,wire60,2302
    output wire         pr_link        ,wire61,2343
    output wire [29 :0] pr_link_pc     ,wire62,2384
    output wire [31 :0] pr_pc          ,wire63,2425
    output wire         pr_taken       ,wire64,2466
    output wire [3  :0] pr_takens      ,wire65,2507
    output wire [31 :0] pr_target      ,wire66,2548
    output wire         pr_valid       ,wire67,2589
    input  wire         br_cancel      ,wire68,2630
    input  wire         wb_cancel      ,wire69,2671
    input  wire [29 :0] ra             ,wire70,2712
    input  wire [3  :0] bht_hint       ,wire71,2753
    input  wire [3  :0] bht_taken      ,wire72,2794
    output wire [3  :0] jtb_jrops      ,wire73,2835
    input  wire [29 :0] jtb_target     ,wire74,2876
    output wire         buf_cancel      wire75,2917
reg  [1  :0] judge_count               ;judge_count78,2976
reg          judge_ex                  ;judge_ex79,3017
reg  [15 :0] judge_hint                ;judge_hint80,3058
reg  [127:0] judge_inst                ;judge_inst81,3099
reg          judge_is_seq              ;judge_is_seq82,3140
reg  [31 :0] judge_pc                  ;judge_pc83,3181
wire [31 :0] judge_pc_a1               ;judge_pc_a184,3222
wire [31 :0] judge_pc_a2               ;judge_pc_a285,3263
reg  [29 :0] judge_seq                 ;judge_seq86,3304
wire [29 :0] judge_target              ;judge_target87,3345
reg          judge_uncache             ;judge_uncache88,3386
reg          judge_valid               ;judge_valid89,3427
wire [2  :0] o_go                      ;o_go91,3479
wire [29 :0] o_port0_target_q          ;o_port0_target_q92,3520
wire [29 :0] o_port1_target_q          ;o_port1_target_q93,3561
wire [29 :0] o_port2_target_q          ;o_port2_target_q94,3602
wire [29 :0] o_q_target                ;o_q_target95,3643
wire [1  :0] count                     ;count96,3684
reg  [5  :0] ex_code                   ;ex_code97,3725
reg          ex_ever                   ;ex_ever98,3766
wire [116:0] buf_data                  ;buf_data100,3820
wire [1  :0] buf_full                  ;buf_full101,3861
wire         buf_p_empty               ;buf_p_empty102,3902
wire [1  :0] buf_p_full                ;buf_p_full103,3943
reg  [4  :0] buf_p_head                ;buf_p_head104,3984
wire [4  :0] buf_p_head_add1           ;buf_p_head_add1105,4025
wire [4  :0] buf_p_head_add2           ;buf_p_head_add2106,4066
wire [4  :0] buf_p_head_add3           ;buf_p_head_add3107,4107
wire [4  :0] buf_p_head_next           ;buf_p_head_next108,4148
wire [3  :0] buf_p_i_valid             ;buf_p_i_valid109,4189
wire         buf_p_push                ;buf_p_push110,4230
wire [116:0] buf_p_read                ;buf_p_read111,4271
wire [4  :0] buf_p_tail                ;buf_p_tail112,4312
wire [2  :0] buf_p_valid               ;buf_p_valid113,4353
wire [29 :0] buf_pc_consumed           ;buf_pc_consumed114,4394
wire [29 :0] buf_pc_consumed_next      ;buf_pc_consumed_next115,4435
wire [2  :0] buf_pc_consumed_next_lo   ;buf_pc_consumed_next_lo116,4476
reg  [29 :0] buf_pc_consumed_saved     ;buf_pc_consumed_saved117,4517
reg  [2  :0] buf_pc_consumed_valid     ;buf_pc_consumed_valid118,4558
wire [2  :0] buf_pc_consumed_valid_next;buf_pc_consumed_valid_next119,4599
wire         buf_pc_dual               ;buf_pc_dual120,4640
wire         buf_pc_empty              ;buf_pc_empty121,4681
wire         buf_pc_filled             ;buf_pc_filled122,4722
wire [1  :0] buf_pc_full               ;buf_pc_full123,4763
reg  [2  :0] buf_pc_head               ;buf_pc_head124,4804
wire [2  :0] buf_pc_head_inc1          ;buf_pc_head_inc1125,4845
wire [2  :0] buf_pc_head_inc2          ;buf_pc_head_inc2126,4886
wire [2  :0] buf_pc_head_next          ;buf_pc_head_next127,4927
wire [2  :0] buf_pc_head_o1            ;buf_pc_head_o1128,4968
wire [2  :0] buf_pc_head_o2            ;buf_pc_head_o2129,5009
wire [2  :0] buf_pc_head_o3            ;buf_pc_head_o3130,5050
reg          buf_pc_jumped             ;buf_pc_jumped131,5091
wire         buf_pc_more               ;buf_pc_more132,5132
wire [95 :0] buf_pc_read               ;buf_pc_read133,5173
wire [31 :0] buf_pc_sel0               ;buf_pc_sel0134,5214
wire [31 :0] buf_pc_sel0_a0            ;buf_pc_sel0_a0135,5255
wire [31 :0] buf_pc_sel0_a1            ;buf_pc_sel0_a1136,5296
wire [31 :0] buf_pc_sel0_a2            ;buf_pc_sel0_a2137,5337
wire [31 :0] buf_pc_sel1               ;buf_pc_sel1138,5378
wire [31 :0] buf_pc_sel1_a1            ;buf_pc_sel1_a1139,5419
wire         buf_pc_single             ;buf_pc_single140,5460
reg  [2  :0] buf_pc_tail               ;buf_pc_tail141,5501
wire         buf_pc_tail_inc           ;buf_pc_tail_inc142,5542
wire [2  :0] buf_pc_tail_inc1          ;buf_pc_tail_inc1143,5583
wire [155:0] buf_w_data                ;buf_w_data144,5624
wire         buf_w_go                  ;buf_w_go145,5665
wire [29 :0] buf_w_target              ;buf_w_target146,5706
reg          buf_w_valid               ;buf_w_valid147,5747
wire [19 :0] hint                      ;hint148,5788
wire [1  :0] hint_blck0                ;hint_blck0149,5829
wire [1  :0] hint_blck1                ;hint_blck1150,5870
wire [1  :0] hint_blck2                ;hint_blck2151,5911
wire [1  :0] hint_blck3                ;hint_blck3152,5952
reg  [31:0] buf_pc[3:0];buf_pc154,6010

gs232c_jhr.v,1724
module gs232c_jhr(gs232c_jhr1,0
    input  wire        clock     ,wire2,19
    input  wire        reset     ,wire3,54
    output wire [29:0] hr_last_br,wire4,89
    output wire [29:0] hr_last_pr,wire5,124
    output wire [63:0] hr_path_br,wire6,159
    output wire [63:0] hr_path_bt,wire7,194
    input  wire        pc_go     ,wire8,229
    input  wire        bt_jrop   ,wire9,264
    input  wire [31:0] bt_target ,wire10,299
    input  wire        pr_cancel ,wire11,334
    input  wire        pr_jrop   ,wire12,369
    input  wire [31:0] pr_target ,wire13,404
    input  wire        br_cancel ,wire14,439
    input  wire        br_jrop   ,wire15,474
    input  wire [31:0] br_target ,wire16,509
    input  wire        wb_cancel ,wire17,544
    input  wire        wb_jrop    wire18,579
reg  [79:0] bt_path        ;bt_path20,617
wire        bt_reset       ;bt_reset21,646
reg  [29:0] pr_last        ;pr_last23,687
wire [29:0] pr_last_next   ;pr_last_next24,716
wire        pr_last_reset  ;pr_last_reset25,745
wire [63:0] pr_path        ;pr_path26,774
reg  [1 :0] pr_path_ptr    ;pr_path_ptr27,803
wire        pr_path_ptr_dec;pr_path_ptr_dec28,832
wire        pr_path_ptr_inc;pr_path_ptr_inc29,861
reg  [29:0] br_last        ;br_last31,902
wire [29:0] br_last_next   ;br_last_next32,931
reg  [79:0] br_path        ;br_path33,960
wire [63:0] br_path_next   ;br_path_next34,989
wire        br_reset       ;br_reset35,1018
wire [63:0] wb_path        ;wb_path36,1047
reg  [1 :0] wb_path_ptr    ;wb_path_ptr37,1076
wire        wb_path_ptr_dec;wb_path_ptr_dec38,1105
wire        wb_path_ptr_inc;wb_path_ptr_inc39,1134
wire        jrop           ;jrop40,1163

gs232c_jtb.v,1971
module gs232c_jtb(gs232c_jtb1,0
    input  wire        clock        ,wire2,19
    input  wire        reset        ,wire3,57
    input  wire [31:0] bt_pc        ,wire4,95
    input  wire        pc_go        ,wire5,133
    input  wire        iq_go        ,wire6,171
    input  wire        pr_cancel    ,wire7,209
    input  wire        buf_cancel   ,wire8,247
    input  wire        br_cancel    ,wire10,301
    input  wire [4 :0] br_hint      ,wire11,339
    input  wire        br_jrop      ,wire12,377
    input  wire [31:0] br_pc        ,wire13,415
    input  wire [31:0] br_target    ,wire14,453
    input  wire [3 :0] o_jrops      ,wire15,491
    output wire [29:0] o_target     ,wire16,529
    input  wire [7 :0] raminit_index,wire17,567
    input  wire        raminit_valid,wire18,605
    input  wire [29:0] jhr_last_br  ,wire19,643
    input  wire [29:0] jhr_last_pr  ,wire20,681
    input  wire [63:0] jhr_path_br  ,wire21,719
    input  wire [63:0] jhr_path_bt   wire22,757
wire [119:0] buf_data      ;buf_data24,798
reg  [119:0] buf_data0     ;buf_data025,827
reg  [119:0] buf_data1     ;buf_data126,856
wire [3  :0] buf_hit       ;buf_hit27,885
reg  [3  :0] buf_hit0      ;buf_hit028,914
reg  [3  :0] buf_hit1      ;buf_hit129,943
wire [159:0] data          ;data30,972
wire [3  :0] hit           ;hit31,1001
wire [39 :0] line_wd       ;line_wd32,1030
wire         line_we       ;line_we33,1059
wire         prefer_base   ;prefer_base34,1088
wire         prefer_last   ;prefer_last35,1117
reg          ptr_r         ;ptr_r36,1146
reg          ptr_w         ;ptr_w37,1175
reg  [119:0] read_data     ;read_data38,1204
reg  [3  :0] read_hit      ;read_hit39,1233
reg          read_valid    ;read_valid40,1262
wire [29 :0] res_data      ;res_data41,1291
wire         res_hit       ;res_hit42,1320
wire         jhr_last_br_eq;jhr_last_br_eq43,1349
reg  [39:0] line[7:0];line45,1395

gs232c_mask_bits_gt.v,161
module gs232c_mask_bits_gt#(gs232c_mask_bits_gt1,0
    parameter n = 4 n2,29
    input  wire [n - 1:0] s,input5,82
    output wire [n - 1:0] o wire6,111

gs232c_monitor.v,7592
module gs232c_monitor(gs232c_monitor1,0
    input  wire        clock          ,wire2,23
    input  wire        reset          ,wire3,63
    input  wire [29:0] pr_base        ,wire5,119
    input  wire        pr_brop        ,wire6,159
    input  wire [3 :0] pr_brops       ,wire7,199
    input  wire [3 :0] pr_brops_raw   ,wire8,239
    input  wire        pr_cancel      ,wire9,279
    input  wire [1 :0] pr_dofs        ,wire10,319
    input  wire [15:0] pr_hint        ,wire11,359
    input  wire        pr_jrop        ,wire12,399
    input  wire        pr_jrra        ,wire13,439
    input  wire        pr_link        ,wire14,479
    input  wire [29:0] pr_link_pc     ,wire15,519
    input  wire [31:0] pr_pc          ,wire16,559
    input  wire        pr_taken       ,wire17,599
    input  wire [3 :0] pr_takens      ,wire18,639
    input  wire [31:0] pr_target      ,wire19,679
    input  wire        pr_valid       ,wire20,719
    input  wire        br_brop        ,wire22,775
    input  wire        br_cancel      ,wire23,815
    input  wire [4 :0] br_hint        ,wire24,855
    input  wire        br_jrop        ,wire25,895
    input  wire        br_jrra        ,wire26,935
    input  wire        br_link        ,wire27,975
    input  wire [29:0] br_link_pc     ,wire28,1015
    input  wire [31:0] br_pc          ,wire29,1055
    input  wire        br_sign        ,wire30,1095
    input  wire        br_taken       ,wire31,1135
    input  wire [31:0] br_target      ,wire32,1175
    input  wire        wb_brop        ,wire34,1231
    input  wire        wb_cancel      ,wire35,1271
    input  wire        wb_jrop        ,wire36,1311
    input  wire        wb_jrra        ,wire37,1351
    input  wire        wb_link        ,wire38,1391
    input  wire [29:0] wb_link_pc     ,wire39,1431
    input  wire [31:0] wb_pc          ,wire40,1471
    input  wire        wb_taken       ,wire41,1511
    input  wire [31:0] wb_target      ,wire42,1551
    input  wire [2 :0] o_allow        ,wire44,1606
    input  wire        o_port0_ex     ,wire45,1646
    input  wire [5 :0] o_port0_exccode,wire46,1686
    input  wire [4 :0] o_port0_hint   ,wire47,1726
    input  wire [31:0] o_port0_inst   ,wire48,1766
    input  wire [31:0] o_port0_pc     ,wire49,1806
    input  wire        o_port0_taken  ,wire50,1846
    input  wire [29:0] o_port0_target ,wire51,1886
    input  wire        o_port1_ex     ,wire52,1926
    input  wire [5 :0] o_port1_exccode,wire53,1966
    input  wire [4 :0] o_port1_hint   ,wire54,2006
    input  wire [31:0] o_port1_inst   ,wire55,2046
    input  wire [31:0] o_port1_pc     ,wire56,2086
    input  wire        o_port1_taken  ,wire57,2126
    input  wire [29:0] o_port1_target ,wire58,2166
    input  wire        o_port2_ex     ,wire59,2206
    input  wire [5 :0] o_port2_exccode,wire60,2246
    input  wire [4 :0] o_port2_hint   ,wire61,2286
    input  wire [31:0] o_port2_inst   ,wire62,2326
    input  wire [31:0] o_port2_pc     ,wire63,2366
    input  wire        o_port2_taken  ,wire64,2406
    input  wire [29:0] o_port2_target ,wire65,2446
    input  wire [2 :0] o_valid         wire66,2486
wire        pr_ball                ;pr_ball68,2529
wire        pr_none                ;pr_none69,2566
wire        br_ball                ;br_ball70,2603
wire        wb_ball                ;wb_ball71,2640
reg  [31:0] perf_br_ball_cnt       ;perf_br_ball_cnt73,2691
reg  [31:0] perf_br_ball_cnt_rec   ;perf_br_ball_cnt_rec74,2728
reg  [31:0] perf_br_ball_err       ;perf_br_ball_err75,2765
reg  [31:0] perf_br_ball_pth       ;perf_br_ball_pth76,2802
wire [31:0] perf_br_ball_pth_next  ;perf_br_ball_pth_next77,2839
reg  [31:0] perf_br_brop_cnt       ;perf_br_brop_cnt78,2876
reg  [31:0] perf_br_brop_cnt_rec   ;perf_br_brop_cnt_rec79,2913
reg  [31:0] perf_br_brop_err       ;perf_br_brop_err80,2950
reg  [31:0] perf_br_brop_pth       ;perf_br_brop_pth81,2987
wire [31:0] perf_br_brop_pth_next  ;perf_br_brop_pth_next82,3024
reg  [31:0] perf_br_jrop_cnt       ;perf_br_jrop_cnt83,3061
reg  [31:0] perf_br_jrop_cnt_rec   ;perf_br_jrop_cnt_rec84,3098
reg  [31:0] perf_br_jrop_err       ;perf_br_jrop_err85,3135
reg  [31:0] perf_br_jrop_pth       ;perf_br_jrop_pth86,3172
wire [31:0] perf_br_jrop_pth_next  ;perf_br_jrop_pth_next87,3209
reg  [31:0] perf_br_jrra_cnt       ;perf_br_jrra_cnt88,3246
reg  [31:0] perf_br_jrra_cnt_rec   ;perf_br_jrra_cnt_rec89,3283
reg  [31:0] perf_br_jrra_err       ;perf_br_jrra_err90,3320
reg  [31:0] perf_br_jrra_pth       ;perf_br_jrra_pth91,3357
wire [31:0] perf_br_jrra_pth_next  ;perf_br_jrra_pth_next92,3394
wire [2 :0] perf_iq_be             ;perf_iq_be93,3431
reg  [31:0] perf_iq_be_cnt0        ;perf_iq_be_cnt094,3468
reg  [31:0] perf_iq_be_cnt1        ;perf_iq_be_cnt195,3505
reg  [31:0] perf_iq_be_cnt2        ;perf_iq_be_cnt296,3542
wire [2 :0] perf_iq_fe             ;perf_iq_fe97,3579
reg  [31:0] perf_iq_fe_cnt0        ;perf_iq_fe_cnt098,3616
reg  [31:0] perf_iq_fe_cnt1        ;perf_iq_fe_cnt199,3653
reg  [31:0] perf_iq_fe_cnt2        ;perf_iq_fe_cnt2100,3690
wire [3 :0] perf_iq_go             ;perf_iq_go101,3727
reg  [31:0] perf_iq_go_cnt0        ;perf_iq_go_cnt0102,3764
reg  [31:0] perf_iq_go_cnt1        ;perf_iq_go_cnt1103,3801
reg  [31:0] perf_iq_go_cnt2        ;perf_iq_go_cnt2104,3838
reg  [31:0] perf_iq_go_cnt3        ;perf_iq_go_cnt3105,3875
reg  [31:0] perf_pr_ball_cnt       ;perf_pr_ball_cnt106,3912
reg  [31:0] perf_pr_ball_err       ;perf_pr_ball_err107,3949
reg  [31:0] perf_pr_brop_cnt       ;perf_pr_brop_cnt108,3986
reg  [31:0] perf_pr_brop_err       ;perf_pr_brop_err109,4023
reg  [31:0] perf_pr_jrop_cnt       ;perf_pr_jrop_cnt110,4060
reg  [31:0] perf_pr_jrop_err       ;perf_pr_jrop_err111,4097
reg  [31:0] perf_pr_jrra_cnt       ;perf_pr_jrra_cnt112,4134
reg  [31:0] perf_pr_jrra_err       ;perf_pr_jrra_err113,4171
reg  [31:0] perf_pr_none_cnt       ;perf_pr_none_cnt114,4208
reg  [31:0] perf_pr_none_err       ;perf_pr_none_err115,4245
reg  [31:0] perf_wb_ball_cnt       ;perf_wb_ball_cnt116,4282
wire [31:0] perf_wb_ball_cnt_next  ;perf_wb_ball_cnt_next117,4319
reg  [31:0] perf_wb_ball_pth       ;perf_wb_ball_pth118,4356
wire [31:0] perf_wb_ball_pth_next  ;perf_wb_ball_pth_next119,4393
reg  [31:0] perf_wb_brop_cnt       ;perf_wb_brop_cnt120,4430
wire [31:0] perf_wb_brop_cnt_next  ;perf_wb_brop_cnt_next121,4467
reg  [31:0] perf_wb_brop_pth       ;perf_wb_brop_pth122,4504
wire [31:0] perf_wb_brop_pth_next  ;perf_wb_brop_pth_next123,4541
reg  [31:0] perf_wb_jrop_cnt       ;perf_wb_jrop_cnt124,4578
wire [31:0] perf_wb_jrop_cnt_next  ;perf_wb_jrop_cnt_next125,4615
reg  [31:0] perf_wb_jrop_pth       ;perf_wb_jrop_pth126,4652
wire [31:0] perf_wb_jrop_pth_next  ;perf_wb_jrop_pth_next127,4689
reg  [31:0] perf_wb_jrra_cnt       ;perf_wb_jrra_cnt128,4726
wire [31:0] perf_wb_jrra_cnt_next  ;perf_wb_jrra_cnt_next129,4763
reg  [31:0] perf_wb_jrra_pth       ;perf_wb_jrra_pth130,4800
wire [31:0] perf_wb_jrra_pth_next  ;perf_wb_jrra_pth_next131,4837
reg         asrt_br_cancel_one     ;asrt_br_cancel_one133,4888
reg         asrt_br_cancel_one_last;asrt_br_cancel_one_last134,4925
wire        asrt_br_cnt_onehot     ;asrt_br_cnt_onehot135,4962
reg         asrt_pr_cancel_one     ;asrt_pr_cancel_one136,4999
reg         asrt_pr_cancel_one_last;asrt_pr_cancel_one_last137,5036
wire        asrt_wb_cnt_onehot     ;asrt_wb_cnt_onehot138,5073

gs232c_pipe_pc.v,1241
module gs232c_pipe_pc(gs232c_pipe_pc1,0
    input  wire        clock    ,wire2,23
    input  wire        reset    ,wire3,57
    input  wire        bt_cancel,wire4,91
    input  wire [15:0] bt_hint  ,wire5,125
    output wire [31:0] bt_pc    ,wire6,159
    input  wire [31:0] bt_target,wire7,193
    input  wire        pr_cancel,wire8,227
    input  wire [31:0] pr_target,wire9,261
    input  wire        br_cancel,wire10,295
    input  wire [31:0] br_target,wire11,329
    input  wire        wb_cancel,wire12,363
    input  wire [31:0] wb_target,wire13,397
    input  wire        pc_go    ,wire14,431
    input  wire [31:0] pc_init  ,wire15,465
    output reg  [31:0] fe_cur   ,reg17,515
    input  wire        fe_go    ,wire18,549
    output reg  [15:0] fe_hint  ,reg19,583
    output reg         fe_is_seq,reg20,617
    output reg  [29:0] fe_seq   ,reg21,651
    output wire [29:0] fe_target,wire22,685
    output reg         fe_valid ,reg23,719
    input  wire        iq_cancel,wire24,753
    output wire [31:0] inst_addr wire25,787
reg  [31:0] pc_cur    ;pc_cur27,824
wire [31:0] pc_next   ;pc_next28,848
wire        pc_next_en;pc_next_en29,872
wire [29:0] pc_seq    ;pc_seq30,896

gs232c_predecoder.v,765
module gs232c_predecoder(gs232c_predecoder1,0
    input  wire [31:0] inst       ,wire2,26
    output wire        predec_bl_b,wire3,62
    output wire        predec_brop,wire4,98
    output wire        predec_jrop,wire5,134
    output wire        predec_jrra,wire6,170
    output wire        predec_link,wire7,206
    output wire        predec_must,wire8,242
    output wire [25:0] predec_offs,wire9,278
    output wire        predec_sign wire10,314
wire predec_blop;predec_blop12,353
wire predec_bseg;predec_bseg13,371
wire predec_bunc;predec_bunc14,389
wire predec_cmpz;predec_cmpz15,407
wire predec_cond;predec_cond16,425
wire predec_jirl;predec_jirl17,443
wire predec_rdra;predec_rdra18,461
wire predec_rjra;predec_rjra19,479

gs232c_raminit.v,219
module gs232c_raminit#(gs232c_raminit1,0
    parameter n = 6 n2,24
    input  wire           reset,input5,81
    output reg  [n - 1:0] index,reg6,114
    output reg            valid reg7,147
wire ok;ok9,183

gs232c_ras.v,2264
module gs232c_ras(gs232c_ras1,0
    input  wire        clock        ,wire2,19
    input  wire        reset        ,wire3,57
    input  wire        raminit_valid,wire4,95
    input  wire        pr_jrra      ,wire5,133
    input  wire        pr_link      ,wire6,171
    input  wire [29:0] pr_link_pc   ,wire7,209
    input  wire        br_cancel    ,wire8,247
    input  wire        br_jrra      ,wire9,285
    input  wire        br_link      ,wire10,323
    input  wire [29:0] br_link_pc   ,wire11,361
    input  wire        wb_cancel    ,wire12,399
    input  wire        wb_jrra      ,wire13,437
    input  wire        wb_link      ,wire14,475
    input  wire [29:0] wb_link_pc   ,wire15,513
    output wire [29:0] ra            wire16,551
wire        pr_hit        ;pr_hit19,604
reg  [3 :0] pr_index      ;pr_index20,632
wire [3 :0] pr_index_next ;pr_index_next21,660
wire [3 :0] pr_index_recov;pr_index_recov22,688
reg         pr_index_valid;pr_index_valid23,716
wire        pr_index_we   ;pr_index_we24,744
wire [31:0] pr_rdata      ;pr_rdata25,772
wire [29:0] pr_res        ;pr_res26,800
wire        pr_reset      ;pr_reset27,828
wire        pr_stack_we   ;pr_stack_we28,856
wire [1 :0] pr_stack_wtag ;pr_stack_wtag29,884
reg  [3 :0] pr_valid      ;pr_valid30,912
wire        br_hit        ;br_hit32,952
reg  [3 :0] br_index      ;br_index33,980
wire [3 :0] br_index_next ;br_index_next34,1008
wire [3 :0] br_index_recov;br_index_recov35,1036
reg         br_index_valid;br_index_valid36,1064
wire        br_index_we   ;br_index_we37,1092
wire [32:0] br_rdata      ;br_rdata38,1120
wire [29:0] br_res        ;br_res39,1148
wire        br_reset      ;br_reset40,1176
wire        br_stack_we   ;br_stack_we41,1204
wire [2 :0] br_stack_wtag ;br_stack_wtag42,1232
reg  [1 :0] br_valid      ;br_valid43,1260
reg  [3 :0] wb_index      ;wb_index45,1300
wire [3 :0] wb_index_next ;wb_index_next46,1328
wire        wb_index_we   ;wb_index_we47,1356
wire [29:0] wb_stack_wdata;wb_stack_wdata48,1384
wire        wb_stack_we   ;wb_stack_we49,1412
reg  [31:0] pr_stack[3 :0];pr_stack51,1458
reg  [32:0] br_stack[1 :0];br_stack52,1486
reg  [29:0] wb_stack[15:0];wb_stack53,1514

gs232c_selbit_first_masked_included.v,386
module gs232c_selbit_first_masked_included#(gs232c_selbit_first_masked_included1,0
    parameter n = 2 n2,45
    input  wire [(1 << n) - 1:0] s,input5,105
    output wire                  o wire6,141
    wire h = i[0] || i[1] && !s[0] || i[2] && (~|s[1:0]) || i[3] && (~|s[2:0]);h11,207
    wire l = i[4] || i[5] && !s[4] || i[6] && (~|s[5:4]) || i[7] && (~|s[6:4]);l12,287

gs232c_sel_first_field.v,331
module gs232c_sel_first_field#(gs232c_sel_first_field1,0
    parameter n = 2 ,n2,32
    parameter w = 32 parameter3,54
    input  wire [(w << n) - 1:0] i,                      wire5,79
    input  wire [(1 << n) - 1:0] s,                      wire6,137
    output wire [w        - 1:0] o // unconnected, at bitwire7,195

gs232c_sel_k_words_n_m.v,1101
module gs232c_sel_k_words_n_m#(gs232c_sel_k_words_n_m1,0
    parameter n        = 4   ,n2,32
    parameter k        = 4   ,parameter3,63
    parameter w        = 32  ,w4,94
    parameter circular = 1'b0 parameter5,125
    input  wire [(w << n) - 1:0] i,                      wire7,159
    input  wire [n        - 1:0] s,                      wire8,217
    output wire [w * k    - 1:0] o // unconnected, at bitwire9,275
    wire [k*w-w-1:0]tail;tail14,363
    wire [w*k+7*w-1:0]lv1 = s[3] ? {tail,i[16*w-1:8*w]} : i[w*k+7*w-1:0];lv123,530
    wire [w*k+7*w-1:0]lv1 = s[3] ? {tail,i[16*w-1:8*w]} : i[w*k+7*w-1:0];i23,530
    wire [w*k+3*w-1:0]lv2 = s[2] ? lv1[w*k+7*w-1:4*w] : lv1[w*k+3*w-1:0];lv224,604
    wire [w*k+  w-1:0]lv3 = s[1] ? lv2[w*k+3*w-1:2*w] : lv2[w*k+  w-1:0];lv325,678
    wire [k*w-w-1:0]tail;tail31,832
    wire [w*k+3*w-1:0]lv1 = s[2] ? {tail,i[8*w-1:4*w]} : i[w*k+3*w-1:0];lv140,999
    wire [w*k+3*w-1:0]lv1 = s[2] ? {tail,i[8*w-1:4*w]} : i[w*k+3*w-1:0];i40,999
    wire [w*k+  w-1:0]lv2 = s[1] ? lv1[w*k+3*w-1:2*w] : lv1[w*k+  w-1:0];lv241,1072

icache.v,10134
module icacheicache3,24
    input         clk,clk5,42
    input         resetn,input6,66
    output reg [`I_WAY_NUM-1  :0] tag_clk_en_o,reg8,95
    output [`I_WAY_NUM-1      :0] tag_en_o      ,tag_en_o9,144
    output [`I_WAY_NUM-1      :0] tag_wen_o     ,  // The least significant bit denote way_0output10,195
    output [`I_INDEX_LEN-1    :0] tag_addr_o    ,tag_addr_o11,289
    output [`I_TAGARRAY_LEN-1 :0] tag_wdata_o   ,output12,340
    input  [`I_IO_TAG_LEN-1   :0] tag_rdata_i   ,tag_rdata_i13,391
    output reg                    lru_clk_en_o  ,output15,444
    output                        lru_en_o      ,lru_en_o16,495
    output [`I_LRU_WIDTH-1    :0] lru_wen_o     ,output17,546
    output [`I_INDEX_LEN-1    :0] lru_addr_o    ,lru_addr_o18,597
    output [`I_LRU_WIDTH-1    :0] lru_wdata_o   ,output19,648
    input  [`I_LRU_WIDTH-1    :0] lru_rdata_i   ,lru_rdata_i20,699
    output reg [`I_WAY_NUM-1  :0] data_clk_en_o,output22,752
    output [`I_IO_EN_LEN-1    :0] data_en_o    ,data_en_o23,802
    output [`I_WAY_NUM-1      :0] data_wen_o   ,output24,852
    output [`I_INDEX_LEN-1    :0] data_addr_o  ,data_addr_o25,902
    output [`I_IO_WDATA_LEN-1 :0] data_wdata_o ,output26,952
    input  [`I_IO_RDATA_LEN-1 :0] data_rdata_i ,data_rdata_i27,1002
    input                       inst_req      ,input31,1115
    input  [`GRLEN-1        :0] inst_addr     ,inst_addr32,1164
    input                       inst_cancel   ,input33,1213
    output                      inst_addr_ok  ,inst_addr_ok34,1262
    output                      inst_valid    ,output35,1311
    output [               1:0] inst_count    ,inst_count36,1360
    output [`INST_OUT_LEN-1 :0] inst_rdata    ,output37,1409
    output                      inst_uncache  ,inst_uncache38,1458
    output [               5:0] inst_exccode  ,output39,1507
    output                      inst_exception,inst_exception40,1556
    output                      inst_tlb_req  ,output42,1607
    output [`GRLEN-1        :0] inst_tlb_vaddr,inst_tlb_vaddr43,1656
    output                      inst_tlb_cacop,output44,1705
    input                       cache_op_req    ,cache_op_req46,1756
    input  [2               :0] cache_op        ,input47,1807
    input  [`I_TAG_LEN-1    :0] cache_op_tag    ,cache_op_tag48,1858
    input  [`GRLEN-1        :0] cache_op_addr   ,input49,1909
    output                      cache_op_addr_ok,cache_op_addr_ok50,1960
    output                      cache_op_ok     ,output51,2011
    output                      cache_op_error  ,cache_op_error52,2062
    output [`GRLEN-1        :0] cache_op_badvaddr,output53,2113
    input  [`I_TAG_LEN-1    :0] tlb_ptag      ,tlb_ptag56,2194
    input                       tlb_finish    ,input57,2243
    input                       tlb_hit       ,tlb_hit58,2292
    input                       tlb_uncache   ,input59,2341
    input  [5               :0] tlb_exccode   ,tlb_exccode60,2390
    output                      tlb_cache_recv,output61,2439
    input                       ex_req        ,ex_req64,2523
    input  [ 2              :0] ex_req_op     ,input65,2572
    input  [`PABITS-1       :0] ex_req_paddr  ,ex_req_paddr66,2621
    input  [9               :0] ex_req_cpuno  ,input67,2670
    input  [1               :0] ex_req_pgcl   ,ex_req_pgcl68,2719
    input  [3               :0] ex_req_dirqid ,input69,2768
    output                      ex_req_recv   ,ex_req_recv70,2817
    output                      rd_req     ,output72,2868
    output [`PABITS-1       :0] rd_addr    ,rd_addr73,2914
    output [3               :0] rd_arcmd   ,output74,2960
    output                      rd_uncache ,rd_uncache75,3006
    input                       rd_ready   ,input76,3052
    input                       ret_valid  ,ret_valid77,3098
    input                       ret_last   ,input78,3144
    input  [63              :0] ret_data   ,ret_data79,3190
    input  [`STATE_LEN-1    :0] ret_rstate ,input80,3236
    input  [`SCWAY_LEN-1    :0] ret_rscway ,ret_rscway81,3282
    output                      wr_req     ,output83,3330
    output [`PABITS-1       :0] wr_addr    ,wr_addr84,3376
    output [`I_LINE_SIZE_b-1:0] wr_data    ,output85,3422
    output [3               :0] wr_awcmd   ,wr_awcmd86,3468
    output [1               :0] wr_awstate ,output87,3514
    output [3               :0] wr_awdirqid,wr_awdirqid88,3560
    output [3               :0] wr_awscway ,output89,3606
    output [1               :0] wr_pgcl    ,wr_pgcl90,3652
    output [`WR_FMT_LEN-1   :0] wr_fmt     ,output91,3698
    input                       wr_readywr_ready92,3744
wire rst;rst95,3792
wire ex_wtbk_req;ex_wtbk_req99,3889
wire tlb_valid_ret;tlb_valid_ret102,3918
reg  [2:0] icache_state;icache_state105,3957
wire state_idle;state_idle106,3983
wire state_lkup;state_lkup107,4001
wire state_blck;state_blck108,4019
wire state_oprd;state_oprd110,4039
wire state_ophd;state_ophd111,4057
wire block_release;block_release113,4077
reg  [`I_TAG_LEN-1:0] blck_ptag;blck_ptag114,4098
reg                   blck_uncache;blck_uncache115,4132
wire                        hit_data_ok;hit_data_ok117,4171
wire                        uncache_data_ok;uncache_data_ok118,4213
wire                        error_data_ok;error_data_ok119,4259
wire [`RFIL_RECORD_LEN-1:0] miss_data_ok;miss_data_ok120,4303
reg  [`RFIL_RECORD_LEN-1:0] rfil_record;rfil_record121,4346
reg  [`GRLEN-1      :0] cache_op_addr_his;cache_op_addr_his124,4410
wire [`I_INDEX_LEN-1:0] cache_op_index;cache_op_index125,4454
wire [`I_WAY_LEN-1  :0] cache_op_way;cache_op_way126,4495
reg  [2             :0] cache_op_code;cache_op_code127,4534
reg  [`I_WAY_NUM-1  :0] cache_op_wayhit;cache_op_wayhit128,4574
wire                    ophd_finish;ophd_finish130,4618
wire [`I_WAY_NUM-1  :0] op_tag_wen ;op_tag_wen131,4656
wire [`I_WAY_NUM-1  :0] op_tag_en  ;op_tag_en132,4694
wire [`I_INDEX_LEN-1:0] op_tag_addr;op_tag_addr133,4732
reg [ 2             :0] ex_op    ;ex_op136,4786
reg [`PABITS-1      :0] ex_paddr ;ex_paddr137,4822
reg [9              :0] ex_cpuno ;ex_cpuno138,4858
reg [1              :0] ex_pgcl  ;ex_pgcl139,4894
reg [3              :0] ex_dirqid;ex_dirqid140,4930
reg [`I_WAY_NUM-1   :0] ex_wayhit_reg;ex_wayhit_reg142,4968
reg  [1             :0] ex_state ;ex_state144,5010
reg                     ex_rd_fin;ex_rd_fin145,5046
wire                    ex_idle  ;ex_idle146,5082
wire                    ex_rdtag ;ex_rdtag147,5118
wire                    ex_tagcmp;ex_tagcmp148,5154
wire                    ex_handle;ex_handle149,5190
wire                    ex_handle_fin ;ex_handle_fin151,5228
wire                    ex_rdtag_ready;ex_rdtag_ready152,5269
wire [`I_WAY_NUM-1  :0] ex_wayhit     ;ex_wayhit153,5310
wire [`I_WAY_NUM-1     :0] ex_tag_wen  ;ex_tag_wen155,5353
wire [`I_WAY_NUM-1     :0] ex_tag_en   ;ex_tag_en156,5395
wire [`I_INDEX_LEN-1   :0] ex_tag_addr ;ex_tag_addr157,5437
wire [`I_TAGARRAY_LEN-1:0] ex_tag_wdata;ex_tag_wdata158,5479
wire                        cache_miss;cache_miss161,5543
wire                  cache_hit;cache_hit164,5594
wire [`I_WAY_NUM-1:0] way_hit;way_hit165,5628
wire [`STATE_LEN-1:0] line_state [`I_WAY_NUM-1:0];line_state166,5660
wire [`SCWAY_LEN-1:0] line_scway [`I_WAY_NUM-1:0];line_scway167,5712
wire [`I_TAG_LEN-1:0] line_tag   [`I_WAY_NUM-1:0];line_tag168,5764
wire [`I_WAY_NUM-1  :0] lru_new_way;lru_new_way171,5831
wire [`I_WAY_NUM-1  :0] lru_way_lock;lru_way_lock172,5869
wire                    lru_new_wen;lru_new_wen173,5908
wire                    lru_new_clr;lru_new_clr174,5946
wire [`I_LRU_WIDTH-1:0] lru_new_lru;lru_new_lru175,5984
wire [`I_LRU_WIDTH-1:0] lru_new_lru_bit_mask;lru_new_lru_bit_mask176,6022
reg  [`I_LRU_WIDTH-1:0] lru_rplc_info;lru_rplc_info177,6069
wire [`I_WAY_NUM-1  :0] lru_rplc_way;lru_rplc_way178,6109
reg  [`I_BANK_NUM-1   :0] data_clk_en [`I_WAY_NUM-1:0];data_clk_en181,6165
wire [`I_BANK_NUM-1   :0] data_en     [`I_WAY_NUM-1:0];data_en182,6222
wire [`I_LINE_SIZE_b-1:0] rdata_sum   [`I_WAY_NUM-1:0];rdata_sum183,6279
wire [`I_BANK_NUM-1   :0] addr_sel_en;addr_sel_en185,6338
wire [`I_BANK_NUM-1   :0] ofst_sel_en;ofst_sel_en186,6378
wire [`INST_OUT_LEN-1 :0] data_way_sel [`I_WAY_NUM-1:0];data_way_sel189,6436
wire [`INST_OUT_LEN-1 :0] miss_ret_data;miss_ret_data190,6494
reg  [ 3:0] rfil_state;rfil_state193,6549
wire        rfil_valid;rfil_valid194,6574
wire        rfil_idle;rfil_idle195,6599
wire        rfil_addr_wait;rfil_addr_wait196,6623
wire        rfil_data_wait;rfil_data_wait197,6652
wire        rfil_wait_go;rfil_wait_go199,6683
wire        rfil_alloc;rfil_alloc200,6710
wire        rfil_hit;rfil_hit201,6735
wire        rfil_refill;rfil_refill202,6758
wire        rfil_clear;rfil_clear203,6784
wire        rfil_new_req;rfil_new_req204,6809
reg                      rfil_send_cpu;rfil_send_cpu206,6838
reg  [`I_TAG_LEN-1   :0] rfil_ptag ;rfil_ptag207,6879
reg  [`I_INDEX_LEN-1 :0] rfil_index;rfil_index208,6917
reg  [`I_OFFSET_LEN-1:0] rfil_offset;rfil_offset209,6955
reg                      rfil_uncache;rfil_uncache210,6994
reg  [31             :0] rfil_data [`LINE_INST_NUM-1:0];rfil_data212,7036
reg  [`STATE_LEN-1   :0] rfil_rstate;rfil_rstate213,7094
reg  [`SCWAY_LEN-1   :0] rfil_rscway;rfil_rscway214,7133
reg  inst_cancel_reg; // TODO: We can cencel request at lkup_stateinst_cancel_reg220,7300
reg  [`I_INDEX_LEN-1 :0] index ;index222,7370
reg  [`I_OFFSET_LEN-1:0] offset;offset223,7404
reg                    lru_en_valid;lru_en_valid349,12640
reg [`I_INDEX_LEN-1:0] lru_rw_index;lru_rw_index350,12678
reg store_lru;store_lru361,12926
reg                  lru_wr_valid;lru_wr_valid379,13276
reg [`I_WAY_NUM-1:0] lru_wr_way  ;lru_wr_way380,13312
wire [1:0] hit_count;hit_count642,32541
wire [1:0] miss_count;miss_count643,32564
wire imm_cancel;imm_cancel671,34383

lru_unit.v,1041
module lru_unitlru_unit1,0
    parameter LRU_BITS = 6,LRU_BITS3,21
    parameter WAY_N = 4parameter4,50
    input  [WAY_N-1:0]      new_way,            //the new way. 2/4 bit.new_way7,81
    input  [WAY_N-1:0]      way_lock,           //just ignore for now. for cache lock. input8,154
    input                   new_wen,            //lru wennew_wen11,419
    input                   new_clr,            //just ignore for now. for cache invalidate etc.input12,478
    output [LRU_BITS-1:0]   new_lru,            //lru ram wdatanew_lru14,682
    output [LRU_BITS-1:0]   new_lru_bit_mask,   //lru ram write mask.output15,747
    input  [LRU_BITS-1:0]   repl_lru,           //input  lru inforepl_lru18,900
    output [WAY_N   -1:0]   repl_way            //output lru select wayoutput19,967
wire [LRU_BITS-1:0] lru_wdata_tmp;lru_wdata_tmp23,1048
wire [LRU_BITS-1:0] lru_wen_tmp;lru_wen_tmp24,1084
wire [LRU_BITS-1:0] lru_lock_mask;lru_lock_mask25,1118
wire [LRU_BITS-1:0] lru_lock_mask_tmp;lru_lock_mask_tmp26,1154

lsoc1000_mainpipe.v,33612
module lsoc1000_mainpipe(lsoc1000_mainpipe4,47
    input               clk,clk5,74
    input               resetn,            //low activeinput6,104
    input   [7 :0]      intrpt,intrpt8,163
    `LSOC1K_DECL_BHT_RAMS_M,`LSOC1K_DECL_BHT_RAMS_M10,202
    output              inst_req      ,output12,238
    output  [ 31:0]     inst_addr     ,inst_addr13,279
    output              inst_cancel   ,output14,320
    input               inst_addr_ok  ,inst_addr_ok15,361
    input   [127:0]     inst_rdata    ,input16,402
    input               inst_valid    ,inst_valid17,443
    input   [  1:0]     inst_count    ,input18,484
    input               inst_uncache  ,inst_uncache19,525
    input   [  5:0]     inst_exccode  ,input20,566
    input               inst_exception,inst_exception21,607
    input               inst_tlb_req  ,input23,650
    input   [`GRLEN-1:0] inst_tlb_vaddr,inst_tlb_vaddr24,691
    input               inst_tlb_cacop,input25,733
    output [`PIPELINE2DCACHE_BUS_WIDTH-1:0] pipeline2dcache_bus,pipeline2dcache_bus27,776
    input  [`DCACHE2PIPELINE_BUS_WIDTH-1:0] dcache2pipeline_bus,input28,842
    output                       csr_wen  ,csr_wen29,908
    output [`LSOC1K_CSR_BIT-1:0] csr_waddr,output30,953
    output [`GRLEN-1         :0] csr_wdata,csr_wdata31,998
    output                       wb_eret  ,output32,1043
    input  [`GRLEN-1         :0] llbctl   ,llbctl33,1088
    output              tlb_req         ,output35,1139
    output              cache_req       ,cache_req36,1182
    output  [4 :0]      cache_op        ,output37,1225
    output [`D_TAG_LEN-1:0] cache_op_tag,cache_op_tag38,1268
    input               cache_op_recv   ,input39,1311
    input               cache_op_finish ,cache_op_finish40,1354
    output  [`PABITS-1:0]      itlb_paddr,output43,1427
    output              itlb_finish,itlb_finish44,1471
    output              itlb_hit,output45,1509
    input               itlb_cache_recv,itlb_cache_recv46,1544
    output              itlb_uncache,output47,1586
    output  [ 5:0]      itlb_exccode,itlb_exccode48,1625
    output  [`PABITS-1:0]      dtlb_paddr,output51,1676
    output              dtlb_finish,dtlb_finish52,1720
    output              dtlb_hit,output53,1758
    input               data_tlb_req,data_tlb_req54,1793
    input               data_tlb_wr   ,input55,1832
    input   [`GRLEN-1:0]data_tlb_vaddr,data_tlb_vaddr56,1873
    input               dtlb_cache_recv,input57,1914
    input               dtlb_no_trans  ,dtlb_no_trans58,1956
    input               dtlb_p_pgcl    ,input59,1998
    output              dtlb_uncache,dtlb_uncache60,2040
    output  [ 5:0]      dtlb_exccode,output61,2079
    output  [`GRLEN-1:0]   debug0_wb_pc,debug0_wb_pc64,2143
    output                 debug0_wb_rf_wen,output65,2185
    output  [ 4:0]         debug0_wb_rf_wnum,debug0_wb_rf_wnum66,2231
    output  [`GRLEN-1:0]   debug0_wb_rf_wdata,output67,2278
    output  [`GRLEN-1:0]   debug1_wb_pc,debug1_wb_pc69,2332
    output                 debug1_wb_rf_wen,output70,2374
    output  [ 4:0]         debug1_wb_rf_wnum,debug1_wb_rf_wnum71,2420
    output  [`GRLEN-1:0]   debug1_wb_rf_wdataoutput72,2467
wire rst = !resetn;rst75,2520
wire               bru_port_ex2;bru_port_ex278,2552
wire               bru_cancel_ex2;bru_cancel_ex279,2586
wire  [`GRLEN-1:0] cp0_taglo0;cp0_taglo080,2622
wire  [`GRLEN-1:0] cp0_taghi0;cp0_taghi081,2654
wire bru_ignore_ex2;bru_ignore_ex282,2686
wire bru_cancel_all_ex2;bru_cancel_all_ex283,2708
wire bru_cancel;bru_cancel84,2734
wire bru_cancel_all;bru_cancel_all85,2752
wire bru_ignore;bru_ignore86,2774
wire bru_port;bru_port87,2792
wire        de_allow_in    ;de_allow_in92,2877
wire [ 2:0] de_accept;de_accept93,2907
wire                      de_port0_valid ;de_port0_valid95,2942
wire [31:0]               de_port0_inst  ;de_port0_inst96,2986
wire [`GRLEN-1:0]         de_port0_pc    ;de_port0_pc97,3030
wire [`GRLEN-3:0]         de_port0_br_target;de_port0_br_target98,3074
wire                      de_port0_br_taken ;de_port0_br_taken99,3121
wire                      de_port0_exception;de_port0_exception100,3168
wire [5 :0]               de_port0_exccode;de_port0_exccode101,3215
wire [`LSOC1K_PRU_HINT:0] de_port0_hint;de_port0_hint102,3260
wire                      de_port0_robr;de_port0_robr103,3302
wire                      de_port1_valid ;de_port1_valid105,3355
wire [31:0]               de_port1_inst  ;de_port1_inst106,3399
wire [`GRLEN-1:0]         de_port1_pc    ;de_port1_pc107,3443
wire [`GRLEN-3:0]         de_port1_br_target;de_port1_br_target108,3487
wire                      de_port1_br_taken ;de_port1_br_taken109,3534
wire                      de_port1_exception;de_port1_exception110,3581
wire [5 :0]               de_port1_exccode;de_port1_exccode111,3628
wire [`LSOC1K_PRU_HINT:0] de_port1_hint;de_port1_hint112,3673
wire                      de_port1_robr;de_port1_robr113,3715
wire                      de_port2_valid ;de_port2_valid115,3768
wire                      de_port2_id ;de_port2_id116,3812
wire [31:0]               de_port2_inst  ;de_port2_inst117,3853
wire [`GRLEN-1:0]         de_port2_pc    ;de_port2_pc118,3897
wire [`GRLEN-3:0]         de_port2_br_target;de_port2_br_target119,3941
wire                      de_port2_br_taken ;de_port2_br_taken120,3988
wire                      de_port2_exception;de_port2_exception121,4035
wire [5 :0]               de_port2_exccode;de_port2_exccode122,4082
wire [`LSOC1K_PRU_HINT:0] de_port2_hint;de_port2_hint123,4127
wire                      de_port2_robr;de_port2_robr124,4169
wire                              is_allow_in;is_allow_in191,6891
wire                              is_port0_valid;is_port0_valid193,6950
wire [`GRLEN-1:0]                 is_port0_pc;is_port0_pc194,7001
wire [31:0]                       is_port0_inst;is_port0_inst195,7049
wire [`LSOC1K_DECODE_RES_BIT-1:0] is_port0_op;is_port0_op196,7099
wire [`GRLEN-3:0]                 is_port0_br_target;is_port0_br_target197,7147
wire                              is_port0_br_taken;is_port0_br_taken198,7202
wire                              is_port0_exception;is_port0_exception199,7256
wire [5:0]                        is_port0_exccode;is_port0_exccode200,7311
wire [`LSOC1K_PRU_HINT:0]         is_port0_hint;is_port0_hint201,7364
wire                              is_port0_rf_wen;is_port0_rf_wen202,7414
wire [4:0]                        is_port0_rf_target;is_port0_rf_target203,7466
wire [`GRLEN-1:0]                 is_port1_pc;is_port1_pc205,7532
wire [31:0]                       is_port1_inst;is_port1_inst206,7580
wire                              is_port1_valid;is_port1_valid207,7630
wire [`LSOC1K_DECODE_RES_BIT-1:0] is_port1_op;is_port1_op208,7681
wire [`GRLEN-3:0]                 is_port1_br_target;is_port1_br_target209,7729
wire                              is_port1_br_taken;is_port1_br_taken210,7784
wire                              is_port1_exception;is_port1_exception211,7838
wire [5:0]                        is_port1_exccode;is_port1_exccode212,7893
wire [`LSOC1K_PRU_HINT:0]         is_port1_hint;is_port1_hint213,7946
wire                              is_port1_rf_wen;is_port1_rf_wen214,7996
wire [4:0]                        is_port1_rf_target;is_port1_rf_target215,8048
wire [`GRLEN-1:0]                 is_port2_pc;is_port2_pc217,8114
wire [31:0]                       is_port2_inst;is_port2_inst218,8162
wire                              is_port2_id;is_port2_id219,8212
wire                              is_port2_app;is_port2_app220,8260
wire                              is_port2_valid;is_port2_valid221,8309
wire [`LSOC1K_DECODE_RES_BIT-1:0] is_port2_op;is_port2_op222,8360
wire [`GRLEN-3:0]                 is_port2_br_target;is_port2_br_target223,8408
wire                              is_port2_br_taken;is_port2_br_taken224,8463
wire                              is_port2_exception;is_port2_exception225,8517
wire [5:0]                        is_port2_exccode;is_port2_exccode226,8572
wire [`LSOC1K_PRU_HINT:0]         is_port2_hint;is_port2_hint227,8625
wire [4:0]          waddr1;waddr1229,8687
wire [4:0]          raddr0_0;raddr0_0230,8716
wire [4:0]          raddr0_1;raddr0_1231,8747
wire                wen1;wen1232,8778
wire [`GRLEN-1:0]   wdata1;wdata1233,8805
wire [`GRLEN-1:0]   rdata0_0;rdata0_0234,8834
wire [`GRLEN-1:0]   rdata0_1;rdata0_1235,8865
wire [4:0]          waddr2;waddr2236,8896
wire [4:0]          raddr1_0;raddr1_0237,8925
wire [4:0]          raddr1_1;raddr1_1238,8956
wire                wen2;wen2239,8987
wire [`GRLEN-1:0]   wdata2;wdata2240,9014
wire [`GRLEN-1:0]   rdata1_0;rdata1_0241,9043
wire [`GRLEN-1:0]   rdata1_1;rdata1_1242,9074
wire [4:0]          raddr2_0;raddr2_0243,9105
wire [4:0]          raddr2_1;raddr2_1244,9136
wire [`GRLEN-1:0]   rdata2_0;rdata2_0245,9167
wire [`GRLEN-1:0]   rdata2_1;rdata2_1246,9198
wire                ex1_allow_in;ex1_allow_in249,9245
wire                ex1_port0_valid;ex1_port0_valid251,9291
wire [`GRLEN-1:0]   ex1_port0_pc;ex1_port0_pc252,9329
wire [31:0]         ex1_port0_inst;ex1_port0_inst253,9364
wire [4:0]          ex1_port0_rf_target;ex1_port0_rf_target254,9401
wire                ex1_port0_rf_wen;ex1_port0_rf_wen255,9443
wire                ex1_port0_type;ex1_port0_type256,9482
wire                ex1_port1_valid;ex1_port1_valid257,9519
wire [`GRLEN-1:0]   ex1_port1_pc;ex1_port1_pc258,9557
wire [31:0]         ex1_port1_inst;ex1_port1_inst259,9592
wire [4:0]          ex1_port1_rf_target;ex1_port1_rf_target260,9629
wire                ex1_port1_rf_wen;ex1_port1_rf_wen261,9671
wire                ex1_port1_type;ex1_port1_type262,9710
wire                ex1_port2_type;ex1_port2_type263,9747
wire                ex1_port0_ll;ex1_port0_ll265,9786
wire                ex1_port0_sc;ex1_port0_sc266,9821
wire                ex1_port1_ll;ex1_port1_ll267,9856
wire                ex1_port1_sc;ex1_port1_sc268,9891
wire [`GRLEN-1:0]   ex1_port0_a;ex1_port0_a270,9928
wire [`GRLEN-1:0]   ex1_port0_b;   ex1_port0_b271,9962
wire [`LSOC1K_ALU_CODE_BIT-1:0] ex1_port0_op;ex1_port0_op272,9999
wire [`GRLEN-1:0]   ex1_port0_c;ex1_port0_c273,10046
wire [`GRLEN-1:0]   ex1_port1_a;ex1_port1_a274,10080
wire [`GRLEN-1:0]   ex1_port1_b;   ex1_port1_b275,10114
wire [`LSOC1K_ALU_CODE_BIT-1:0] ex1_port1_op;ex1_port1_op276,10151
wire [`GRLEN-1:0]   ex1_port1_c;ex1_port1_c277,10198
wire                ex1_port0_a_ignore;ex1_port0_a_ignore278,10232
wire                ex1_port0_b_ignore;ex1_port0_b_ignore279,10273
wire                ex1_port0_b_get_a;ex1_port0_b_get_a280,10314
wire                ex1_port0_double;ex1_port0_double281,10354
wire                ex1_port1_a_ignore;ex1_port1_a_ignore282,10393
wire                ex1_port1_b_ignore;ex1_port1_b_ignore283,10434
wire                ex1_port1_b_get_a;ex1_port1_b_get_a284,10475
wire                ex1_port1_double;ex1_port1_double285,10515
wire [`GRLEN-1:0]   ex1_lsu_fw_data;ex1_lsu_fw_data287,10556
wire                ex1_rdata0_0_lsu_fw;ex1_rdata0_0_lsu_fw288,10594
wire                ex1_rdata0_1_lsu_fw;ex1_rdata0_1_lsu_fw289,10636
wire                ex1_rdata1_0_lsu_fw;ex1_rdata1_0_lsu_fw290,10678
wire                ex1_rdata1_1_lsu_fw;ex1_rdata1_1_lsu_fw291,10720
wire                ex1_port0_a_lsu_fw;ex1_port0_a_lsu_fw292,10762
wire                ex1_port0_b_lsu_fw;ex1_port0_b_lsu_fw293,10803
wire                ex1_port1_a_lsu_fw;ex1_port1_a_lsu_fw294,10844
wire                ex1_port1_b_lsu_fw;ex1_port1_b_lsu_fw295,10885
wire                ex1_mdu_a_lsu_fw;ex1_mdu_a_lsu_fw296,10926
wire                ex1_mdu_b_lsu_fw;ex1_mdu_b_lsu_fw297,10965
wire                ex1_bru_a_lsu_fw;ex1_bru_a_lsu_fw298,11004
wire                ex1_bru_b_lsu_fw;ex1_bru_b_lsu_fw299,11043
wire                ex1_lsu_base_lsu_fw;ex1_lsu_base_lsu_fw300,11082
wire                ex1_lsu_offset_lsu_fw;ex1_lsu_offset_lsu_fw301,11124
wire                ex1_lsu_wdata_lsu_fw;ex1_lsu_wdata_lsu_fw302,11168
wire [`LSOC1K_MDU_CODE_BIT-1:0] ex1_mdu_op;ex1_mdu_op304,11213
wire [`GRLEN-1:0]   ex1_mdu_a;ex1_mdu_a305,11258
wire [`GRLEN-1:0]   ex1_mdu_b;   ex1_mdu_b306,11290
wire [`LSOC1K_LSU_CODE_BIT-1:0] ex1_lsu_op; ex1_lsu_op308,11327
wire [`GRLEN-1:0]   ex1_lsu_base;ex1_lsu_base309,11373
wire [`GRLEN-1:0]   ex1_lsu_offset;ex1_lsu_offset310,11408
wire [`GRLEN-1:0]   ex1_lsu_wdata;ex1_lsu_wdata311,11445
wire                ex1_port0_branch_port;ex1_port0_branch_port313,11483
wire [`GRLEN-1:0]   ex1_port0_branch_target;ex1_port0_branch_target314,11527
wire                ex1_port0_branch_taken;ex1_port0_branch_taken315,11573
wire                ex1_port1_branch_port;ex1_port1_branch_port317,11620
wire [`GRLEN-1:0]   ex1_port1_branch_target;ex1_port1_branch_target318,11664
wire                ex1_port1_branch_taken;ex1_port1_branch_taken319,11710
wire [`GRLEN-1:0]   ex1_none0_result;ex1_none0_result321,11757
wire [`GRLEN-1:0]   ex1_none1_result;ex1_none1_result322,11796
wire                ex1_none0_exception;ex1_none0_exception323,11835
wire                ex1_none1_exception;ex1_none1_exception324,11877
wire [`GRLEN-1:0]   ex1_none0_csr_result;ex1_none0_csr_result325,11919
wire [`GRLEN-1:0]   ex1_none1_csr_result;ex1_none1_csr_result326,11962
wire [`GRLEN-1:0]   ex1_none0_csr_a;ex1_none0_csr_a327,12005
wire [`GRLEN-1:0]   ex1_none1_csr_a;ex1_none1_csr_a328,12043
wire [`LSOC1K_CSR_BIT-1:0]ex1_none0_csr_addr;ex1_none0_csr_addr330,12083
wire [`LSOC1K_CSR_BIT-1:0]ex1_none1_csr_addr;ex1_none1_csr_addr331,12130
wire [`LSOC1K_CSR_CODE_BIT-1:0]ex1_none0_op;ex1_none0_op332,12177
wire [`LSOC1K_CSR_CODE_BIT-1:0]ex1_none1_op;ex1_none1_op333,12223
wire [`LSOC1K_NONE_INFO_BIT-1:0]ex1_none0_info;ex1_none0_info334,12269
wire [`LSOC1K_NONE_INFO_BIT-1:0]ex1_none1_info;ex1_none1_info335,12318
wire [`EX_SR-1 : 0] ex1_port0_src;ex1_port0_src337,12369
wire [`EX_SR-1 : 0] ex1_port1_src;ex1_port1_src338,12405
wire [4:0]          ex1_raddr0_0;ex1_raddr0_0340,12443
wire [4:0]          ex1_raddr0_1;ex1_raddr0_1341,12478
wire [4:0]          ex1_raddr1_0;ex1_raddr1_0342,12513
wire [4:0]          ex1_raddr1_1;ex1_raddr1_1343,12548
wire [4:0]          ex1_raddr2_0;ex1_raddr2_0344,12583
wire [4:0]          ex1_raddr2_1;ex1_raddr2_1345,12618
wire [`GRLEN-1:0]   ex2_port0_pc;ex2_port0_pc348,12662
wire [31:0]         ex2_port0_inst;ex2_port0_inst349,12697
wire                ex2_port0_valid;ex2_port0_valid350,12734
wire [`EX_SR-1 : 0] ex2_port0_src;ex2_port0_src351,12772
wire [4:0]          ex2_port0_rf_target;ex2_port0_rf_target352,12808
wire                ex2_port0_rf_wen;ex2_port0_rf_wen353,12850
wire                ex2_port0_type;ex2_port0_type354,12889
wire [`GRLEN-1:0]   ex2_port1_pc;ex2_port1_pc355,12926
wire [31:0]         ex2_port1_inst;ex2_port1_inst356,12961
wire                ex2_port1_valid;ex2_port1_valid357,12998
wire [`EX_SR-1 : 0] ex2_port1_src;ex2_port1_src358,13036
wire [4:0]          ex2_port1_rf_target;ex2_port1_rf_target359,13072
wire                ex2_port1_rf_wen;ex2_port1_rf_wen360,13114
wire                ex2_port1_type;ex2_port1_type361,13153
wire                ex2_port2_type;ex2_port2_type362,13190
wire                ex2_port0_ll;ex2_port0_ll364,13229
wire                ex2_port0_sc;ex2_port0_sc365,13264
wire                ex2_port1_ll;ex2_port1_ll366,13299
wire                ex2_port1_sc;ex2_port1_sc367,13334
wire [`GRLEN-1:0]   ex2_lsu_fw_data;ex2_lsu_fw_data369,13371
wire                ex2_rdata0_0_lsu_fw;ex2_rdata0_0_lsu_fw370,13409
wire                ex2_rdata0_1_lsu_fw;ex2_rdata0_1_lsu_fw371,13451
wire                ex2_rdata1_0_lsu_fw;ex2_rdata1_0_lsu_fw372,13493
wire                ex2_rdata1_1_lsu_fw;ex2_rdata1_1_lsu_fw373,13535
wire                ex2_bru_a_lsu_fw;ex2_bru_a_lsu_fw374,13577
wire                ex2_bru_b_lsu_fw;ex2_bru_b_lsu_fw375,13616
wire [2:0]          ex2_lsu_shift;ex2_lsu_shift377,13657
wire [`LSOC1K_LSU_CODE_BIT-1:0] ex2_lsu_op;ex2_lsu_op378,13693
wire [`GRLEN-1:0]   ex2_lsu_wdata;ex2_lsu_wdata379,13738
wire                ex2_lsu_recv;ex2_lsu_recv380,13774
wire                      bru_valid  ;bru_valid382,13811
wire [`GRLEN-1:0]         bru_pc     ;bru_pc383,13851
wire [`LSOC1K_PRU_HINT:0] bru_hint   ;bru_hint384,13891
wire                      bru_sign   ;bru_sign385,13931
wire                      bru_taken  ;bru_taken386,13971
wire                      bru_link   ;bru_link387,14011
wire                      bru_jrra   ;bru_jrra388,14051
wire                      bru_brop   ;bru_brop389,14091
wire                      bru_jrop   ;bru_jrop390,14131
wire [`GRLEN-1:0]         bru_target ;bru_target391,14171
wire [`GRLEN-1:0]         bru_link_pc;bru_link_pc392,14211
wire                      bru_delay  ;bru_delay393,14251
wire                      bru_valid_ex2  ;bru_valid_ex2395,14293
wire [`GRLEN-1:0]         bru_pc_ex2     ;bru_pc_ex2396,14337
wire [`LSOC1K_PRU_HINT:0] bru_hint_ex2   ;bru_hint_ex2397,14381
wire                      bru_sign_ex2   ;bru_sign_ex2398,14425
wire                      bru_taken_ex2  ;bru_taken_ex2399,14469
wire                      bru_link_ex2   ;bru_link_ex2400,14513
wire                      bru_jrra_ex2   ;bru_jrra_ex2401,14557
wire                      bru_brop_ex2   ;bru_brop_ex2402,14601
wire                      bru_jrop_ex2   ;bru_jrop_ex2403,14645
wire [`GRLEN-1:0]         bru_target_ex2 ;bru_target_ex2404,14689
wire [`GRLEN-1:0]         bru_link_pc_ex2;bru_link_pc_ex2405,14733
wire                            ex2_bru_delay    ;ex2_bru_delay407,14779
wire [`LSOC1K_BRU_CODE_BIT-1:0] ex2_bru_op       ;ex2_bru_op408,14831
wire [`GRLEN-1:0]               ex2_bru_a        ;ex2_bru_a409,14883
wire [`GRLEN-1:0]               ex2_bru_b        ;ex2_bru_b410,14935
wire                            ex2_bru_br_taken ;ex2_bru_br_taken411,14987
wire [`GRLEN-1:0]               ex2_bru_br_target;ex2_bru_br_target412,15039
wire [`GRLEN-1:0]               ex2_bru_offset   ;ex2_bru_offset413,15091
wire [`GRLEN-1:0]               ex2_bru_link_pc  ;ex2_bru_link_pc414,15143
wire                            ex2_bru_link     ;ex2_bru_link415,15195
wire [2:0]                      ex2_bru_port     ;ex2_bru_port416,15247
wire                            ex2_bru_brop     ;ex2_bru_brop417,15299
wire                            ex2_bru_jrop     ;ex2_bru_jrop418,15351
wire                            ex2_bru_jrra     ;ex2_bru_jrra419,15403
wire                            ex2_bru_valid    ;ex2_bru_valid420,15455
wire [`LSOC1K_PRU_HINT:0]       ex2_bru_hint     ;ex2_bru_hint421,15507
wire [`GRLEN-1:0]               ex2_bru_pc       ;ex2_bru_pc422,15559
wire [`GRLEN-1:0]               ex2_port0_a;ex2_port0_a424,15613
wire [`GRLEN-1:0]               ex2_port0_b;  ex2_port0_b425,15659
wire [`LSOC1K_ALU_CODE_BIT-1:0] ex2_port0_op;ex2_port0_op426,15707
wire [`GRLEN-1:0]               ex2_port0_c;ex2_port0_c427,15754
wire                            ex2_port0_double;ex2_port0_double428,15800
wire [`GRLEN-1:0]               ex1_alu0_res;ex1_alu0_res429,15851
wire [`GRLEN-1:0]               ex2_port1_a;ex2_port1_a430,15898
wire [`GRLEN-1:0]               ex2_port1_b;  ex2_port1_b431,15944
wire [`LSOC1K_ALU_CODE_BIT-1:0] ex2_port1_op;ex2_port1_op432,15992
wire [`GRLEN-1:0]               ex2_port1_c;ex2_port1_c433,16039
wire                            ex2_port1_double;ex2_port1_double434,16085
wire [`GRLEN-1:0]               ex1_alu1_res;ex1_alu1_res435,16136
wire [`LSOC1K_MDU_CODE_BIT-1:0] ex2_mdu_op;ex2_mdu_op437,16185
wire [`GRLEN-1:0]               ex2_mdu_a;ex2_mdu_a438,16230
wire [`GRLEN-1:0]               ex2_mdu_b;ex2_mdu_b439,16274
wire                            ex1_bru_delay;                            ex1_bru_delay441,16320
wire [`LSOC1K_BRU_CODE_BIT-1:0] ex1_bru_op;ex1_bru_op442,16396
wire [`GRLEN-1:0]               ex1_bru_a;ex1_bru_a443,16441
wire [`GRLEN-1:0]               ex1_bru_b;ex1_bru_b444,16485
wire                            ex1_bru_br_taken;ex1_bru_br_taken445,16529
wire [`GRLEN-1:0]               ex1_bru_br_target;ex1_bru_br_target446,16580
wire [`LSOC1K_PRU_HINT:0]       ex1_bru_hint;ex1_bru_hint447,16632
wire                            ex1_bru_link;ex1_bru_link448,16679
wire                            ex1_bru_jrra;ex1_bru_jrra449,16726
wire                            ex1_bru_brop;ex1_bru_brop450,16773
wire                            ex1_bru_jrop;ex1_bru_jrop451,16820
wire [`GRLEN-1:0]               ex1_bru_offset;ex1_bru_offset452,16867
wire [`GRLEN-1:0]               ex1_bru_pc;ex1_bru_pc453,16916
wire [2 :0]                     ex1_bru_port;ex1_bru_port454,16961
wire                            ex1_branch_valid;ex1_branch_valid455,17008
wire [5 :0]         ex1_none0_exccode;ex1_none0_exccode457,17061
wire [5 :0]         ex1_none1_exccode;ex1_none1_exccode458,17101
wire                ex2_port0_exception;ex2_port0_exception460,17143
wire                ex2_port1_exception;ex2_port1_exception461,17185
wire [5 :0]         ex2_port0_exccode;ex2_port0_exccode462,17227
wire [5 :0]         ex2_port1_exccode;ex2_port1_exccode463,17267
wire [`GRLEN-1:0]   ex2_none0_csr_result;ex2_none0_csr_result464,17307
wire [`GRLEN-1:0]   ex2_none1_csr_result;ex2_none1_csr_result465,17350
wire [`GRLEN-1:0]   ex2_none0_result;ex2_none0_result466,17393
wire [`GRLEN-1:0]   ex2_none1_result;ex2_none1_result467,17432
wire [`LSOC1K_CSR_BIT -1:0] ex2_none0_csr_addr;ex2_none0_csr_addr469,17473
wire [`LSOC1K_CSR_BIT -1:0] ex2_none1_csr_addr;ex2_none1_csr_addr470,17522
wire [`LSOC1K_CSR_CODE_BIT-1:0]ex2_none0_op;ex2_none0_op472,17573
wire [`LSOC1K_CSR_CODE_BIT-1:0]ex2_none1_op;ex2_none1_op473,17619
wire [`LSOC1K_NONE_INFO_BIT-1:0]ex2_none0_info;ex2_none0_info474,17665
wire [`LSOC1K_NONE_INFO_BIT-1:0]ex2_none1_info;ex2_none1_info475,17714
wire                ex2_lsu_ale;     ex2_lsu_ale477,17765
wire                ex2_lsu_adem;ex2_lsu_adem478,17804
wire [`GRLEN-1:0]   lsu_badvaddr;lsu_badvaddr479,17839
wire                ex1_mul_ready;ex1_mul_ready481,17876
wire                ex2_allow_in;ex2_allow_in484,17921
wire [`GRLEN-1:0]   ex2_alu0_res;ex2_alu0_res486,17958
wire [`GRLEN-1:0]   ex2_alu1_res;ex2_alu1_res487,17993
wire [`GRLEN-1:0]   ex2_lsu_res;ex2_lsu_res488,18028
wire [`GRLEN-1:0]   ex2_mul_res;ex2_mul_res489,18062
wire [`GRLEN-1:0]   ex2_div_res;ex2_div_res490,18096
wire [`LSOC1K_CSR_BIT -1:0] wb_port0_csr_addr;wb_port0_csr_addr492,18132
wire [`LSOC1K_CSR_BIT -1:0] wb_port1_csr_addr;wb_port1_csr_addr493,18180
wire                wb_port0_rf_res_lsu;wb_port0_rf_res_lsu495,18230
wire                wb_port1_rf_res_lsu;wb_port1_rf_res_lsu496,18272
wire [`GRLEN-1:0]   wb_lsu_res;wb_lsu_res497,18314
wire [`GRLEN-1:0]   wb_port0_csr_result;wb_port0_csr_result498,18347
wire [`GRLEN-1:0]   wb_port1_csr_result;wb_port1_csr_result499,18389
wire                wb_port0_esubcode;wb_port0_esubcode500,18431
wire                wb_port1_esubcode;wb_port1_esubcode501,18471
wire [`GRLEN-1:0]   wb_cache_taglo;wb_cache_taglo502,18511
wire [`GRLEN-1:0]   wb_cache_taghi;wb_cache_taghi503,18548
wire [`GRLEN-1:0]   wb_cache_datalo;wb_cache_datalo504,18585
wire [`GRLEN-1:0]   wb_cache_datahi;wb_cache_datahi505,18623
wire [`LSOC1K_CSR_CODE_BIT-1:0]wb_none0_op;wb_none0_op507,18663
wire [`LSOC1K_CSR_CODE_BIT-1:0]wb_none1_op;wb_none1_op508,18708
wire [`LSOC1K_NONE_INFO_BIT-1:0]wb_none0_info;wb_none0_info509,18753
wire [`LSOC1K_NONE_INFO_BIT-1:0]wb_none1_info;wb_none1_info510,18801
wire                wb_allow_in;wb_allow_in513,18857
wire [31:0]         wb_port0_inst;wb_port0_inst515,18893
wire [`GRLEN-1:0]   wb_port0_pc;wb_port0_pc516,18929
wire [`EX_SR-1 : 0] wb_port0_src;wb_port0_src517,18963
wire                wb_port0_valid;wb_port0_valid518,18998
wire [4:0]          wb_port0_rf_target;wb_port0_rf_target519,19035
wire                wb_port0_rf_wen;wb_port0_rf_wen520,19076
wire [`GRLEN-1:0]   wb_port0_rf_result;wb_port0_rf_result521,19114
wire                wb_port0_exception;wb_port0_exception522,19155
wire [5 : 0]        wb_port0_exccode;wb_port0_exccode523,19196
wire                wb_port0_eret;wb_port0_eret524,19235
wire [31:0]         wb_port1_inst;wb_port1_inst526,19273
wire [`GRLEN-1:0]   wb_port1_pc;wb_port1_pc527,19309
wire [`EX_SR-1 : 0] wb_port1_src;wb_port1_src528,19343
wire                wb_port1_valid;wb_port1_valid529,19378
wire [4:0]          wb_port1_rf_target;wb_port1_rf_target530,19415
wire                wb_port1_rf_wen;wb_port1_rf_wen531,19456
wire [`GRLEN-1:0]   wb_port1_rf_result;wb_port1_rf_result532,19494
wire                wb_port1_exception;wb_port1_exception533,19535
wire [5 :0]         wb_port1_exccode;wb_port1_exccode534,19576
wire                wb_port1_eret;wb_port1_eret535,19615
wire                wb_port2_valid;wb_port2_valid537,19653
wire                wb_port0_ll;wb_port0_ll539,19692
wire                wb_port0_sc;wb_port0_sc540,19726
wire                wb_port1_ll;wb_port1_ll541,19760
wire                wb_port1_sc;wb_port1_sc542,19794
wire                      wb_branch_link;wb_branch_link544,19830
wire [2:0]                wb_bru_port;wb_bru_port545,19873
wire                      wb_branch_brop;wb_branch_brop546,19913
wire                      wb_branch_jrop;wb_branch_jrop547,19956
wire                      wb_branch_jrra;wb_branch_jrra548,19999
wire                      wb_branch_valid;wb_branch_valid549,20042
wire [`LSOC1K_PRU_HINT:0] wb_bru_hint;wb_bru_hint550,20086
wire                      wb_bru_br_taken;wb_bru_br_taken551,20126
wire [`GRLEN-1:0]         wb_bru_pc;wb_bru_pc552,20170
wire [`GRLEN-1:0]         wb_bru_link_pc;wb_bru_link_pc553,20208
wire                      wb_valid    ;wb_valid555,20253
wire                      wb_link     ;wb_link556,20294
wire [`GRLEN-1:0]         wb_link_pc  ;wb_link_pc557,20335
wire                      wb_jrra     ;wb_jrra558,20376
wire                      wb_jrop     ;wb_jrop559,20417
wire                      wb_brop     ;wb_brop560,20458
wire                      wb_exception;wb_exception562,20542
wire [5 :0]               wb_exccode  ;wb_exccode563,20583
wire                      wb_esubcode ;wb_esubcode564,20624
wire [`GRLEN-1:0]         wb_badvaddr ;wb_badvaddr565,20665
wire [31:0]               wb_badinstr ;wb_badinstr566,20706
wire [`GRLEN-1:0]         wb_epc      ;wb_epc567,20747
wire [`GRLEN-1:0]         wb_pc       ;wb_pc568,20788
wire [`LSOC1K_PRU_HINT:0] wb_hint     ;wb_hint569,20829
wire                      wb_taken    ;wb_taken570,20870
wire                      wb_cancel   ;wb_cancel571,20911
wire [`GRLEN-1:0]         wb_target   ;wb_target572,20952
wire [`GRLEN-1:0]         badvaddr_ex2;badvaddr_ex2573,20993
wire                      badvaddr_ex2_valid;badvaddr_ex2_valid574,21034
wire                csr_tlbp;csr_tlbp576,21083
wire [`GRLEN-1:0]   csr_tlbop_index;csr_tlbop_index577,21114
wire                csr_tlbr;csr_tlbr578,21152
wire [`CACHE_OPNUM-1:0] cp0_cache_op_1;cp0_cache_op_1580,21185
wire [`CACHE_OPNUM-1:0] cp0_cache_op_2;cp0_cache_op_2581,21226
wire [`GRLEN-1:0]       cp0_cache_taglo;cp0_cache_taglo582,21267
wire [`GRLEN-1:0]       cp0_cache_taghi;cp0_cache_taghi583,21309
wire [`GRLEN-1:0]       cp0_cache_datalo;cp0_cache_datalo584,21351
wire [`GRLEN-1:0]       cp0_cache_datahi;cp0_cache_datahi585,21394
wire  [`GRLEN-1:0]  csr_rdata;csr_rdata588,21446
wire  [`LSOC1K_CSR_BIT-1 :0] csr_raddr;csr_raddr589,21478
wire                except_shield;except_shield590,21519
wire                int_except;int_except591,21555
wire                cp0_status_erl;cp0_status_erl592,21588
wire                cp0_status_exl;cp0_status_exl593,21625
wire                cp0_status_bev;cp0_status_bev594,21662
wire                cp0_cause_iv;cp0_cause_iv595,21699
wire  [ 2:0]        cp0_config_k0;cp0_config_k0596,21734
wire  [17:0]        cp0_ebase_exceptionbase;cp0_ebase_exceptionbase597,21770
wire  [`GRLEN-1:0]  cp0_epc;cp0_epc598,21816
wire  [`GRLEN-1:0]  eret_epc;eret_epc599,21846
wire  [`GRLEN-1:0]  csr_ebase;csr_ebase600,21877
wire [`LSOC1K_CSR_OUTPUT_BIT-1:0] csr_output;csr_output602,21911
wire        tlb_recv           ;tlb_recv605,21968
wire [`LSOC1K_TLB_CODE_BIT-1:0] tlb_op   ;tlb_op606,22002
wire        tlb_finish         ;tlb_finish607,22046
wire [`GRLEN-1:0] tlb2cp0_index      ;tlb2cp0_index609,22082
wire [`GRLEN-1:0] tlb2cp0_entryhi    ;tlb2cp0_entryhi610,22122
wire [`GRLEN-1:0] tlb2cp0_entrylo0   ;tlb2cp0_entrylo0611,22162
wire [`GRLEN-1:0] tlb2cp0_entrylo1   ;tlb2cp0_entrylo1612,22202
wire [`GRLEN-1:0] tlb2cp0_asid       ;tlb2cp0_asid613,22242
wire [`GRLEN-1:0] cp02tlb_index      ;cp02tlb_index615,22314
wire [`GRLEN-1:0] cp02tlb_entryhi    ;cp02tlb_entryhi616,22354
wire [`GRLEN-1:0] cp02tlb_entrylo0   ;cp02tlb_entrylo0617,22394
wire [`GRLEN-1:0] cp02tlb_entrylo1   ;cp02tlb_entrylo1618,22434
wire [`GRLEN-1:0] cp02tlb_asid       ;cp02tlb_asid619,22474
wire [5       :0] cp02tlb_ecode      ;cp02tlb_ecode620,22514
wire [`GRLEN-1:0]         bru_target_input  = ex1_bru_delay ? bru_target_ex2  : bru_target ;bru_target_input622,22556
wire [`GRLEN-1:0]         bru_pc_input      = ex1_bru_delay ? bru_pc_ex2      : bru_pc     ;      bru_pc_input623,22650
wire [`LSOC1K_PRU_HINT:0] bru_hint_input    = ex1_bru_delay ? bru_hint_ex2    : bru_hint   ;bru_hint_input624,22750
wire                      bru_sign_input    = ex1_bru_delay ? bru_sign_ex2    : bru_sign   ;bru_sign_input625,22844
wire                      bru_taken_input   = ex1_bru_delay ? bru_taken_ex2   : bru_taken  ;bru_taken_input626,22938
wire                      bru_brop_input    = ex1_bru_delay ? bru_brop_ex2    : bru_brop   ;bru_brop_input627,23032
wire                      bru_jrop_input    = ex1_bru_delay ? bru_jrop_ex2    : bru_jrop   ;bru_jrop_input628,23126
wire                      bru_jrra_input    = ex1_bru_delay ? bru_jrra_ex2    : bru_jrra   ;bru_jrra_input629,23220
wire                      bru_link_input    = ex1_bru_delay ? bru_link_ex2    : bru_link   ;bru_link_input630,23314
wire [`GRLEN-1:0]         bru_link_pc_input = ex1_bru_delay ? bru_link_pc_ex2 : bru_link_pc;bru_link_pc_input631,23408
wire                      bru_cancel_input  = bru_cancel_ex2 || bru_cancel;bru_cancel_input632,23502
wire               data_req       ;data_req635,23606
wire  [`GRLEN-1:0] data_pc        ;data_pc636,23643
wire               data_wr        ;data_wr637,23680
wire  [7 :0]       data_wstrb     ;data_wstrb639,23730
wire  [3 :0]       data_wstrb     ;data_wstrb641,23780
wire  [`GRLEN-1:0] data_addr      ;data_addr643,23825
wire               data_cancel_ex2;data_cancel_ex2644,23862
wire               data_cancel    ;data_cancel645,23899
wire  [`GRLEN-1:0] data_wdata     ;data_wdata646,23936
wire               data_recv      ;data_recv647,23973
wire               data_prefetch  ;data_prefetch648,24010
wire               data_ll        ;data_ll649,24047
wire               data_sc        ;data_sc650,24084
wire  [`GRLEN-1:0] data_rdata     ;data_rdata652,24123
wire               data_addr_ok   ;data_addr_ok653,24160
wire               data_data_ok   ;data_data_ok654,24197
wire  [ 5:0]       data_exccode   ;data_exccode655,24234
wire               data_exception ;data_exception656,24271
wire  [`GRLEN-1:0] data_badvaddr  ;data_badvaddr657,24308
wire               data_req_empty ;data_req_empty658,24345
wire               data_scsucceed ;data_scsucceed659,24382
wire              mul_valid    ;mul_valid1286,53649
wire [`GRLEN-1:0] mul_a        ;mul_a1287,53683
wire [`GRLEN-1:0] mul_b        ;mul_b1288,53717
wire              mul_signed   ;mul_signed1289,53751
wire              mul_double   ;mul_double1290,53785
wire              mul_hi       ;mul_hi1291,53819
wire              mul_short    ;mul_short1292,53853
wire              ex2_mul_ready; // multiplier removedex2_mul_ready1293,53887
wire [63:0] mul_a_input = {32'b0,mul_a};mul_a_input1317,54650
wire [63:0] mul_b_input = {32'b0,mul_b};mul_b_input1318,54692
wire [63:0] mul_res_output;mul_res_output1319,54734
wire              div_valid    ;div_valid1343,55496
wire [`GRLEN-1:0] div_a        ;div_a1344,55530
wire [`GRLEN-1:0] div_b        ;div_b1345,55564
wire              div_signed   ;div_signed1346,55598
wire              div_double   ;div_double1347,55632
wire              div_mod      ;div_mod1348,55666
wire              ex1_div_ready;ex1_div_ready1349,55700
wire [31:0] badinstr_temp;badinstr_temp1827,76232
wire [`GRLEN-1:0] wb_tlbr_entrance;wb_tlbr_entrance1828,76260
wire [`GRLEN-1:0] csr_dir_map_win0;csr_dir_map_win01962,82011
wire [`GRLEN-1:0] csr_dir_map_win1;csr_dir_map_win11963,82048
wire [`GRLEN-1:0] csr_crmd;csr_crmd1964,82085
  wire [       5:0] csr_pgsize_ftps;csr_pgsize_ftps1966,82127

lsoc1000_stage_de1.v,3704
module lsoc1000_stage_de1(lsoc1000_stage_de14,26
    input               clk,clk5,54
    input               resetn,input6,84
    input               allow_in,allow_in7,117
    input                      de1_port0_valid,input9,166
    input [`GRLEN-1:0]         de1_port0_pc,de1_port0_pc10,215
    input [31:0]               de1_port0_inst,input11,261
    input [`GRLEN-3:0]         de1_port0_br_target,de1_port0_br_target12,309
    input                      de1_port0_br_taken,input13,362
    input                      de1_port0_exception,de1_port0_exception14,414
    input [5 :0]               de1_port0_exccode,input15,467
    input [`LSOC1K_PRU_HINT:0] de1_port0_hint,de1_port0_hint16,518
    input                      de1_port0_robr,input17,566
    input                      de1_port1_valid,de1_port1_valid19,628
    input [`GRLEN-1:0]         de1_port1_pc,input20,677
    input [31:0]               de1_port1_inst,de1_port1_inst21,723
    input [`GRLEN-3:0]         de1_port1_br_target,input22,771
    input                      de1_port1_br_taken,de1_port1_br_taken23,824
    input                      de1_port1_exception,input24,876
    input [5 :0]               de1_port1_exccode,de1_port1_exccode25,929
    input [`LSOC1K_PRU_HINT:0] de1_port1_hint,input26,980
    input                      de1_port1_robr,de1_port1_robr27,1028
    input                      de1_port2_valid,input29,1090
    input [`GRLEN-1:0]         de1_port2_pc,de1_port2_pc30,1139
    input [31:0]               de1_port2_inst,input31,1185
    input [`GRLEN-3:0]         de1_port2_br_target,de1_port2_br_target32,1233
    input                      de1_port2_br_taken,input33,1286
    input                      de1_port2_exception,de1_port2_exception34,1338
    input [5 :0]               de1_port2_exccode,input35,1391
    input [`LSOC1K_PRU_HINT:0] de1_port2_hint,de1_port2_hint36,1442
    input                      de1_port2_robr,input37,1490
    output                      de2_port0_valid,de2_port0_valid39,1552
    output [31:0]               de2_port0_inst,output40,1602
    output [`GRLEN-1:0]         de2_port0_pc,de2_port0_pc41,1651
    output                      de2_port0_exception,output42,1698
    output [5 :0]               de2_port0_exccode,de2_port0_exccode43,1752
    output [`GRLEN-3:0]         de2_port0_br_target,output44,1804
    output                      de2_port0_br_taken,de2_port0_br_taken45,1858
    output [`LSOC1K_PRU_HINT:0] de2_port0_hint,output46,1911
    output                      de2_port1_valid,de2_port1_valid48,1974
    output [31:0]               de2_port1_inst,output49,2024
    output [`GRLEN-1:0]         de2_port1_pc,de2_port1_pc50,2073
    output                      de2_port1_exception,output51,2120
    output [5 :0]               de2_port1_exccode,de2_port1_exccode52,2174
    output [`GRLEN-3:0]         de2_port1_br_target,output53,2226
    output                      de2_port1_br_taken,de2_port1_br_taken54,2280
    output [`LSOC1K_PRU_HINT:0] de2_port1_hint,output55,2333
    output                      de2_port2_valid,de2_port2_valid57,2396
    output [31:0]               de2_port2_inst,output58,2446
    output [`GRLEN-1:0]         de2_port2_pc,de2_port2_pc59,2495
    output                      de2_port2_exception,output60,2542
    output [5 :0]               de2_port2_exccode,de2_port2_exccode61,2596
    output [`GRLEN-3:0]         de2_port2_br_target,output62,2648
    output                      de2_port2_br_taken,de2_port2_br_taken63,2702
    output [`LSOC1K_PRU_HINT:0] de2_port2_hintoutput64,2755
wire rst = !resetn;rst68,2820

lsoc1000_stage_de2.v,19213
module lsoc1000_stage_de2(lsoc1000_stage_de25,49
    input               clk,clk6,77
    input               resetn,input7,107
    input               exception,exception9,157
    input               eret,input10,193
    input               int_except,int_except11,224
    input               bru_cancel,input13,282
    input               wb_cancel,wb_cancel14,319
    input [`LSOC1K_CSR_OUTPUT_BIT-1:0] csr_output,input16,375
    output              de2_allow_in,de2_allow_in18,443
    output [ 2:0]       de2_accept,output19,482
    input                      de2_port0_valid,de2_port0_valid21,533
    input [`GRLEN-1:0]         de2_port0_pc,input22,582
    input [31:0]               de2_port0_inst,de2_port0_inst23,628
    input [`GRLEN-3:0]         de2_port0_br_target,input24,676
    input                      de2_port0_br_taken,de2_port0_br_taken25,729
    input                      de2_port0_exception,input26,781
    input [5 :0]               de2_port0_exccode,de2_port0_exccode27,834
    input [`LSOC1K_PRU_HINT:0] de2_port0_hint,input28,885
    input                      de2_port1_valid,de2_port1_valid30,947
    input [`GRLEN-1:0]         de2_port1_pc,input31,996
    input [31:0]               de2_port1_inst,de2_port1_inst32,1042
    input [`GRLEN-3:0]         de2_port1_br_target,input33,1090
    input                      de2_port1_br_taken,de2_port1_br_taken34,1143
    input                      de2_port1_exception,input35,1195
    input [5 :0]               de2_port1_exccode,de2_port1_exccode36,1248
    input [`LSOC1K_PRU_HINT:0] de2_port1_hint,input37,1299
    input                      de2_port2_valid,de2_port2_valid39,1361
    input [`GRLEN-1:0]         de2_port2_pc,input40,1410
    input [31:0]               de2_port2_inst,de2_port2_inst41,1456
    input [`GRLEN-3:0]         de2_port2_br_target,input42,1504
    input                      de2_port2_br_taken,de2_port2_br_taken43,1557
    input                      de2_port2_exception,input44,1609
    input [5 :0]               de2_port2_exccode,de2_port2_exccode45,1662
    input [`LSOC1K_PRU_HINT:0] de2_port2_hint,input46,1713
    input                      data_mshr_empty,data_mshr_empty48,1782
    input                      ex1_port0_valid,input49,1831
    input                      ex1_port1_valid,ex1_port1_valid50,1880
    input                      ex2_port0_valid,input51,1929
    input                      ex2_port1_valid,ex2_port1_valid52,1978
    input                      wb_port0_valid ,input53,2027
    input                      wb_port1_valid ,wb_port1_valid54,2076
    input                                   is_allow_in,input56,2142
    output                                  is_port0_valid,is_port0_valid58,2214
    output reg [31:0]                       is_port0_inst,output59,2275
    output reg [`GRLEN-1:0]                 is_port0_pc,reg60,2335
    output reg [`LSOC1K_DECODE_RES_BIT-1:0] is_port0_op,reg61,2393
    output reg                              is_port0_exception,reg62,2451
    output reg [5 :0]                       is_port0_exccode,reg63,2516
    output reg [`GRLEN-3:0]                 is_port0_br_target,reg64,2579
    output reg                              is_port0_br_taken,reg65,2644
    output reg                              is_port0_rf_wen,reg66,2708
    output reg [4:0]                        is_port0_rf_target,reg67,2770
    output reg [`LSOC1K_PRU_HINT:0]         is_port0_hint,reg68,2835
    output                                  is_port1_valid,is_port1_valid71,2979
    output reg [31:0]                       is_port1_inst,output72,3040
    output reg [`GRLEN-1:0]                 is_port1_pc,reg73,3100
    output reg [`LSOC1K_DECODE_RES_BIT-1:0] is_port1_op,reg74,3158
    output reg                              is_port1_exception,reg75,3216
    output reg [5 :0]                       is_port1_exccode,reg76,3281
    output reg [`GRLEN-3:0]                 is_port1_br_target,reg77,3344
    output reg                              is_port1_br_taken,reg78,3409
    output reg                              is_port1_rf_wen,reg79,3473
    output reg [4:0]                        is_port1_rf_target,reg80,3535
    output reg [`LSOC1K_PRU_HINT:0]         is_port1_hint,reg81,3600
    output                                  is_port2_valid,is_port2_valid84,3743
    output reg                              is_port2_app,output85,3804
    output reg                              is_port2_id,reg86,3863
    output reg [31:0]                       is_port2_inst,reg87,3921
    output reg [`GRLEN-1:0]                 is_port2_pc,reg88,3981
    output reg [`LSOC1K_DECODE_RES_BIT-1:0] is_port2_op,reg89,4039
    output reg                              is_port2_exception,reg90,4097
    output reg [5 :0]                       is_port2_exccode,reg91,4162
    output reg [`GRLEN-3:0]                 is_port2_br_target,reg92,4225
    output reg                              is_port2_br_taken,reg93,4290
    output reg [`LSOC1K_PRU_HINT:0]         is_port2_hintreg94,4354
wire rst = !resetn;rst98,4430
wire fuse_happen;fuse_happen99,4451
reg  valid0;valid0100,4470
reg  valid1;valid1101,4484
reg  valid2;valid2102,4498
wire [`LSOC1K_DECODE_RES_BIT-1:0] port0_op;port0_op103,4512
wire [`LSOC1K_DECODE_RES_BIT-1:0] port1_op;port1_op104,4557
wire [`LSOC1K_DECODE_RES_BIT-1:0] port2_op;port2_op105,4602
wire [`FUSE_INFO_BIT-1:0] port0_fuse_info;port0_fuse_info106,4647
wire [`FUSE_INFO_BIT-1:0] port1_fuse_info;port1_fuse_info107,4691
wire rf_wen0 = port0_op[`LSOC1K_GR_WEN];rf_wen0115,4976
wire rf_wen1 = port1_op[`LSOC1K_GR_WEN] || port0_op[`LSOC1K_RDTIME];rf_wen1116,5018
wire rf_wen2 = port2_op[`LSOC1K_GR_WEN];rf_wen2117,5088
wire [4:0] waddr0 = (port0_op[`LSOC1K_BRU_RELATED] && (port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_BL)) ? 5'd1 : `GET_RD(de2_port0_inst);waddr0119,5132
wire [4:0] waddr1 = (port0_op[`LSOC1K_RDTIME] && de2_port0_valid) ? `GET_RJ(de2_port0_inst) : (port1_op[`LSOC1K_BRU_RELATED] && (port1_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_BL)) ? 5'd1 : `GET_RD(de2_port1_inst);// rdtime has priority because original port1 inst may be invalid even incorrectwaddr1120,5269
wire [4:0] waddr2 = (port2_op[`LSOC1K_BRU_RELATED] && (port2_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_BL)) ? 5'd1 : `GET_RD(de2_port2_inst);waddr2121,5560
wire port0_fpd = !csr_output[`LSOC1K_CSR_OUTPUT_EUEN_FPE] && port0_op[`LSOC1K_FLOAT];port0_fpd125,5731
wire port1_fpd = !csr_output[`LSOC1K_CSR_OUTPUT_EUEN_FPE] && port1_op[`LSOC1K_FLOAT];port1_fpd126,5818
wire port2_fpd = !csr_output[`LSOC1K_CSR_OUTPUT_EUEN_FPE] && port2_op[`LSOC1K_FLOAT];port2_fpd127,5905
wire port0_ipe = ((csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] == 2'd1) && csr_output[`LSOC1K_CSR_OUTPUT_MISC_DRDTL1] && port0_op[`LSOC1K_RDTIME]) ||port0_ipe130,6007
wire port1_ipe = ((csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] == 2'd1) && csr_output[`LSOC1K_CSR_OUTPUT_MISC_DRDTL1] && port1_op[`LSOC1K_RDTIME]) ||port1_ipe133,6447
wire port2_ipe = ((csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] == 2'd1) && csr_output[`LSOC1K_CSR_OUTPUT_MISC_DRDTL1] && port2_op[`LSOC1K_RDTIME]) ||port2_ipe136,6887
wire port0_ipe = 1'B0;//(csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] != 2'd0) && (port0_op[`LSOC1K_CSR_READ] || port0_op[`LSOC1K_CACHE_RELATED] || port0_op[`LSOC1K_TLB_RELATED] || port0_op[`LSOC1K_WAIT] || port0_op[`LSOC1K_ERET]);port0_ipe140,7340
wire port1_ipe = 1'B0;//(csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] != 2'd0) && (port1_op[`LSOC1K_CSR_READ] || port1_op[`LSOC1K_CACHE_RELATED] || port1_op[`LSOC1K_TLB_RELATED] || port1_op[`LSOC1K_WAIT] || port1_op[`LSOC1K_ERET]);port1_ipe141,7568
wire port2_ipe =1'B0;// (csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] != 2'd0) && (port2_op[`LSOC1K_CSR_READ] || port2_op[`LSOC1K_CACHE_RELATED] || port2_op[`LSOC1K_TLB_RELATED] || port2_op[`LSOC1K_WAIT] || port2_op[`LSOC1K_ERET]);port2_ipe142,7796
wire port0_exception = de2_port0_exception   || port0_op[`LSOC1K_SYSCALL] || port0_op[`LSOC1K_BREAK ] || port0_op[`LSOC1K_INE] ||port0_exception146,8036
wire port1_exception = de2_port1_exception   || port1_op[`LSOC1K_SYSCALL] || port1_op[`LSOC1K_BREAK ] || port1_op[`LSOC1K_INE] ||port1_exception148,8229
wire port2_exception = de2_port2_exception   || port2_op[`LSOC1K_SYSCALL] || port2_op[`LSOC1K_BREAK ] || port2_op[`LSOC1K_INE] ||port2_exception150,8408
wire [5:0] port0_exccode = int_except                ? `EXC_INT          :port0_exccode153,8589
wire [5:0] port1_exccode = de2_port1_exception       ? de2_port1_exccode : port1_exccode160,9122
wire [5:0] port2_exccode = de2_port2_exception       ? de2_port2_exccode : port2_exccode166,9579
wire triple_read_0  = (port0_op[`LSOC1K_TRIPLE_READ] && de2_port0_valid);triple_read_0174,10053
wire triple_read_1  = (port1_op[`LSOC1K_TRIPLE_READ] && de2_port1_valid);triple_read_1175,10128
wire triple_read_2  = (port2_op[`LSOC1K_TRIPLE_READ] && de2_port2_valid);triple_read_2176,10203
wire raddr0_0_valid = port0_op[`LSOC1K_RJ_READ] || port0_op[`LSOC1K_RD2RJ  ];raddr0_0_valid178,10280
wire raddr0_1_valid = port0_op[`LSOC1K_RK_READ] || port0_op[`LSOC1K_RD_READ];raddr0_1_valid179,10359
wire raddr1_0_valid = port1_op[`LSOC1K_RJ_READ] || port1_op[`LSOC1K_RD2RJ  ];raddr1_0_valid180,10438
wire raddr1_1_valid = port1_op[`LSOC1K_RK_READ] || port1_op[`LSOC1K_RD_READ];raddr1_1_valid181,10517
wire raddr2_0_valid = port2_op[`LSOC1K_RJ_READ] || port2_op[`LSOC1K_RD2RJ  ];raddr2_0_valid182,10596
wire raddr2_1_valid = port2_op[`LSOC1K_RK_READ] || port2_op[`LSOC1K_RD_READ];raddr2_1_valid183,10675
wire [4:0] raddr0_0 = port0_op[`LSOC1K_RD2RJ  ] ? `GET_RD(de2_port0_inst) : `GET_RJ(de2_port0_inst);raddr0_0185,10756
wire [4:0] raddr0_1 = port0_op[`LSOC1K_RD_READ] ? `GET_RD(de2_port0_inst) : port0_op[`LSOC1K_RK_READ] ? `GET_RK(de2_port0_inst) : 5'd0;raddr0_1186,10858
wire [4:0] raddr1_0 = port1_op[`LSOC1K_RD2RJ  ] ? `GET_RD(de2_port1_inst) : `GET_RJ(de2_port1_inst);raddr1_0187,10995
wire [4:0] raddr1_1 = port1_op[`LSOC1K_RD_READ] ? `GET_RD(de2_port1_inst) : port1_op[`LSOC1K_RK_READ] ? `GET_RK(de2_port1_inst) : 5'd0;raddr1_1188,11097
wire [4:0] raddr2_0 = port2_op[`LSOC1K_RD2RJ  ] ? `GET_RD(de2_port2_inst) : `GET_RJ(de2_port2_inst);raddr2_0189,11234
wire [4:0] raddr2_1 = port2_op[`LSOC1K_RD_READ] ? `GET_RD(de2_port2_inst) : port2_op[`LSOC1K_RK_READ] ? `GET_RK(de2_port2_inst) : 5'd0;raddr2_1190,11336
wire [4:0] stx_read = `GET_RK(de2_port1_inst);stx_read191,11473
wire data_crash_01 =   (((raddr1_0 == waddr0) && raddr1_0_valid) || ((raddr1_1 == waddr0) && raddr1_1_valid) || ((stx_read == waddr0) && triple_read_1) ) data_crash_01193,11523
wire data_crash_02 =   (((raddr2_0 == waddr0) && raddr2_0_valid) || ((raddr2_1 == waddr0) && raddr2_1_valid)) data_crash_02196,11753
wire data_crash_12 =   (((raddr2_0 == waddr1) && raddr2_0_valid) || ((raddr2_1 == waddr1) && raddr2_1_valid)) data_crash_12199,11939
wire port0_csr_write = port0_op[`LSOC1K_CSR_WRITE] || port0_op[`LSOC1K_CACHE_RELATED];port0_csr_write203,12142
wire port0_csr_read  = port0_op[`LSOC1K_CSR_READ ] || port0_op[`LSOC1K_ERET] || port0_op[`LSOC1K_CACHE_RELATED]; // raddr or waddr refers to cp0 regsport0_csr_read204,12230
wire port1_csr_write = port1_op[`LSOC1K_CSR_WRITE] || port1_op[`LSOC1K_CACHE_RELATED];port1_csr_write205,12381
wire port1_csr_read  = port1_op[`LSOC1K_CSR_READ ] || port1_op[`LSOC1K_ERET] || port1_op[`LSOC1K_CACHE_RELATED];port1_csr_read206,12469
wire port2_csr_write = port2_op[`LSOC1K_CSR_WRITE] || port2_op[`LSOC1K_CACHE_RELATED];port2_csr_write207,12583
wire port2_csr_read  = port2_op[`LSOC1K_CSR_READ ] || port2_op[`LSOC1K_ERET] || port2_op[`LSOC1K_CACHE_RELATED];port2_csr_read208,12671
wire port0_csr_related = port0_op[`LSOC1K_CSR_RELATED] || port0_op[`LSOC1K_CACHE_RELATED] || port0_op[`LSOC1K_ERET];port0_csr_related210,12787
wire port1_csr_related = port1_op[`LSOC1K_CSR_RELATED] || port1_op[`LSOC1K_CACHE_RELATED] || port1_op[`LSOC1K_ERET];port1_csr_related211,12905
wire port2_csr_related = port2_op[`LSOC1K_CSR_RELATED] || port2_op[`LSOC1K_CACHE_RELATED] || port2_op[`LSOC1K_ERET];port2_csr_related212,13023
wire port0_tlb_related = port0_op[`LSOC1K_TLB_RELATED];port0_tlb_related214,13143
wire port1_tlb_related = port1_op[`LSOC1K_TLB_RELATED];port1_tlb_related215,13200
wire port2_tlb_related = port2_op[`LSOC1K_TLB_RELATED];port2_tlb_related216,13257
wire port0_cache_related = port0_op[`LSOC1K_CACHE_RELATED];port0_cache_related218,13316
wire port1_cache_related = port1_op[`LSOC1K_CACHE_RELATED];port1_cache_related219,13377
wire port2_cache_related = port2_op[`LSOC1K_CACHE_RELATED];port2_cache_related220,13438
wire port0_lsu_related = port0_op[`LSOC1K_LSU_RELATED] || port0_tlb_related || port0_cache_related;port0_lsu_related222,13501
wire port1_lsu_related = port1_op[`LSOC1K_LSU_RELATED] || port1_tlb_related || port1_cache_related;port1_lsu_related223,13602
wire port2_lsu_related = port2_op[`LSOC1K_LSU_RELATED] || port1_tlb_related || port1_cache_related;port2_lsu_related224,13703
wire port0_mul_related = port0_op[`LSOC1K_MUL_RELATED];port0_mul_related226,13806
wire port1_mul_related = port1_op[`LSOC1K_MUL_RELATED];port1_mul_related227,13863
wire port2_mul_related = port2_op[`LSOC1K_MUL_RELATED];port2_mul_related228,13920
wire port0_div_related = port0_op[`LSOC1K_DIV_RELATED];port0_div_related230,13979
wire port1_div_related = port1_op[`LSOC1K_DIV_RELATED];port1_div_related231,14036
wire port2_div_related = port2_op[`LSOC1K_DIV_RELATED];port2_div_related232,14093
wire port0_bru_related = port0_op[`LSOC1K_BRU_RELATED];port0_bru_related234,14152
wire port1_bru_related = port1_op[`LSOC1K_BRU_RELATED];port1_bru_related235,14209
wire port2_bru_related = port2_op[`LSOC1K_BRU_RELATED];port2_bru_related236,14266
wire csr_crash_01   = (port0_csr_related || port0_tlb_related) && (port1_csr_related || port1_tlb_related);csr_crash_01238,14325
wire csr_crash_02   = (port0_csr_related || port0_tlb_related) && (port2_csr_related || port2_tlb_related);csr_crash_02239,14434
wire csr_crash_12   = (port1_csr_related || port1_tlb_related) && (port2_csr_related || port2_tlb_related);csr_crash_12240,14543
wire unit_crash_01  = ((port0_lsu_related && port1_lsu_related) || (port0_bru_related && port1_bru_related) || ((port0_mul_related || port0_div_related) && (port1_mul_related || port1_div_related)) || csr_crash_01) && de2_port0_valid && de2_port1_valid;unit_crash_01242,14654
wire unit_crash_02  = ((port0_lsu_related && port2_lsu_related) || (port0_bru_related && port2_bru_related) || ((port0_mul_related || port0_div_related) && (port2_mul_related || port2_div_related)) || csr_crash_02) && de2_port0_valid && de2_port2_valid;unit_crash_02243,14909
wire unit_crash_12  = ((port1_lsu_related && port2_lsu_related) || (port1_bru_related && port2_bru_related) || ((port1_mul_related || port1_div_related) && (port2_mul_related || port2_div_related)) || csr_crash_12) && de2_port1_valid && de2_port2_valid;unit_crash_12244,15164
wire lsu_protect_01 = 1'b0;lsu_protect_01251,16307
wire lsu_protect_02 = 1'b0;lsu_protect_02252,16336
wire lsu_protect_12 = 1'b0;lsu_protect_12253,16365
wire dbar_ibar_0    = port0_op[`LSOC1K_DBAR] || port0_op[`LSOC1K_IBAR];dbar_ibar_0255,16396
wire dbar_ibar_1    = port1_op[`LSOC1K_DBAR] || port1_op[`LSOC1K_IBAR];dbar_ibar_1256,16469
wire dbar_ibar_2    = port2_op[`LSOC1K_DBAR] || port2_op[`LSOC1K_IBAR];dbar_ibar_2257,16542
wire port0_roll_back = port0_exception || port0_op[`LSOC1K_ERET  ] || port0_csr_write || port0_tlb_related || port0_cache_related;port0_roll_back259,16617
wire port1_roll_back = port1_exception || port1_op[`LSOC1K_ERET  ] || port1_csr_write || port1_tlb_related || port1_cache_related;port1_roll_back260,16749
wire port2_roll_back = port2_exception || port2_op[`LSOC1K_ERET  ] || port2_csr_write || port2_tlb_related || port2_cache_related;port2_roll_back261,16881
wire single_issue   = port0_roll_back || port1_roll_back || port2_roll_back ||single_issue263,17015
wire port0_llsc = port0_op[`LSOC1K_OP_CODE] == `LSOC1K_LSU_LL_W ||port0_llsc270,17572
wire csr_read_crash = port0_lsu_related && port0_llsc && port1_csr_read;csr_read_crash275,17846
wire crash          = unit_crash_01 || data_crash_01 || lsu_protect_01 || single_issue || csr_read_crash;crash277,17922
wire branch_fuse_allow = de2_port0_valid && de2_port1_valid && de2_port2_valid;branch_fuse_allow280,18045
wire branch_p0_p1 = branch_fuse_allow && (port0_bru_related && !rf_wen0) && !(port1_bru_related || port2_bru_related);branch_p0_p1281,18126
wire branch_p1_p2 = branch_fuse_allow && (port1_bru_related && !rf_wen1) && !(port0_bru_related || port2_bru_related);branch_p1_p2282,18246
wire branch_p2    = branch_fuse_allow && (port2_bru_related && !rf_wen2) && !(port0_bru_related || port1_bru_related);branch_p2283,18366
reg [1:0] wait_barrier;wait_barrier286,18495
wire strong_wait_barrier = dbar_ibar_0 && de2_port0_valid;strong_wait_barrier287,18520
wire weak_wait_barrier   = port0_tlb_related && de2_port0_valid || port0_cache_related && de2_port0_valid ||weak_wait_barrier288,18580
wire wait_op             = port0_op[`LSOC1K_WAIT] && de2_port0_valid;wait_op290,18790
wire barrier_release =  data_mshr_empty && barrier_release291,18861
wire weak_barrier_release =  weak_barrier_release295,19097
wire fuse_crash_12  = branch_p0_p1 && (data_crash_12 || unit_crash_12 || lsu_protect_12);fuse_crash_12310,19982
wire fuse_crash_02  = branch_p1_p2 && (data_crash_02 || unit_crash_02 || lsu_protect_02);fuse_crash_02311,20073
wire fuse_crash_2   = branch_p2    && (data_crash_02 || data_crash_12);fuse_crash_2312,20164
wire port2_accept   = !crash       && !(fuse_crash_12 || fuse_crash_02 || fuse_crash_2) && !(triple_read_2 || triple_read_1 || triple_read_0) && !single_issue;port2_accept313,20237
wire port0_fuse     = branch_p0_p1 && port2_accept;port0_fuse314,20398
wire port1_fuse     = branch_p1_p2 && port2_accept;port1_fuse315,20451
wire port2_fuse     = branch_p2    && port2_accept;port2_fuse316,20504
wire port2_valid    = port0_fuse   || port1_fuse     || port2_fuse;port2_valid317,20557
reg [31:0] de2_stall_cnt;de2_stall_cnt410,25467
reg [31:0] de2_stall_cp0change_cnt;de2_stall_cp0change_cnt411,25494
reg [31:0] de2_stall_barrier_cnt;de2_stall_barrier_cnt412,25531
reg [31:0] de2_stall_noinst_cnt;de2_stall_noinst_cnt413,25566
reg [31:0] de2_tri_issue_cnt;de2_tri_issue_cnt414,25600
reg [31:0] de2_dual_issue_cnt;de2_dual_issue_cnt415,25631
reg [63:0] clk_counter;clk_counter416,25663
wire stall_happen      = !de2_allow_in && is_allow_in;stall_happen418,25690
wire stall_barrier     = stall_happen && (wait_barrier == 2'd0);stall_barrier419,25746
wire stall_noinst      = de2_allow_in && (!de2_port0_valid && !de2_port1_valid);stall_noinst420,25812
wire tri_issue_happen  = de2_allow_in && (de2_accept == 3'b111);tri_issue_happen421,25894
wire dual_issue_happen = de2_allow_in && (de2_accept == 3'b011 || de2_accept == 3'b101 || de2_accept == 3'b110);dual_issue_happen422,25960

lsoc1000_stage_de.v,6271
module lsoc1000_stage_de(lsoc1000_stage_de5,49
    input               clk,clk6,76
    input               resetn,input7,106
    input               exception,exception9,156
    input               eret,input10,192
    input               int_except,int_except11,223
    input               bru_cancel,input13,281
    input               wb_cancel,wb_cancel14,318
    input [`LSOC1K_CSR_OUTPUT_BIT-1:0] csr_output,input16,374
    output              de_allow_in,de_allow_in18,442
    output [ 2:0]       de_accept,output19,480
    input                      de_port0_valid,de_port0_valid21,530
    input [`GRLEN-1:0]         de_port0_pc,input22,578
    input [31:0]               de_port0_inst,de_port0_inst23,623
    input [`GRLEN-3:0]         de_port0_br_target,input24,670
    input                      de_port0_br_taken,de_port0_br_taken25,722
    input                      de_port0_exception,input26,773
    input [5 :0]               de_port0_exccode,de_port0_exccode27,825
    input [`LSOC1K_PRU_HINT:0] de_port0_hint,input28,875
    input                      de_port1_valid,de_port1_valid30,936
    input [`GRLEN-1:0]         de_port1_pc,input31,984
    input [31:0]               de_port1_inst,de_port1_inst32,1029
    input [`GRLEN-3:0]         de_port1_br_target,input33,1076
    input                      de_port1_br_taken,de_port1_br_taken34,1128
    input                      de_port1_exception,input35,1179
    input [5 :0]               de_port1_exccode,de_port1_exccode36,1231
    input [`LSOC1K_PRU_HINT:0] de_port1_hint,input37,1281
    input                      de_port2_valid,de_port2_valid39,1342
    input [`GRLEN-1:0]         de_port2_pc,input40,1390
    input [31:0]               de_port2_inst,de_port2_inst41,1435
    input [`GRLEN-3:0]         de_port2_br_target,input42,1482
    input                      de_port2_br_taken,de_port2_br_taken43,1534
    input                      de_port2_exception,input44,1585
    input [5 :0]               de_port2_exccode,de_port2_exccode45,1637
    input [`LSOC1K_PRU_HINT:0] de_port2_hint,input46,1687
    input                      data_mshr_empty,data_mshr_empty48,1755
    input                      ex1_port0_valid,input49,1804
    input                      ex1_port1_valid,ex1_port1_valid50,1853
    input                      ex2_port0_valid,input51,1902
    input                      ex2_port1_valid,ex2_port1_valid52,1951
    input                      wb_port0_valid ,input53,2000
    input                      wb_port1_valid ,wb_port1_valid54,2049
    input                                   is_allow_in,input56,2115
    output                              is_port0_valid,is_port0_valid58,2187
    output [31:0]                       is_port0_inst,output59,2244
    output [`GRLEN-1:0]                 is_port0_pc,is_port0_pc60,2300
    output [`LSOC1K_DECODE_RES_BIT-1:0] is_port0_op,output61,2354
    output                              is_port0_exception,is_port0_exception62,2408
    output [5 :0]                       is_port0_exccode,output63,2469
    output [`GRLEN-3:0]                 is_port0_br_target,is_port0_br_target64,2528
    output                              is_port0_br_taken,output65,2589
    output                              is_port0_rf_wen,is_port0_rf_wen66,2649
    output [4:0]                        is_port0_rf_target,output67,2707
    output [`LSOC1K_PRU_HINT:0]         is_port0_hint,is_port0_hint68,2768
    output                              is_port1_valid,output71,2908
    output [31:0]                       is_port1_inst,is_port1_inst72,2965
    output [`GRLEN-1:0]                 is_port1_pc,output73,3021
    output [`LSOC1K_DECODE_RES_BIT-1:0] is_port1_op,is_port1_op74,3075
    output                              is_port1_exception,output75,3129
    output [5 :0]                       is_port1_exccode,is_port1_exccode76,3190
    output [`GRLEN-3:0]                 is_port1_br_target,output77,3249
    output                              is_port1_br_taken,is_port1_br_taken78,3310
    output                              is_port1_rf_wen,output79,3370
    output [4:0]                        is_port1_rf_target,is_port1_rf_target80,3428
    output [`LSOC1K_PRU_HINT:0]         is_port1_hint,output81,3489
    output                              is_port2_valid,is_port2_valid84,3628
    output                              is_port2_app,output85,3685
    output                              is_port2_id,is_port2_id86,3740
    output [31:0]                       is_port2_inst,output87,3794
    output [`GRLEN-1:0]                 is_port2_pc,is_port2_pc88,3850
    output [`LSOC1K_DECODE_RES_BIT-1:0] is_port2_op,output89,3904
    output                              is_port2_exception,is_port2_exception90,3958
    output [5 :0]                       is_port2_exccode,output91,4019
    output [`GRLEN-3:0]                 is_port2_br_target,is_port2_br_target92,4078
    output                              is_port2_br_taken,output93,4139
    output [`LSOC1K_PRU_HINT:0]         is_port2_hintis_port2_hint94,4199
wire rst = !resetn;rst98,4271
wire [`LSOC1K_DECODE_RES_BIT-1:0] port0_op;port0_op103,4361
wire rf_wen0 = port0_op[`LSOC1K_GR_WEN];rf_wen0116,4916
wire [4:0] waddr0 = (port0_op[`LSOC1K_BRU_RELATED] && (port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_BL)) ? 5'd1 : `GET_RD(is_port0_inst);waddr0121,5214
wire port0_fpd = !csr_output[`LSOC1K_CSR_OUTPUT_EUEN_FPE] && port0_op[`LSOC1K_FLOAT];port0_fpd127,5812
wire port0_ipe = ((csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] == 2'd1) && csr_output[`LSOC1K_CSR_OUTPUT_MISC_DRDTL1] && port0_op[`LSOC1K_RDTIME]) ||port0_ipe132,6092
wire port0_ipe = 1'B0;//(csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] != 2'd0) && (port0_op[`LSOC1K_CSR_READ] || port0_op[`LSOC1K_CACHE_RELATED] || port0_op[`LSOC1K_TLB_RELATED] || port0_op[`LSOC1K_WAIT] || port0_op[`LSOC1K_ERET]);port0_ipe142,7437
wire port0_exception = de_port0_exception   || port0_op[`LSOC1K_SYSCALL] || port0_op[`LSOC1K_BREAK ] || port0_op[`LSOC1K_INE] ||port0_exception154,8332
wire [5:0] port0_exccode = int_except                ? `EXC_INT          :port0_exccode161,8892

lsoc1000_stage_issue.v,36192
module lsoc1000_stage_issue(lsoc1000_stage_issue4,47
    input                       clk,clk5,77
    input                       resetn,input6,115
    input                       exception,exception8,173
    input                       eret,input9,217
    input                       bru_cancel,bru_cancel10,256
    input                       bru_cancel_all,input11,301
    input                       bru_ignore,bru_ignore12,350
    input                       bru_port,input13,395
    input                       wb_cancel,wb_cancel14,438
    output [ 4:0]               raddr0_0,output16,508
    output [ 4:0]               raddr0_1,raddr0_117,551
    output [ 4:0]               raddr1_0,output18,594
    output [ 4:0]               raddr1_1,raddr1_119,637
    output [ 4:0]               raddr2_0,output20,680
    output [ 4:0]               raddr2_1,            raddr2_121,723
    input  [`GRLEN-1:0]         rdata0_0,input22,778
    input  [`GRLEN-1:0]         rdata0_1,rdata0_123,821
    input  [`GRLEN-1:0]         rdata1_0,input24,864
    input  [`GRLEN-1:0]         rdata1_1,rdata1_125,907
    input  [`GRLEN-1:0]         rdata2_0,input26,950
    input  [`GRLEN-1:0]         rdata2_1,rdata2_127,993
    output [`LSOC1K_CSR_BIT-1:0] csr_raddr,output29,1066
    input  [`GRLEN-1:0]          csr_rdata,csr_rdata30,1111
    output                             is_allow_in,output32,1172
    input                              is_port0_valid,is_port0_valid34,1239
    input [`GRLEN-1:0]                 is_port0_pc,input35,1295
    input [31:0]                       is_port0_inst,is_port0_inst36,1348
    input [`LSOC1K_DECODE_RES_BIT-1:0] is_port0_op,input37,1403
    input [`GRLEN-3:0]                 is_port0_br_target,is_port0_br_target38,1456
    input                              is_port0_br_taken,input39,1516
    input                              is_port0_exception,is_port0_exception40,1575
    input [5 :0]                       is_port0_exccode,input41,1635
    input                              is_port0_rf_wen,is_port0_rf_wen42,1693
    input [4:0]                        is_port0_rf_target,input43,1750
    input [`LSOC1K_PRU_HINT:0]         is_port0_hint,is_port0_hint44,1810
    input                              is_port1_valid,input47,1944
    input [`GRLEN-1:0]                 is_port1_pc,is_port1_pc48,2000
    input [31:0]                       is_port1_inst,input49,2053
    input [`LSOC1K_DECODE_RES_BIT-1:0] is_port1_op,is_port1_op50,2108
    input [`GRLEN-3:0]                 is_port1_br_target,input51,2161
    input                              is_port1_br_taken,is_port1_br_taken52,2221
    input                              is_port1_exception,input53,2280
    input [5 :0]                       is_port1_exccode,is_port1_exccode54,2340
    input                              is_port1_rf_wen,input55,2398
    input [4:0]                        is_port1_rf_target,is_port1_rf_target56,2455
    input [`LSOC1K_PRU_HINT:0]         is_port1_hint,input57,2515
    input                              is_port2_valid,is_port2_valid60,2648
    input                              is_port2_app,input61,2704
    input                              is_port2_id,is_port2_id62,2758
    input [`GRLEN-1:0]                 is_port2_pc,input63,2811
    input [31:0]                       is_port2_inst,is_port2_inst64,2864
    input [`LSOC1K_DECODE_RES_BIT-1:0] is_port2_op,input65,2919
    input [`GRLEN-3:0]                 is_port2_br_target,is_port2_br_target66,2972
    input                              is_port2_br_taken,input67,3032
    input                              is_port2_exception,is_port2_exception68,3091
    input [5 :0]                       is_port2_exccode,input69,3151
    input [`LSOC1K_PRU_HINT:0]         is_port2_hint,is_port2_hint70,3209
    input                               ex1_allow_in,input72,3281
    input                               ex2_allow_in,ex2_allow_in73,3336
    output reg [31:0]                   ex1_port0_inst,output75,3405
    output reg [`GRLEN-1:0]             ex1_port0_pc,reg76,3462
    output reg [`EX_SR-1 : 0]           ex1_port0_src,reg77,3517
    output                              ex1_port0_valid,ex1_port0_valid78,3573
    output reg [4:0]                    ex1_port0_rf_target,output79,3631
    output reg                          ex1_port0_rf_wen,reg80,3693
    output reg                          ex1_port0_ll,reg81,3752
    output reg                          ex1_port0_sc,reg82,3807
    output reg                          ex1_port0_type,reg83,3862
    output reg [31:0]                   ex1_port1_inst,reg86,4000
    output reg [`GRLEN-1:0]             ex1_port1_pc,reg87,4057
    output reg [`EX_SR-1 : 0]           ex1_port1_src,reg88,4112
    output                              ex1_port1_valid,ex1_port1_valid89,4168
    output reg [4:0]                    ex1_port1_rf_target,output90,4226
    output reg                          ex1_port1_rf_wen, reg91,4288
    output reg                          ex1_port1_ll,reg92,4348
    output reg                          ex1_port1_sc,reg93,4403
    output reg                          ex1_port1_type,reg94,4458
    output reg                          ex1_port2_type,reg97,4595
    output reg [`GRLEN-1:0]             ex1_lsu_fw_data,reg99,4663
    output reg                          ex1_rdata0_0_lsu_fw,reg100,4721
    output reg                          ex1_rdata0_1_lsu_fw,reg101,4783
    output reg                          ex1_rdata1_0_lsu_fw,reg102,4845
    output reg                          ex1_rdata1_1_lsu_fw,reg103,4907
    output reg                          ex1_port0_a_lsu_fw,reg104,4969
    output reg                          ex1_port0_b_lsu_fw,reg105,5030
    output reg                          ex1_port1_a_lsu_fw,reg106,5091
    output reg                          ex1_port1_b_lsu_fw,reg107,5152
    output reg                          ex1_mdu_a_lsu_fw,reg108,5213
    output reg                          ex1_mdu_b_lsu_fw,reg109,5272
    output reg                          ex1_bru_a_lsu_fw,reg110,5331
    output reg                          ex1_bru_b_lsu_fw,reg111,5390
    output reg                          ex1_lsu_base_lsu_fw,reg112,5449
    output reg                          ex1_lsu_offset_lsu_fw,reg113,5511
    output reg                          ex1_lsu_wdata_lsu_fw,reg114,5575
    output reg [`GRLEN-1:0]               ex1_port0_a,reg117,5652
    output reg [`GRLEN-1:0]               ex1_port0_b,   reg118,5708
    output reg [`LSOC1K_ALU_CODE_BIT-1:0] ex1_port0_op,reg119,5767
    output reg [`LSOC1K_ALU_C_BIT-1:0]    ex1_port0_c,reg120,5824
    output reg                            ex1_port0_a_ignore,reg121,5880
    output reg                            ex1_port0_b_ignore,reg122,5943
    output reg                            ex1_port0_b_get_a,reg123,6006
    output reg                            ex1_port0_double,reg124,6068
    output reg [`GRLEN-1:0]               ex1_port1_a,reg126,6141
    output reg [`GRLEN-1:0]               ex1_port1_b,reg127,6197
    output reg [`LSOC1K_ALU_CODE_BIT-1:0] ex1_port1_op,reg128,6253
    output reg [`LSOC1K_ALU_C_BIT-1:0]    ex1_port1_c,reg129,6310
    output reg                            ex1_port1_a_ignore,reg130,6366
    output reg                            ex1_port1_b_ignore,reg131,6429
    output reg                            ex1_port1_b_get_a,reg132,6492
    output reg                            ex1_port1_double,reg133,6554
    input                                 bru_delay,bru_delay135,6626
    output reg                            ex1_bru_delay,output136,6680
    output reg [`LSOC1K_BRU_CODE_BIT-1:0] ex1_bru_op,reg137,6738
    output reg [`GRLEN-1:0]               ex1_bru_a,reg138,6793
    output reg [`GRLEN-1:0]               ex1_bru_b,reg139,6847
    output reg                            ex1_bru_br_taken,reg140,6901
    output reg [`GRLEN-1:0]               ex1_bru_br_target,reg141,6962
    output reg [`LSOC1K_PRU_HINT:0]       ex1_bru_hint,reg142,7024
    output reg                            ex1_bru_link,reg143,7081
    output reg                            ex1_bru_jrra,reg144,7138
    output reg                            ex1_bru_brop,reg145,7195
    output reg                            ex1_bru_jrop,reg146,7252
    output reg [`GRLEN-1:0]               ex1_bru_offset,reg147,7309
    output reg [`GRLEN-1:0]               ex1_bru_pc,reg148,7368
    output reg [ 2:0]                     ex1_bru_port,reg149,7423
    output reg                            ex1_branch_valid,reg150,7480
    output reg [`LSOC1K_MDU_CODE_BIT-1:0] ex1_mdu_op,reg152,7552
    output reg [`GRLEN-1:0]               ex1_mdu_a,reg153,7607
    output reg [`GRLEN-1:0]               ex1_mdu_b,reg154,7661
    output reg [`LSOC1K_LSU_CODE_BIT-1:0] ex1_lsu_op, reg156,7726
    output reg [`GRLEN-1:0]               ex1_lsu_base,reg157,7782
    output reg [`GRLEN-1:0]               ex1_lsu_offset,reg158,7839
    output reg [`GRLEN-1:0]               ex1_lsu_wdata,reg159,7898
    output reg [`GRLEN-1:0]                ex1_none0_result,reg161,7969
    output reg                             ex1_none0_exception,reg162,8031
    output reg [`LSOC1K_CSR_BIT-1:0]       ex1_none0_csr_addr,reg163,8096
    output reg [`LSOC1K_CSR_CODE_BIT-1:0]  ex1_none0_op,reg164,8160
    output reg [5 :0]                      ex1_none0_exccode,reg165,8218
    output reg [`GRLEN-1:0]                ex1_none0_csr_a,reg166,8281
    output reg [`GRLEN-1:0]                ex1_none0_csr_result,reg167,8342
    output reg [`LSOC1K_NONE_INFO_BIT-1:0] ex1_none0_info,reg168,8408
    output reg [`GRLEN-1:0]                ex1_none1_result,reg170,8481
    output reg                             ex1_none1_exception,reg171,8543
    output reg [`LSOC1K_CSR_BIT-1:0]       ex1_none1_csr_addr,reg172,8608
    output reg [`LSOC1K_CSR_CODE_BIT-1:0]  ex1_none1_op,reg173,8672
    output reg [5 :0]                      ex1_none1_exccode,reg174,8730
    output reg [`GRLEN-1:0]                ex1_none1_csr_a,reg175,8793
    output reg [`GRLEN-1:0]                ex1_none1_csr_result,reg176,8854
    output reg [`LSOC1K_NONE_INFO_BIT-1:0] ex1_none1_info,reg177,8920
    output reg [4:0]            ex1_raddr0_0,reg179,9006
    output reg [4:0]            ex1_raddr0_1,reg180,9053
    output reg [4:0]            ex1_raddr1_0,reg181,9100
    output reg [4:0]            ex1_raddr1_1,reg182,9147
    output reg [4:0]            ex1_raddr2_0,reg183,9194
    output reg [4:0]            ex1_raddr2_1,reg184,9241
    input   [`GRLEN-1:0]        ex1_alu0_res,ex1_alu0_res186,9290
    input   [`GRLEN-1:0]        ex1_alu1_res,input187,9337
    input   [`GRLEN-1:0]        ex1_bru_res,ex1_bru_res188,9384
    input   [`GRLEN-1:0]        ex1_none0_res,input189,9430
    input   [`GRLEN-1:0]        ex1_none1_res,ex1_none1_res190,9478
    input [`EX_SR-1 : 0]        ex2_port0_src,input192,9528
    input                       ex2_port0_valid,ex2_port0_valid193,9576
    input [4:0]                 ex2_port0_rf_target,input194,9626
    input [`EX_SR-1 : 0]        ex2_port1_src,ex2_port1_src195,9680
    input                       ex2_port1_valid,input196,9728
    input [4:0]                 ex2_port1_rf_target,ex2_port1_rf_target197,9778
    input   [`GRLEN-1:0]        ex2_alu0_res,input199,9834
    input   [`GRLEN-1:0]        ex2_alu1_res,ex2_alu1_res200,9881
    input   [`GRLEN-1:0]        ex2_lsu_res,input201,9928
    input   [`GRLEN-1:0]        ex2_bru_res,ex2_bru_res202,9974
    input   [`GRLEN-1:0]        ex2_none0_res,input203,10020
    input   [`GRLEN-1:0]        ex2_none1_res,ex2_none1_res204,10068
    input   [`GRLEN-1:0]        ex2_mul_res,input205,10116
    input   [`GRLEN-1:0]        ex2_div_resex2_div_res206,10162
wire rst = !resetn;rst209,10213
wire allow_in;allow_in212,10251
wire port0_triple_read;port0_triple_read213,10267
wire port1_triple_read;port1_triple_read214,10292
wire port0_dispatch; //whether inst ready to dispatchport0_dispatch216,10319
wire port1_dispatch; port1_dispatch217,10374
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_alu_dispatch219,10399
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_bru_dispatch219,10399
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_lsu_dispatch219,10399
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_mul_dispatch219,10399
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_div_dispatch219,10399
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_none_dispatch219,10399
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_alu_dispatch220,10526
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_bru_dispatch220,10526
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_lsu_dispatch220,10526
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_mul_dispatch220,10526
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_div_dispatch220,10526
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_none_dispatch220,10526
reg  port0_valid;port0_valid222,10655
reg  port1_valid;port1_valid223,10674
wire [`GRLEN-1:0] rdata0_0_input, rdata0_1_input;rdata0_0_input225,10695
wire [`GRLEN-1:0] rdata0_0_input, rdata0_1_input;rdata0_1_input225,10695
wire [`GRLEN-1:0] rdata1_0_input, rdata1_1_input;rdata1_0_input226,10746
wire [`GRLEN-1:0] rdata1_0_input, rdata1_1_input;rdata1_1_input226,10746
wire [`GRLEN-1:0] rdata2_0_input, rdata2_1_input;rdata2_0_input227,10797
wire [`GRLEN-1:0] rdata2_0_input, rdata2_1_input;rdata2_1_input227,10797
wire [`EX_SR-1 : 0] port0_sr_ur;port0_sr_ur229,10850
wire [`EX_SR-1 : 0] port1_sr_ur;port1_sr_ur230,10884
wire r1_1_w1_fw_ex1, r1_2_w1_fw_ex1, r1_1_w2_fw_ex1, r1_2_w2_fw_ex1;r1_1_w1_fw_ex1233,10942
wire r1_1_w1_fw_ex1, r1_2_w1_fw_ex1, r1_1_w2_fw_ex1, r1_2_w2_fw_ex1;r1_2_w1_fw_ex1233,10942
wire r1_1_w1_fw_ex1, r1_2_w1_fw_ex1, r1_1_w2_fw_ex1, r1_2_w2_fw_ex1;r1_1_w2_fw_ex1233,10942
wire r1_1_w1_fw_ex1, r1_2_w1_fw_ex1, r1_1_w2_fw_ex1, r1_2_w2_fw_ex1;r1_2_w2_fw_ex1233,10942
wire r2_1_w1_fw_ex1, r2_2_w1_fw_ex1, r2_1_w2_fw_ex1, r2_2_w2_fw_ex1;r2_1_w1_fw_ex1234,11012
wire r2_1_w1_fw_ex1, r2_2_w1_fw_ex1, r2_1_w2_fw_ex1, r2_2_w2_fw_ex1;r2_2_w1_fw_ex1234,11012
wire r2_1_w1_fw_ex1, r2_2_w1_fw_ex1, r2_1_w2_fw_ex1, r2_2_w2_fw_ex1;r2_1_w2_fw_ex1234,11012
wire r2_1_w1_fw_ex1, r2_2_w1_fw_ex1, r2_1_w2_fw_ex1, r2_2_w2_fw_ex1;r2_2_w2_fw_ex1234,11012
wire r3_1_w1_fw_ex1, r3_2_w1_fw_ex1, r3_1_w2_fw_ex1, r3_2_w2_fw_ex1;r3_1_w1_fw_ex1235,11082
wire r3_1_w1_fw_ex1, r3_2_w1_fw_ex1, r3_1_w2_fw_ex1, r3_2_w2_fw_ex1;r3_2_w1_fw_ex1235,11082
wire r3_1_w1_fw_ex1, r3_2_w1_fw_ex1, r3_1_w2_fw_ex1, r3_2_w2_fw_ex1;r3_1_w2_fw_ex1235,11082
wire r3_1_w1_fw_ex1, r3_2_w1_fw_ex1, r3_1_w2_fw_ex1, r3_2_w2_fw_ex1;r3_2_w2_fw_ex1235,11082
wire r1_1_w1_fw_ex2, r1_2_w1_fw_ex2, r1_1_w2_fw_ex2, r1_2_w2_fw_ex2;r1_1_w1_fw_ex2236,11152
wire r1_1_w1_fw_ex2, r1_2_w1_fw_ex2, r1_1_w2_fw_ex2, r1_2_w2_fw_ex2;r1_2_w1_fw_ex2236,11152
wire r1_1_w1_fw_ex2, r1_2_w1_fw_ex2, r1_1_w2_fw_ex2, r1_2_w2_fw_ex2;r1_1_w2_fw_ex2236,11152
wire r1_1_w1_fw_ex2, r1_2_w1_fw_ex2, r1_1_w2_fw_ex2, r1_2_w2_fw_ex2;r1_2_w2_fw_ex2236,11152
wire r2_1_w1_fw_ex2, r2_2_w1_fw_ex2, r2_1_w2_fw_ex2, r2_2_w2_fw_ex2;r2_1_w1_fw_ex2237,11222
wire r2_1_w1_fw_ex2, r2_2_w1_fw_ex2, r2_1_w2_fw_ex2, r2_2_w2_fw_ex2;r2_2_w1_fw_ex2237,11222
wire r2_1_w1_fw_ex2, r2_2_w1_fw_ex2, r2_1_w2_fw_ex2, r2_2_w2_fw_ex2;r2_1_w2_fw_ex2237,11222
wire r2_1_w1_fw_ex2, r2_2_w1_fw_ex2, r2_1_w2_fw_ex2, r2_2_w2_fw_ex2;r2_2_w2_fw_ex2237,11222
wire r3_1_w1_fw_ex2, r3_2_w1_fw_ex2, r3_1_w2_fw_ex2, r3_2_w2_fw_ex2;r3_1_w1_fw_ex2238,11292
wire r3_1_w1_fw_ex2, r3_2_w1_fw_ex2, r3_1_w2_fw_ex2, r3_2_w2_fw_ex2;r3_2_w1_fw_ex2238,11292
wire r3_1_w1_fw_ex2, r3_2_w1_fw_ex2, r3_1_w2_fw_ex2, r3_2_w2_fw_ex2;r3_1_w2_fw_ex2238,11292
wire r3_1_w1_fw_ex2, r3_2_w1_fw_ex2, r3_1_w2_fw_ex2, r3_2_w2_fw_ex2;r3_2_w2_fw_ex2238,11292
wire r1_1_fw_ex1, r1_2_fw_ex1;r1_1_fw_ex1240,11364
wire r1_1_fw_ex1, r1_2_fw_ex1;r1_2_fw_ex1240,11364
wire r2_1_fw_ex1, r2_2_fw_ex1;r2_1_fw_ex1241,11396
wire r2_1_fw_ex1, r2_2_fw_ex1;r2_2_fw_ex1241,11396
wire r3_1_fw_ex1, r3_2_fw_ex1;r3_1_fw_ex1242,11428
wire r3_1_fw_ex1, r3_2_fw_ex1;r3_2_fw_ex1242,11428
wire r1_1_fw_ex2, r1_2_fw_ex2;r1_1_fw_ex2243,11460
wire r1_1_fw_ex2, r1_2_fw_ex2;r1_2_fw_ex2243,11460
wire r2_1_fw_ex2, r2_2_fw_ex2;r2_1_fw_ex2244,11492
wire r2_1_fw_ex2, r2_2_fw_ex2;r2_2_fw_ex2244,11492
wire r3_1_fw_ex2, r3_2_fw_ex2;r3_1_fw_ex2245,11524
wire r3_1_fw_ex2, r3_2_fw_ex2;r3_2_fw_ex2245,11524
wire [`GRLEN-1:0] wdata1_ex1, wdata1_ex2;wdata1_ex1247,11558
wire [`GRLEN-1:0] wdata1_ex1, wdata1_ex2;wdata1_ex2247,11558
wire [`GRLEN-1:0] wdata2_ex1, wdata2_ex2;wdata2_ex1248,11601
wire [`GRLEN-1:0] wdata2_ex1, wdata2_ex2;wdata2_ex2248,11601
wire [`GRLEN-1:0] r1_1_fw_data_ex1, r1_2_fw_data_ex1;r1_1_fw_data_ex1249,11644
wire [`GRLEN-1:0] r1_1_fw_data_ex1, r1_2_fw_data_ex1;r1_2_fw_data_ex1249,11644
wire [`GRLEN-1:0] r2_1_fw_data_ex1, r2_2_fw_data_ex1;r2_1_fw_data_ex1250,11699
wire [`GRLEN-1:0] r2_1_fw_data_ex1, r2_2_fw_data_ex1;r2_2_fw_data_ex1250,11699
wire [`GRLEN-1:0] r3_1_fw_data_ex1, r3_2_fw_data_ex1;r3_1_fw_data_ex1251,11754
wire [`GRLEN-1:0] r3_1_fw_data_ex1, r3_2_fw_data_ex1;r3_2_fw_data_ex1251,11754
wire [`GRLEN-1:0] r1_1_fw_data_ex2, r1_2_fw_data_ex2;r1_1_fw_data_ex2252,11809
wire [`GRLEN-1:0] r1_1_fw_data_ex2, r1_2_fw_data_ex2;r1_2_fw_data_ex2252,11809
wire [`GRLEN-1:0] r2_1_fw_data_ex2, r2_2_fw_data_ex2;r2_1_fw_data_ex2253,11864
wire [`GRLEN-1:0] r2_1_fw_data_ex2, r2_2_fw_data_ex2;r2_2_fw_data_ex2253,11864
wire [`GRLEN-1:0] r3_1_fw_data_ex2, r3_2_fw_data_ex2;r3_1_fw_data_ex2254,11919
wire [`GRLEN-1:0] r3_1_fw_data_ex2, r3_2_fw_data_ex2;r3_2_fw_data_ex2254,11919
wire is_port0_type,is_port1_type;is_port0_type256,11976
wire is_port0_type,is_port1_type;is_port1_type256,11976
wire port0_type_upgrade,port1_type_upgrade,port2_type_upgrade;port0_type_upgrade257,12011
wire port0_type_upgrade,port1_type_upgrade,port2_type_upgrade;port1_type_upgrade257,12011
wire port0_type_upgrade,port1_type_upgrade,port2_type_upgrade;port2_type_upgrade257,12011
wire type_crash;type_crash258,12075
wire rdata0_0_lsu_fw;rdata0_0_lsu_fw260,12095
wire rdata0_1_lsu_fw;rdata0_1_lsu_fw261,12118
wire rdata1_0_lsu_fw;rdata1_0_lsu_fw262,12141
wire rdata1_1_lsu_fw;rdata1_1_lsu_fw263,12164
wire rdata2_0_lsu_fw;rdata2_0_lsu_fw264,12187
wire rdata2_1_lsu_fw;rdata2_1_lsu_fw265,12210
wire [5 :0] port0_exccode = is_port0_exception? is_port0_exccode: 6'd0;port0_exccode267,12235
wire [5 :0] port1_exccode = is_port1_exception? is_port1_exccode: 6'd0;port1_exccode268,12308
wire [`GRLEN-1:0] cpucfg_res;cpucfg_res270,12383
wire alu0_a_zero = is_port0_op[`LSOC1K_LUI];// op_rdpgpr_1 || op_wrpgpr_1; //zeroalu0_a_zero287,12931
wire alu1_a_zero = is_port1_op[`LSOC1K_LUI];// op_rdpgpr_2 || op_wrpgpr_2; alu1_a_zero288,13014
wire alu0_a_pc = is_port0_op[`LSOC1K_PC_RELATED];alu0_a_pc290,13093
wire alu1_a_pc = is_port1_op[`LSOC1K_PC_RELATED];alu1_a_pc291,13144
wire alu0_b_imm = is_port0_op[`LSOC1K_I5] || is_port0_op[`LSOC1K_I12] || is_port0_op[`LSOC1K_I16] || is_port0_op[`LSOC1K_I20];alu0_b_imm294,13203
wire alu1_b_imm = is_port1_op[`LSOC1K_I5] || is_port1_op[`LSOC1K_I12] || is_port1_op[`LSOC1K_I16] || is_port1_op[`LSOC1K_I20];alu1_b_imm295,13331
wire alu0_b_get_a = is_port0_op[`LSOC1K_ALU_CODE] == `LSOC1K_ALU_EXT;alu0_b_get_a297,13461
wire alu1_b_get_a = is_port1_op[`LSOC1K_ALU_CODE] == `LSOC1K_ALU_EXT;alu1_b_get_a298,13532
wire [ 4:0] port0_i5  = `GET_I5(is_port0_inst);port0_i5301,13635
wire [ 4:0] port1_i5  = `GET_I5(is_port1_inst);port1_i5302,13684
wire [ 5:0] port0_i6  = `GET_I6(is_port0_inst);port0_i6303,13733
wire [ 5:0] port1_i6  = `GET_I6(is_port1_inst);port1_i6304,13782
wire [11:0] port0_i12 = `GET_I12(is_port0_inst);port0_i12305,13831
wire [11:0] port1_i12 = `GET_I12(is_port1_inst);port1_i12306,13881
wire [13:0] port0_i14 = `GET_I14(is_port0_inst);port0_i14307,13931
wire [13:0] port1_i14 = `GET_I14(is_port1_inst);port1_i14308,13981
wire [15:0] port0_i16 = `GET_I16(is_port0_inst);port0_i16309,14031
wire [15:0] port1_i16 = `GET_I16(is_port1_inst);port1_i16310,14081
wire [19:0] port0_i20 = `GET_I20(is_port0_inst);port0_i20311,14131
wire [19:0] port1_i20 = `GET_I20(is_port1_inst);port1_i20312,14181
wire [63:0] port0_i5_u  = {59'b0,port0_i5};port0_i5_u315,14246
wire [63:0] port1_i5_u  = {59'b0,port1_i5};port1_i5_u316,14291
wire [63:0] port0_i6_u  = {58'b0,port0_i6};port0_i6_u317,14336
wire [63:0] port1_i6_u  = {58'b0,port1_i6};port1_i6_u318,14381
wire [63:0] port0_i12_u = {52'b0,port0_i12};port0_i12_u319,14426
wire [63:0] port1_i12_u = {52'b0,port1_i12};port1_i12_u320,14472
wire [63:0] port0_i12_s = {{52{port0_i12[11]}},port0_i12};port0_i12_s321,14518
wire [63:0] port1_i12_s = {{52{port1_i12[11]}},port1_i12};port1_i12_s322,14578
wire [63:0] port0_i14_s = {{50{port0_i14[13]}},port0_i14};port0_i14_s323,14638
wire [63:0] port1_i14_s = {{50{port1_i14[13]}},port1_i14};port1_i14_s324,14698
wire [63:0] port0_i16_s = {{48{port0_i16[15]}},port0_i16};port0_i16_s325,14758
wire [63:0] port1_i16_s = {{48{port1_i16[15]}},port1_i16};port1_i16_s326,14818
wire [63:0] port0_i20_s = {{44{port0_i20[19]}},port0_i20};port0_i20_s327,14878
wire [63:0] port1_i20_s = {{44{port1_i20[19]}},port1_i20};port1_i20_s328,14938
wire [63:0] port0_i5_i = is_port0_op[`LSOC1K_DOUBLE_WORD] ? port0_i6_u : port0_i5_u;port0_i5_i330,15000
wire [63:0] port1_i5_i = is_port1_op[`LSOC1K_DOUBLE_WORD] ? port1_i6_u : port1_i5_u;port1_i5_i331,15086
wire [63:0] port0_i12_i = is_port0_op[`LSOC1K_UNSIGN] ? port0_i12_u : port0_i12_s;port0_i12_i332,15172
wire [63:0] port1_i12_i = is_port1_op[`LSOC1K_UNSIGN] ? port1_i12_u : port1_i12_s;port1_i12_i333,15256
wire [63:0] port0_imm = is_port0_op[`LSOC1K_I5 ] ? port0_i5_i  :port0_imm335,15342
wire [63:0] port1_imm = is_port1_op[`LSOC1K_I5 ] ? port1_i5_i  :port1_imm341,15704
wire [63:0] port0_imm_shifted = is_port0_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port0_imm[61:0], 2'b0} :port0_imm_shifted348,16068
wire [63:0] port0_imm_shifted = is_port0_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port0_imm[61:0], 2'b0} :2348,16068
wire [63:0] port1_imm_shifted = is_port1_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port1_imm[61:0], 2'b0} :port1_imm_shifted355,16808
wire [63:0] port1_imm_shifted = is_port1_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port1_imm[61:0], 2'b0} :2355,16808
wire [31:0] port0_i5_u  = {27'b0,port0_i5};port0_i5_u363,17561
wire [31:0] port1_i5_u  = {27'b0,port1_i5};port1_i5_u364,17606
wire [31:0] port0_i6_u  = {26'b0,port0_i6};port0_i6_u365,17651
wire [31:0] port1_i6_u  = {26'b0,port1_i6};port1_i6_u366,17696
wire [31:0] port0_i12_u = {20'b0,port0_i12};port0_i12_u367,17741
wire [31:0] port1_i12_u = {20'b0,port1_i12};port1_i12_u368,17787
wire [31:0] port0_i12_s = {{20{port0_i12[11]}},port0_i12};port0_i12_s369,17833
wire [31:0] port1_i12_s = {{20{port1_i12[11]}},port1_i12};port1_i12_s370,17893
wire [31:0] port0_i14_s = {{18{port0_i14[13]}},port0_i14};port0_i14_s371,17953
wire [31:0] port1_i14_s = {{18{port1_i14[13]}},port1_i14};port1_i14_s372,18013
wire [31:0] port0_i16_s = {{16{port0_i16[15]}},port0_i16};port0_i16_s373,18073
wire [31:0] port1_i16_s = {{16{port1_i16[15]}},port1_i16};port1_i16_s374,18133
wire [31:0] port0_i20_s = {{12{port0_i20[19]}},port0_i20};port0_i20_s375,18193
wire [31:0] port1_i20_s = {{12{port1_i20[19]}},port1_i20};port1_i20_s376,18253
wire [31:0] port0_i5_i = is_port0_op[`LSOC1K_DOUBLE_WORD] ? port0_i6_u : port0_i5_u;port0_i5_i378,18315
wire [31:0] port1_i5_i = is_port1_op[`LSOC1K_DOUBLE_WORD] ? port1_i6_u : port1_i5_u;port1_i5_i379,18401
wire [31:0] port0_i12_i = is_port0_op[`LSOC1K_UNSIGN] ? port0_i12_u : port0_i12_s;port0_i12_i380,18487
wire [31:0] port1_i12_i = is_port1_op[`LSOC1K_UNSIGN] ? port1_i12_u : port1_i12_s;port1_i12_i381,18571
wire [31:0] port0_imm = is_port0_op[`LSOC1K_I5 ] ? port0_i5_i  :port0_imm383,18657
wire [31:0] port1_imm = is_port1_op[`LSOC1K_I5 ] ? port1_i5_i  :port1_imm389,19019
wire [31:0] port0_imm_shifted = is_port0_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port0_imm[29:0], 2'b0} :port0_imm_shifted396,19383
wire [31:0] port0_imm_shifted = is_port0_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port0_imm[29:0], 2'b0} :2396,19383
wire [31:0] port1_imm_shifted = is_port1_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port1_imm[29:0], 2'b0} :port1_imm_shifted401,19891
wire [31:0] port1_imm_shifted = is_port1_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port1_imm[29:0], 2'b0} :2401,19891
wire lsu_dispatch        = port0_lsu_dispatch || port1_lsu_dispatch;lsu_dispatch495,24677
wire port0_double_read   = is_port0_op[`LSOC1K_DOUBLE_READ] && is_port0_valid;port0_double_read498,24907
wire port1_double_read   = is_port1_op[`LSOC1K_DOUBLE_READ] && is_port1_valid;port1_double_read499,24987
wire tlb_related_0 = is_port0_op[`LSOC1K_TLB_RELATED];tlb_related_0523,26870
wire tlb_related_1 = is_port1_op[`LSOC1K_TLB_RELATED];tlb_related_1524,26926
wire csr_related_0 = is_port0_op[`LSOC1K_CSR_RELATED];csr_related_0526,26984
wire csr_related_1 = is_port1_op[`LSOC1K_CSR_RELATED];csr_related_1527,27040
wire branch_dispatch   = port0_bru_dispatch || port1_bru_dispatch;branch_dispatch544,28139
wire [15:0] port0_offset16 = `GET_OFFSET16(is_port0_inst);port0_offset16546,28209
wire [15:0] port1_offset16 = `GET_OFFSET16(is_port1_inst);port1_offset16547,28269
wire [15:0] port2_offset16 = `GET_OFFSET16(is_port2_inst);port2_offset16548,28329
wire [20:0] port0_offset21 = `GET_OFFSET21(is_port0_inst);port0_offset21549,28389
wire [20:0] port1_offset21 = `GET_OFFSET21(is_port1_inst);port1_offset21550,28449
wire [20:0] port2_offset21 = `GET_OFFSET21(is_port2_inst);port2_offset21551,28509
wire [25:0] port0_offset26 = `GET_OFFSET26(is_port0_inst);port0_offset26552,28569
wire [25:0] port1_offset26 = `GET_OFFSET26(is_port1_inst);port1_offset26553,28629
wire [25:0] port2_offset26 = `GET_OFFSET26(is_port2_inst);port2_offset26554,28689
wire [63:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{46{port0_offset16[15]}},port0_offset16,2'b0} :port0_offset557,28764
wire [63:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{46{port0_offset16[15]}},port0_offset16,2'b0} :port0_offset16557,28764
wire [63:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{46{port0_offset16[15]}},port0_offset16,2'b0} :2557,28764
wire [63:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{46{port1_offset16[15]}},port1_offset16,2'b0} :port1_offset560,29100
wire [63:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{46{port1_offset16[15]}},port1_offset16,2'b0} :port1_offset16560,29100
wire [63:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{46{port1_offset16[15]}},port1_offset16,2'b0} :2560,29100
wire [63:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{46{port2_offset16[15]}},port2_offset16,2'b0} :port2_offset563,29436
wire [63:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{46{port2_offset16[15]}},port2_offset16,2'b0} :port2_offset16563,29436
wire [63:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{46{port2_offset16[15]}},port2_offset16,2'b0} :2563,29436
wire [31:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{14{port0_offset16[15]}},port0_offset16,2'b0} :port0_offset567,29785
wire [31:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{14{port0_offset16[15]}},port0_offset16,2'b0} :port0_offset16567,29785
wire [31:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{14{port0_offset16[15]}},port0_offset16,2'b0} :2567,29785
wire [31:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{14{port1_offset16[15]}},port1_offset16,2'b0} :port1_offset570,30121
wire [31:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{14{port1_offset16[15]}},port1_offset16,2'b0} :port1_offset16570,30121
wire [31:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{14{port1_offset16[15]}},port1_offset16,2'b0} :2570,30121
wire [31:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{14{port2_offset16[15]}},port2_offset16,2'b0} :port2_offset573,30457
wire [31:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{14{port2_offset16[15]}},port2_offset16,2'b0} :port2_offset16573,30457
wire [31:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{14{port2_offset16[15]}},port2_offset16,2'b0} :2573,30457
wire port0_bru_related = is_port0_op[`LSOC1K_BRU_RELATED];port0_bru_related578,30803
wire port1_bru_related = is_port1_op[`LSOC1K_BRU_RELATED];port1_bru_related579,30863
wire port2_bru_related = is_port2_op[`LSOC1K_BRU_RELATED];port2_bru_related580,30923
wire is_port0_link = (((is_port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (is_port0_rf_target == 5'd1)) || (is_port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_BL)) && port0_bru_related;is_port0_link582,30985
wire is_port1_link = (((is_port1_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (is_port1_rf_target == 5'd1)) || (is_port1_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_BL)) && port1_bru_related;is_port1_link583,31168
wire is_port0_jrra = ((is_port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr0_0 == 5'd1)) && port0_bru_related;is_port0_jrra584,31351
wire is_port1_jrra = ((is_port1_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr1_0 == 5'd1)) && port1_bru_related;is_port1_jrra585,31469
wire is_port2_jrra = ((is_port2_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr2_0 == 5'd1)) && port2_bru_related;is_port2_jrra586,31587
wire is_port0_jrop = (is_port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr0_0 != 5'd1)&& port0_bru_related;is_port0_jrop587,31705
wire is_port1_jrop = (is_port1_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr1_0 != 5'd1)&& port1_bru_related;is_port1_jrop588,31820
wire is_port2_jrop = (is_port2_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr2_0 != 5'd1)&& port2_bru_related;is_port2_jrop589,31935
wire is_port0_brop = (is_port0_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_JR) && (is_port0_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_BL) && (is_port0_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_IDLE) && port0_bru_related;is_port0_brop590,32050
wire is_port1_brop = (is_port1_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_JR) && (is_port1_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_BL) && (is_port1_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_IDLE) && port1_bru_related;is_port1_brop591,32252
wire is_port2_brop = (is_port2_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_JR) && (is_port2_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_BL) && (is_port2_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_IDLE) && port2_bru_related;is_port2_brop592,32454
wire port0_csr_write   = is_port0_op[`LSOC1K_CSR_WRITE] || is_port0_op[`LSOC1K_CACHE_RELATED];port0_csr_write628,35473
wire port0_csr_read    = is_port0_op[`LSOC1K_CSR_READ ] || is_port0_op[`LSOC1K_ERET]         || is_port0_op[`LSOC1K_CACHE_RELATED]; // raddr or waddr refers to cp0 regsport0_csr_read629,35569
wire port1_csr_write   = (is_port1_op[`LSOC1K_CSR_WRITE] || is_port1_op[`LSOC1K_CACHE_RELATED]) && !is_port0_op[`LSOC1K_RDTIME];port1_csr_write630,35739
wire port1_csr_read    = is_port1_op[`LSOC1K_CSR_READ ] || is_port1_op[`LSOC1K_ERET]         || is_port1_op[`LSOC1K_CACHE_RELATED];port1_csr_read631,35869
wire port0_csr_roll_back = is_port0_valid && ( port0_csr_write ||port0_csr_roll_back633,36004
wire port1_csr_roll_back = is_port1_valid && port1_csr_write; port1_csr_roll_back636,36232
wire [`LSOC1K_CSR_OP_BIT-1:0] port0_csr_op = is_port0_op[`LSOC1K_CSR_XCHG ] ? `LSOC1K_CSR_CSRXCHG :port0_csr_op638,36298
wire [`LSOC1K_CSR_OP_BIT-1:0] port1_csr_op = is_port1_op[`LSOC1K_CSR_XCHG ] ? `LSOC1K_CSR_CSRXCHG :port1_csr_op643,36704
wire port0_exception = is_port0_exception || is_port0_op[`LSOC1K_IBAR] || is_port0_op[`LSOC1K_SYSCALL] || is_port0_op[`LSOC1K_BREAK] || is_port0_op[`LSOC1K_ERET];port0_exception754,43213
wire raddr0_0_valid = is_port0_op[`LSOC1K_RJ_READ] || is_port0_op[`LSOC1K_RD2RJ  ];raddr0_0_valid826,47676
wire raddr0_1_valid = is_port0_op[`LSOC1K_RK_READ] || is_port0_op[`LSOC1K_RD_READ];raddr0_1_valid827,47761
wire raddr1_0_valid = is_port1_op[`LSOC1K_RJ_READ] || is_port1_op[`LSOC1K_RD2RJ  ];raddr1_0_valid828,47846
wire raddr1_1_valid = is_port1_op[`LSOC1K_RK_READ] || is_port1_op[`LSOC1K_RD_READ];raddr1_1_valid829,47931
wire raddr2_0_valid = is_port2_op[`LSOC1K_RJ_READ] || is_port2_op[`LSOC1K_RD2RJ  ] || is_port0_op[`LSOC1K_TRIPLE_READ];raddr2_0_valid830,48016
wire raddr2_1_valid = is_port2_op[`LSOC1K_RK_READ] || is_port2_op[`LSOC1K_RD_READ] || is_port1_op[`LSOC1K_TRIPLE_READ];raddr2_1_valid831,48137
wire r1_w1_fw = r1_1_w1_fw_ex1 || r1_2_w1_fw_ex1;r1_w1_fw871,50892
wire r2_w1_fw = r2_1_w1_fw_ex1 || r2_2_w1_fw_ex1;r2_w1_fw872,50943
wire r3_w1_fw = r3_1_w1_fw_ex1 || r3_2_w1_fw_ex1;r3_w1_fw873,50994
wire r1_w2_fw = r1_1_w2_fw_ex1 || r1_2_w2_fw_ex1;r1_w2_fw874,51045
wire r2_w2_fw = r2_1_w2_fw_ex1 || r2_2_w2_fw_ex1;r2_w2_fw875,51096
wire r3_w2_fw = r3_1_w2_fw_ex1 || r3_2_w2_fw_ex1;r3_w2_fw876,51147
wire port0_type_crash     = is_port0_valid && ((is_port0_type && ex1_port0_type && r1_w1_fw && ex1_port0_valid) || (is_port0_type && ex1_port1_type && r1_w2_fw && ex1_port1_valid));port0_type_crash883,51492
wire port1_type_crash     = is_port1_valid && ((is_port1_type && ex1_port0_type && r2_w1_fw && ex1_port0_valid) || (is_port1_type && ex1_port1_type && r2_w2_fw && ex1_port1_valid));port1_type_crash884,51675
wire port2_type_crash     = (is_port0_valid && port0_triple_read && ((ex1_port0_type && r3_1_w1_fw_ex1 && ex1_port0_valid) || (ex1_port1_type && r3_1_w2_fw_ex1 && ex1_port1_valid))) || port2_type_crash885,51858
wire [`GRLEN-1:0] cpucfg0  = `GRLEN'b0;cpucfg0968,58333
wire [`GRLEN-1:0] cpucfg1  = `GRLEN'b0;cpucfg1969,58374
wire [`GRLEN-1:0] cpucfg2  = `GRLEN'b0;cpucfg2970,58415
wire [`GRLEN-1:0] cpucfg3  = `GRLEN'b0;cpucfg3971,58456
wire [`GRLEN-1:0] cpucfg4  = `GRLEN'b0;cpucfg4972,58497
wire [`GRLEN-1:0] cpucfg5  = `GRLEN'b0;cpucfg5973,58538
wire [`GRLEN-1:0] cpucfg6  = `GRLEN'b0;cpucfg6974,58579
wire [`GRLEN-1:0] cpucfg7  = `GRLEN'b0;cpucfg7975,58620
wire [`GRLEN-1:0] cpucfg8  = `GRLEN'b0;cpucfg8976,58661
wire [`GRLEN-1:0] cpucfg9  = `GRLEN'b0;cpucfg9977,58702
wire [`GRLEN-1:0] cpucfg10 = `GRLEN'b0;cpucfg10978,58743
wire [`GRLEN-1:0] cpucfg11 = `GRLEN'b0;cpucfg11979,58784
wire [`GRLEN-1:0] cpucfg12 = `GRLEN'b0;cpucfg12980,58825
wire [`GRLEN-1:0] cpucfg13 = `GRLEN'b0;cpucfg13981,58866
reg [31:0] is_stall_cnt;is_stall_cnt999,59867
reg [31:0] is_stall_typecrash_cnt;is_stall_typecrash_cnt1000,59893
reg [31:0] brop_cnt;brop_cnt1001,59929
reg [31:0] bru_cnt;bru_cnt1002,59951
wire stall_happen   = !is_allow_in && ex1_allow_in;stall_happen1003,59972
wire stall_typecrash= stall_happen && type_crash;stall_typecrash1004,60025
reg [63:0] timer;timer1022,60909

lsoc1000_stage_is.v,36186
module lsoc1000_stage_is(lsoc1000_stage_is4,47
    input                       clk,clk5,74
    input                       resetn,input6,112
    input                       exception,exception8,170
    input                       eret,input9,214
    input                       bru_cancel,bru_cancel10,253
    input                       bru_cancel_all,input11,298
    input                       bru_ignore,bru_ignore12,347
    input                       bru_port,input13,392
    input                       wb_cancel,wb_cancel14,435
    output [ 4:0]               raddr0_0,output16,505
    output [ 4:0]               raddr0_1,raddr0_117,548
    output [ 4:0]               raddr1_0,output18,591
    output [ 4:0]               raddr1_1,raddr1_119,634
    output [ 4:0]               raddr2_0,output20,677
    output [ 4:0]               raddr2_1,            raddr2_121,720
    input  [`GRLEN-1:0]         rdata0_0,input22,775
    input  [`GRLEN-1:0]         rdata0_1,rdata0_123,818
    input  [`GRLEN-1:0]         rdata1_0,input24,861
    input  [`GRLEN-1:0]         rdata1_1,rdata1_125,904
    input  [`GRLEN-1:0]         rdata2_0,input26,947
    input  [`GRLEN-1:0]         rdata2_1,rdata2_127,990
    output [`LSOC1K_CSR_BIT-1:0] csr_raddr,output29,1063
    input  [`GRLEN-1:0]          csr_rdata,csr_rdata30,1108
    output                             is_allow_in,output32,1169
    input                              is_port0_valid,is_port0_valid34,1236
    input [`GRLEN-1:0]                 is_port0_pc,input35,1292
    input [31:0]                       is_port0_inst,is_port0_inst36,1345
    input [`LSOC1K_DECODE_RES_BIT-1:0] is_port0_op,input37,1400
    input [`GRLEN-3:0]                 is_port0_br_target,is_port0_br_target38,1453
    input                              is_port0_br_taken,input39,1513
    input                              is_port0_exception,is_port0_exception40,1572
    input [5 :0]                       is_port0_exccode,input41,1632
    input                              is_port0_rf_wen,is_port0_rf_wen42,1690
    input [4:0]                        is_port0_rf_target,input43,1747
    input [`LSOC1K_PRU_HINT:0]         is_port0_hint,is_port0_hint44,1807
    input                              is_port1_valid,input47,1941
    input [`GRLEN-1:0]                 is_port1_pc,is_port1_pc48,1997
    input [31:0]                       is_port1_inst,input49,2050
    input [`LSOC1K_DECODE_RES_BIT-1:0] is_port1_op,is_port1_op50,2105
    input [`GRLEN-3:0]                 is_port1_br_target,input51,2158
    input                              is_port1_br_taken,is_port1_br_taken52,2218
    input                              is_port1_exception,input53,2277
    input [5 :0]                       is_port1_exccode,is_port1_exccode54,2337
    input                              is_port1_rf_wen,input55,2395
    input [4:0]                        is_port1_rf_target,is_port1_rf_target56,2452
    input [`LSOC1K_PRU_HINT:0]         is_port1_hint,input57,2512
    input                              is_port2_valid,is_port2_valid60,2645
    input                              is_port2_app,input61,2701
    input                              is_port2_id,is_port2_id62,2755
    input [`GRLEN-1:0]                 is_port2_pc,input63,2808
    input [31:0]                       is_port2_inst,is_port2_inst64,2861
    input [`LSOC1K_DECODE_RES_BIT-1:0] is_port2_op,input65,2916
    input [`GRLEN-3:0]                 is_port2_br_target,is_port2_br_target66,2969
    input                              is_port2_br_taken,input67,3029
    input                              is_port2_exception,is_port2_exception68,3088
    input [5 :0]                       is_port2_exccode,input69,3148
    input [`LSOC1K_PRU_HINT:0]         is_port2_hint,is_port2_hint70,3206
    input                               ex1_allow_in,input72,3278
    input                               ex2_allow_in,ex2_allow_in73,3333
    output reg [31:0]                   ex1_port0_inst,output75,3402
    output reg [`GRLEN-1:0]             ex1_port0_pc,reg76,3459
    output reg [`EX_SR-1 : 0]           ex1_port0_src,reg77,3514
    output                              ex1_port0_valid,ex1_port0_valid78,3570
    output reg [4:0]                    ex1_port0_rf_target,output79,3628
    output reg                          ex1_port0_rf_wen,reg80,3690
    output reg                          ex1_port0_ll,reg81,3749
    output reg                          ex1_port0_sc,reg82,3804
    output reg                          ex1_port0_type,reg83,3859
    output reg [31:0]                   ex1_port1_inst,reg86,3997
    output reg [`GRLEN-1:0]             ex1_port1_pc,reg87,4054
    output reg [`EX_SR-1 : 0]           ex1_port1_src,reg88,4109
    output                              ex1_port1_valid,ex1_port1_valid89,4165
    output reg [4:0]                    ex1_port1_rf_target,output90,4223
    output reg                          ex1_port1_rf_wen, reg91,4285
    output reg                          ex1_port1_ll,reg92,4345
    output reg                          ex1_port1_sc,reg93,4400
    output reg                          ex1_port1_type,reg94,4455
    output reg                          ex1_port2_type,reg97,4592
    output reg [`GRLEN-1:0]             ex1_lsu_fw_data,reg99,4660
    output reg                          ex1_rdata0_0_lsu_fw,reg100,4718
    output reg                          ex1_rdata0_1_lsu_fw,reg101,4780
    output reg                          ex1_rdata1_0_lsu_fw,reg102,4842
    output reg                          ex1_rdata1_1_lsu_fw,reg103,4904
    output reg                          ex1_port0_a_lsu_fw,reg104,4966
    output reg                          ex1_port0_b_lsu_fw,reg105,5027
    output reg                          ex1_port1_a_lsu_fw,reg106,5088
    output reg                          ex1_port1_b_lsu_fw,reg107,5149
    output reg                          ex1_mdu_a_lsu_fw,reg108,5210
    output reg                          ex1_mdu_b_lsu_fw,reg109,5269
    output reg                          ex1_bru_a_lsu_fw,reg110,5328
    output reg                          ex1_bru_b_lsu_fw,reg111,5387
    output reg                          ex1_lsu_base_lsu_fw,reg112,5446
    output reg                          ex1_lsu_offset_lsu_fw,reg113,5508
    output reg                          ex1_lsu_wdata_lsu_fw,reg114,5572
    output reg [`GRLEN-1:0]               ex1_port0_a,reg117,5649
    output reg [`GRLEN-1:0]               ex1_port0_b,   reg118,5705
    output reg [`LSOC1K_ALU_CODE_BIT-1:0] ex1_port0_op,reg119,5764
    output reg [`LSOC1K_ALU_C_BIT-1:0]    ex1_port0_c,reg120,5821
    output reg                            ex1_port0_a_ignore,reg121,5877
    output reg                            ex1_port0_b_ignore,reg122,5940
    output reg                            ex1_port0_b_get_a,reg123,6003
    output reg                            ex1_port0_double,reg124,6065
    output reg [`GRLEN-1:0]               ex1_port1_a,reg126,6138
    output reg [`GRLEN-1:0]               ex1_port1_b,reg127,6194
    output reg [`LSOC1K_ALU_CODE_BIT-1:0] ex1_port1_op,reg128,6250
    output reg [`LSOC1K_ALU_C_BIT-1:0]    ex1_port1_c,reg129,6307
    output reg                            ex1_port1_a_ignore,reg130,6363
    output reg                            ex1_port1_b_ignore,reg131,6426
    output reg                            ex1_port1_b_get_a,reg132,6489
    output reg                            ex1_port1_double,reg133,6551
    input                                 bru_delay,bru_delay135,6623
    output reg                            ex1_bru_delay,output136,6677
    output reg [`LSOC1K_BRU_CODE_BIT-1:0] ex1_bru_op,reg137,6735
    output reg [`GRLEN-1:0]               ex1_bru_a,reg138,6790
    output reg [`GRLEN-1:0]               ex1_bru_b,reg139,6844
    output reg                            ex1_bru_br_taken,reg140,6898
    output reg [`GRLEN-1:0]               ex1_bru_br_target,reg141,6959
    output reg [`LSOC1K_PRU_HINT:0]       ex1_bru_hint,reg142,7021
    output reg                            ex1_bru_link,reg143,7078
    output reg                            ex1_bru_jrra,reg144,7135
    output reg                            ex1_bru_brop,reg145,7192
    output reg                            ex1_bru_jrop,reg146,7249
    output reg [`GRLEN-1:0]               ex1_bru_offset,reg147,7306
    output reg [`GRLEN-1:0]               ex1_bru_pc,reg148,7365
    output reg [ 2:0]                     ex1_bru_port,reg149,7420
    output reg                            ex1_branch_valid,reg150,7477
    output reg [`LSOC1K_MDU_CODE_BIT-1:0] ex1_mdu_op,reg152,7549
    output reg [`GRLEN-1:0]               ex1_mdu_a,reg153,7604
    output reg [`GRLEN-1:0]               ex1_mdu_b,reg154,7658
    output reg [`LSOC1K_LSU_CODE_BIT-1:0] ex1_lsu_op, reg156,7723
    output reg [`GRLEN-1:0]               ex1_lsu_base,reg157,7779
    output reg [`GRLEN-1:0]               ex1_lsu_offset,reg158,7836
    output reg [`GRLEN-1:0]               ex1_lsu_wdata,reg159,7895
    output reg [`GRLEN-1:0]                ex1_none0_result,reg161,7966
    output reg                             ex1_none0_exception,reg162,8028
    output reg [`LSOC1K_CSR_BIT-1:0]       ex1_none0_csr_addr,reg163,8093
    output reg [`LSOC1K_CSR_CODE_BIT-1:0]  ex1_none0_op,reg164,8157
    output reg [5 :0]                      ex1_none0_exccode,reg165,8215
    output reg [`GRLEN-1:0]                ex1_none0_csr_a,reg166,8278
    output reg [`GRLEN-1:0]                ex1_none0_csr_result,reg167,8339
    output reg [`LSOC1K_NONE_INFO_BIT-1:0] ex1_none0_info,reg168,8405
    output reg [`GRLEN-1:0]                ex1_none1_result,reg170,8478
    output reg                             ex1_none1_exception,reg171,8540
    output reg [`LSOC1K_CSR_BIT-1:0]       ex1_none1_csr_addr,reg172,8605
    output reg [`LSOC1K_CSR_CODE_BIT-1:0]  ex1_none1_op,reg173,8669
    output reg [5 :0]                      ex1_none1_exccode,reg174,8727
    output reg [`GRLEN-1:0]                ex1_none1_csr_a,reg175,8790
    output reg [`GRLEN-1:0]                ex1_none1_csr_result,reg176,8851
    output reg [`LSOC1K_NONE_INFO_BIT-1:0] ex1_none1_info,reg177,8917
    output reg [4:0]            ex1_raddr0_0,reg179,9003
    output reg [4:0]            ex1_raddr0_1,reg180,9050
    output reg [4:0]            ex1_raddr1_0,reg181,9097
    output reg [4:0]            ex1_raddr1_1,reg182,9144
    output reg [4:0]            ex1_raddr2_0,reg183,9191
    output reg [4:0]            ex1_raddr2_1,reg184,9238
    input   [`GRLEN-1:0]        ex1_alu0_res,ex1_alu0_res186,9287
    input   [`GRLEN-1:0]        ex1_alu1_res,input187,9334
    input   [`GRLEN-1:0]        ex1_bru_res,ex1_bru_res188,9381
    input   [`GRLEN-1:0]        ex1_none0_res,input189,9427
    input   [`GRLEN-1:0]        ex1_none1_res,ex1_none1_res190,9475
    input [`EX_SR-1 : 0]        ex2_port0_src,input192,9525
    input                       ex2_port0_valid,ex2_port0_valid193,9573
    input [4:0]                 ex2_port0_rf_target,input194,9623
    input [`EX_SR-1 : 0]        ex2_port1_src,ex2_port1_src195,9677
    input                       ex2_port1_valid,input196,9725
    input [4:0]                 ex2_port1_rf_target,ex2_port1_rf_target197,9775
    input   [`GRLEN-1:0]        ex2_alu0_res,input199,9831
    input   [`GRLEN-1:0]        ex2_alu1_res,ex2_alu1_res200,9878
    input   [`GRLEN-1:0]        ex2_lsu_res,input201,9925
    input   [`GRLEN-1:0]        ex2_bru_res,ex2_bru_res202,9971
    input   [`GRLEN-1:0]        ex2_none0_res,input203,10017
    input   [`GRLEN-1:0]        ex2_none1_res,ex2_none1_res204,10065
    input   [`GRLEN-1:0]        ex2_mul_res,input205,10113
    input   [`GRLEN-1:0]        ex2_div_resex2_div_res206,10159
wire rst = !resetn;rst209,10210
wire allow_in;allow_in212,10248
wire port0_triple_read;port0_triple_read213,10264
wire port1_triple_read;port1_triple_read214,10289
wire port0_dispatch; //whether inst ready to dispatchport0_dispatch216,10316
wire port1_dispatch; port1_dispatch217,10371
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_alu_dispatch219,10396
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_bru_dispatch219,10396
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_lsu_dispatch219,10396
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_mul_dispatch219,10396
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_div_dispatch219,10396
wire port0_alu_dispatch, port0_bru_dispatch, port0_lsu_dispatch, port0_mul_dispatch, port0_div_dispatch, port0_none_dispatch;port0_none_dispatch219,10396
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_alu_dispatch220,10523
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_bru_dispatch220,10523
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_lsu_dispatch220,10523
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_mul_dispatch220,10523
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_div_dispatch220,10523
wire port1_alu_dispatch, port1_bru_dispatch, port1_lsu_dispatch, port1_mul_dispatch, port1_div_dispatch, port1_none_dispatch;port1_none_dispatch220,10523
reg  port0_valid;port0_valid222,10652
reg  port1_valid;port1_valid223,10671
wire [`GRLEN-1:0] rdata0_0_input, rdata0_1_input;rdata0_0_input225,10692
wire [`GRLEN-1:0] rdata0_0_input, rdata0_1_input;rdata0_1_input225,10692
wire [`GRLEN-1:0] rdata1_0_input, rdata1_1_input;rdata1_0_input226,10743
wire [`GRLEN-1:0] rdata1_0_input, rdata1_1_input;rdata1_1_input226,10743
wire [`GRLEN-1:0] rdata2_0_input, rdata2_1_input;rdata2_0_input227,10794
wire [`GRLEN-1:0] rdata2_0_input, rdata2_1_input;rdata2_1_input227,10794
wire [`EX_SR-1 : 0] port0_sr_ur;port0_sr_ur229,10847
wire [`EX_SR-1 : 0] port1_sr_ur;port1_sr_ur230,10881
wire r1_1_w1_fw_ex1, r1_2_w1_fw_ex1, r1_1_w2_fw_ex1, r1_2_w2_fw_ex1;r1_1_w1_fw_ex1233,10939
wire r1_1_w1_fw_ex1, r1_2_w1_fw_ex1, r1_1_w2_fw_ex1, r1_2_w2_fw_ex1;r1_2_w1_fw_ex1233,10939
wire r1_1_w1_fw_ex1, r1_2_w1_fw_ex1, r1_1_w2_fw_ex1, r1_2_w2_fw_ex1;r1_1_w2_fw_ex1233,10939
wire r1_1_w1_fw_ex1, r1_2_w1_fw_ex1, r1_1_w2_fw_ex1, r1_2_w2_fw_ex1;r1_2_w2_fw_ex1233,10939
wire r2_1_w1_fw_ex1, r2_2_w1_fw_ex1, r2_1_w2_fw_ex1, r2_2_w2_fw_ex1;r2_1_w1_fw_ex1234,11009
wire r2_1_w1_fw_ex1, r2_2_w1_fw_ex1, r2_1_w2_fw_ex1, r2_2_w2_fw_ex1;r2_2_w1_fw_ex1234,11009
wire r2_1_w1_fw_ex1, r2_2_w1_fw_ex1, r2_1_w2_fw_ex1, r2_2_w2_fw_ex1;r2_1_w2_fw_ex1234,11009
wire r2_1_w1_fw_ex1, r2_2_w1_fw_ex1, r2_1_w2_fw_ex1, r2_2_w2_fw_ex1;r2_2_w2_fw_ex1234,11009
wire r3_1_w1_fw_ex1, r3_2_w1_fw_ex1, r3_1_w2_fw_ex1, r3_2_w2_fw_ex1;r3_1_w1_fw_ex1235,11079
wire r3_1_w1_fw_ex1, r3_2_w1_fw_ex1, r3_1_w2_fw_ex1, r3_2_w2_fw_ex1;r3_2_w1_fw_ex1235,11079
wire r3_1_w1_fw_ex1, r3_2_w1_fw_ex1, r3_1_w2_fw_ex1, r3_2_w2_fw_ex1;r3_1_w2_fw_ex1235,11079
wire r3_1_w1_fw_ex1, r3_2_w1_fw_ex1, r3_1_w2_fw_ex1, r3_2_w2_fw_ex1;r3_2_w2_fw_ex1235,11079
wire r1_1_w1_fw_ex2, r1_2_w1_fw_ex2, r1_1_w2_fw_ex2, r1_2_w2_fw_ex2;r1_1_w1_fw_ex2236,11149
wire r1_1_w1_fw_ex2, r1_2_w1_fw_ex2, r1_1_w2_fw_ex2, r1_2_w2_fw_ex2;r1_2_w1_fw_ex2236,11149
wire r1_1_w1_fw_ex2, r1_2_w1_fw_ex2, r1_1_w2_fw_ex2, r1_2_w2_fw_ex2;r1_1_w2_fw_ex2236,11149
wire r1_1_w1_fw_ex2, r1_2_w1_fw_ex2, r1_1_w2_fw_ex2, r1_2_w2_fw_ex2;r1_2_w2_fw_ex2236,11149
wire r2_1_w1_fw_ex2, r2_2_w1_fw_ex2, r2_1_w2_fw_ex2, r2_2_w2_fw_ex2;r2_1_w1_fw_ex2237,11219
wire r2_1_w1_fw_ex2, r2_2_w1_fw_ex2, r2_1_w2_fw_ex2, r2_2_w2_fw_ex2;r2_2_w1_fw_ex2237,11219
wire r2_1_w1_fw_ex2, r2_2_w1_fw_ex2, r2_1_w2_fw_ex2, r2_2_w2_fw_ex2;r2_1_w2_fw_ex2237,11219
wire r2_1_w1_fw_ex2, r2_2_w1_fw_ex2, r2_1_w2_fw_ex2, r2_2_w2_fw_ex2;r2_2_w2_fw_ex2237,11219
wire r3_1_w1_fw_ex2, r3_2_w1_fw_ex2, r3_1_w2_fw_ex2, r3_2_w2_fw_ex2;r3_1_w1_fw_ex2238,11289
wire r3_1_w1_fw_ex2, r3_2_w1_fw_ex2, r3_1_w2_fw_ex2, r3_2_w2_fw_ex2;r3_2_w1_fw_ex2238,11289
wire r3_1_w1_fw_ex2, r3_2_w1_fw_ex2, r3_1_w2_fw_ex2, r3_2_w2_fw_ex2;r3_1_w2_fw_ex2238,11289
wire r3_1_w1_fw_ex2, r3_2_w1_fw_ex2, r3_1_w2_fw_ex2, r3_2_w2_fw_ex2;r3_2_w2_fw_ex2238,11289
wire r1_1_fw_ex1, r1_2_fw_ex1;r1_1_fw_ex1240,11361
wire r1_1_fw_ex1, r1_2_fw_ex1;r1_2_fw_ex1240,11361
wire r2_1_fw_ex1, r2_2_fw_ex1;r2_1_fw_ex1241,11393
wire r2_1_fw_ex1, r2_2_fw_ex1;r2_2_fw_ex1241,11393
wire r3_1_fw_ex1, r3_2_fw_ex1;r3_1_fw_ex1242,11425
wire r3_1_fw_ex1, r3_2_fw_ex1;r3_2_fw_ex1242,11425
wire r1_1_fw_ex2, r1_2_fw_ex2;r1_1_fw_ex2243,11457
wire r1_1_fw_ex2, r1_2_fw_ex2;r1_2_fw_ex2243,11457
wire r2_1_fw_ex2, r2_2_fw_ex2;r2_1_fw_ex2244,11489
wire r2_1_fw_ex2, r2_2_fw_ex2;r2_2_fw_ex2244,11489
wire r3_1_fw_ex2, r3_2_fw_ex2;r3_1_fw_ex2245,11521
wire r3_1_fw_ex2, r3_2_fw_ex2;r3_2_fw_ex2245,11521
wire [`GRLEN-1:0] wdata1_ex1, wdata1_ex2;wdata1_ex1247,11555
wire [`GRLEN-1:0] wdata1_ex1, wdata1_ex2;wdata1_ex2247,11555
wire [`GRLEN-1:0] wdata2_ex1, wdata2_ex2;wdata2_ex1248,11598
wire [`GRLEN-1:0] wdata2_ex1, wdata2_ex2;wdata2_ex2248,11598
wire [`GRLEN-1:0] r1_1_fw_data_ex1, r1_2_fw_data_ex1;r1_1_fw_data_ex1249,11641
wire [`GRLEN-1:0] r1_1_fw_data_ex1, r1_2_fw_data_ex1;r1_2_fw_data_ex1249,11641
wire [`GRLEN-1:0] r2_1_fw_data_ex1, r2_2_fw_data_ex1;r2_1_fw_data_ex1250,11696
wire [`GRLEN-1:0] r2_1_fw_data_ex1, r2_2_fw_data_ex1;r2_2_fw_data_ex1250,11696
wire [`GRLEN-1:0] r3_1_fw_data_ex1, r3_2_fw_data_ex1;r3_1_fw_data_ex1251,11751
wire [`GRLEN-1:0] r3_1_fw_data_ex1, r3_2_fw_data_ex1;r3_2_fw_data_ex1251,11751
wire [`GRLEN-1:0] r1_1_fw_data_ex2, r1_2_fw_data_ex2;r1_1_fw_data_ex2252,11806
wire [`GRLEN-1:0] r1_1_fw_data_ex2, r1_2_fw_data_ex2;r1_2_fw_data_ex2252,11806
wire [`GRLEN-1:0] r2_1_fw_data_ex2, r2_2_fw_data_ex2;r2_1_fw_data_ex2253,11861
wire [`GRLEN-1:0] r2_1_fw_data_ex2, r2_2_fw_data_ex2;r2_2_fw_data_ex2253,11861
wire [`GRLEN-1:0] r3_1_fw_data_ex2, r3_2_fw_data_ex2;r3_1_fw_data_ex2254,11916
wire [`GRLEN-1:0] r3_1_fw_data_ex2, r3_2_fw_data_ex2;r3_2_fw_data_ex2254,11916
wire is_port0_type,is_port1_type;is_port0_type256,11973
wire is_port0_type,is_port1_type;is_port1_type256,11973
wire port0_type_upgrade,port1_type_upgrade,port2_type_upgrade;port0_type_upgrade257,12008
wire port0_type_upgrade,port1_type_upgrade,port2_type_upgrade;port1_type_upgrade257,12008
wire port0_type_upgrade,port1_type_upgrade,port2_type_upgrade;port2_type_upgrade257,12008
wire type_crash;type_crash258,12072
wire rdata0_0_lsu_fw;rdata0_0_lsu_fw260,12092
wire rdata0_1_lsu_fw;rdata0_1_lsu_fw261,12115
wire rdata1_0_lsu_fw;rdata1_0_lsu_fw262,12138
wire rdata1_1_lsu_fw;rdata1_1_lsu_fw263,12161
wire rdata2_0_lsu_fw;rdata2_0_lsu_fw264,12184
wire rdata2_1_lsu_fw;rdata2_1_lsu_fw265,12207
wire [5 :0] port0_exccode = is_port0_exception? is_port0_exccode: 6'd0;port0_exccode267,12232
wire [5 :0] port1_exccode = is_port1_exception? is_port1_exccode: 6'd0;port1_exccode268,12305
wire [`GRLEN-1:0] cpucfg_res;cpucfg_res270,12380
wire alu0_a_zero = is_port0_op[`LSOC1K_LUI];// op_rdpgpr_1 || op_wrpgpr_1; //zeroalu0_a_zero287,12928
wire alu1_a_zero = is_port1_op[`LSOC1K_LUI];// op_rdpgpr_2 || op_wrpgpr_2; alu1_a_zero288,13011
wire alu0_a_pc = is_port0_op[`LSOC1K_PC_RELATED];alu0_a_pc290,13090
wire alu1_a_pc = is_port1_op[`LSOC1K_PC_RELATED];alu1_a_pc291,13141
wire alu0_b_imm = is_port0_op[`LSOC1K_I5] || is_port0_op[`LSOC1K_I12] || is_port0_op[`LSOC1K_I16] || is_port0_op[`LSOC1K_I20];alu0_b_imm294,13200
wire alu1_b_imm = is_port1_op[`LSOC1K_I5] || is_port1_op[`LSOC1K_I12] || is_port1_op[`LSOC1K_I16] || is_port1_op[`LSOC1K_I20];alu1_b_imm295,13328
wire alu0_b_get_a = is_port0_op[`LSOC1K_ALU_CODE] == `LSOC1K_ALU_EXT;alu0_b_get_a297,13458
wire alu1_b_get_a = is_port1_op[`LSOC1K_ALU_CODE] == `LSOC1K_ALU_EXT;alu1_b_get_a298,13529
wire [ 4:0] port0_i5  = `GET_I5(is_port0_inst);port0_i5301,13632
wire [ 4:0] port1_i5  = `GET_I5(is_port1_inst);port1_i5302,13681
wire [ 5:0] port0_i6  = `GET_I6(is_port0_inst);port0_i6303,13730
wire [ 5:0] port1_i6  = `GET_I6(is_port1_inst);port1_i6304,13779
wire [11:0] port0_i12 = `GET_I12(is_port0_inst);port0_i12305,13828
wire [11:0] port1_i12 = `GET_I12(is_port1_inst);port1_i12306,13878
wire [13:0] port0_i14 = `GET_I14(is_port0_inst);port0_i14307,13928
wire [13:0] port1_i14 = `GET_I14(is_port1_inst);port1_i14308,13978
wire [15:0] port0_i16 = `GET_I16(is_port0_inst);port0_i16309,14028
wire [15:0] port1_i16 = `GET_I16(is_port1_inst);port1_i16310,14078
wire [19:0] port0_i20 = `GET_I20(is_port0_inst);port0_i20311,14128
wire [19:0] port1_i20 = `GET_I20(is_port1_inst);port1_i20312,14178
wire [63:0] port0_i5_u  = {59'b0,port0_i5};port0_i5_u315,14243
wire [63:0] port1_i5_u  = {59'b0,port1_i5};port1_i5_u316,14288
wire [63:0] port0_i6_u  = {58'b0,port0_i6};port0_i6_u317,14333
wire [63:0] port1_i6_u  = {58'b0,port1_i6};port1_i6_u318,14378
wire [63:0] port0_i12_u = {52'b0,port0_i12};port0_i12_u319,14423
wire [63:0] port1_i12_u = {52'b0,port1_i12};port1_i12_u320,14469
wire [63:0] port0_i12_s = {{52{port0_i12[11]}},port0_i12};port0_i12_s321,14515
wire [63:0] port1_i12_s = {{52{port1_i12[11]}},port1_i12};port1_i12_s322,14575
wire [63:0] port0_i14_s = {{50{port0_i14[13]}},port0_i14};port0_i14_s323,14635
wire [63:0] port1_i14_s = {{50{port1_i14[13]}},port1_i14};port1_i14_s324,14695
wire [63:0] port0_i16_s = {{48{port0_i16[15]}},port0_i16};port0_i16_s325,14755
wire [63:0] port1_i16_s = {{48{port1_i16[15]}},port1_i16};port1_i16_s326,14815
wire [63:0] port0_i20_s = {{44{port0_i20[19]}},port0_i20};port0_i20_s327,14875
wire [63:0] port1_i20_s = {{44{port1_i20[19]}},port1_i20};port1_i20_s328,14935
wire [63:0] port0_i5_i = is_port0_op[`LSOC1K_DOUBLE_WORD] ? port0_i6_u : port0_i5_u;port0_i5_i330,14997
wire [63:0] port1_i5_i = is_port1_op[`LSOC1K_DOUBLE_WORD] ? port1_i6_u : port1_i5_u;port1_i5_i331,15083
wire [63:0] port0_i12_i = is_port0_op[`LSOC1K_UNSIGN] ? port0_i12_u : port0_i12_s;port0_i12_i332,15169
wire [63:0] port1_i12_i = is_port1_op[`LSOC1K_UNSIGN] ? port1_i12_u : port1_i12_s;port1_i12_i333,15253
wire [63:0] port0_imm = is_port0_op[`LSOC1K_I5 ] ? port0_i5_i  :port0_imm335,15339
wire [63:0] port1_imm = is_port1_op[`LSOC1K_I5 ] ? port1_i5_i  :port1_imm341,15701
wire [63:0] port0_imm_shifted = is_port0_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port0_imm[61:0], 2'b0} :port0_imm_shifted348,16065
wire [63:0] port0_imm_shifted = is_port0_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port0_imm[61:0], 2'b0} :2348,16065
wire [63:0] port1_imm_shifted = is_port1_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port1_imm[61:0], 2'b0} :port1_imm_shifted355,16805
wire [63:0] port1_imm_shifted = is_port1_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port1_imm[61:0], 2'b0} :2355,16805
wire [31:0] port0_i5_u  = {27'b0,port0_i5};port0_i5_u363,17558
wire [31:0] port1_i5_u  = {27'b0,port1_i5};port1_i5_u364,17603
wire [31:0] port0_i6_u  = {26'b0,port0_i6};port0_i6_u365,17648
wire [31:0] port1_i6_u  = {26'b0,port1_i6};port1_i6_u366,17693
wire [31:0] port0_i12_u = {20'b0,port0_i12};port0_i12_u367,17738
wire [31:0] port1_i12_u = {20'b0,port1_i12};port1_i12_u368,17784
wire [31:0] port0_i12_s = {{20{port0_i12[11]}},port0_i12};port0_i12_s369,17830
wire [31:0] port1_i12_s = {{20{port1_i12[11]}},port1_i12};port1_i12_s370,17890
wire [31:0] port0_i14_s = {{18{port0_i14[13]}},port0_i14};port0_i14_s371,17950
wire [31:0] port1_i14_s = {{18{port1_i14[13]}},port1_i14};port1_i14_s372,18010
wire [31:0] port0_i16_s = {{16{port0_i16[15]}},port0_i16};port0_i16_s373,18070
wire [31:0] port1_i16_s = {{16{port1_i16[15]}},port1_i16};port1_i16_s374,18130
wire [31:0] port0_i20_s = {{12{port0_i20[19]}},port0_i20};port0_i20_s375,18190
wire [31:0] port1_i20_s = {{12{port1_i20[19]}},port1_i20};port1_i20_s376,18250
wire [31:0] port0_i5_i = is_port0_op[`LSOC1K_DOUBLE_WORD] ? port0_i6_u : port0_i5_u;port0_i5_i378,18312
wire [31:0] port1_i5_i = is_port1_op[`LSOC1K_DOUBLE_WORD] ? port1_i6_u : port1_i5_u;port1_i5_i379,18398
wire [31:0] port0_i12_i = is_port0_op[`LSOC1K_UNSIGN] ? port0_i12_u : port0_i12_s;port0_i12_i380,18484
wire [31:0] port1_i12_i = is_port1_op[`LSOC1K_UNSIGN] ? port1_i12_u : port1_i12_s;port1_i12_i381,18568
wire [31:0] port0_imm = is_port0_op[`LSOC1K_I5 ] ? port0_i5_i  :port0_imm383,18654
wire [31:0] port1_imm = is_port1_op[`LSOC1K_I5 ] ? port1_i5_i  :port1_imm389,19016
wire [31:0] port0_imm_shifted = is_port0_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port0_imm[29:0], 2'b0} :port0_imm_shifted396,19380
wire [31:0] port0_imm_shifted = is_port0_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port0_imm[29:0], 2'b0} :2396,19380
wire [31:0] port1_imm_shifted = is_port1_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port1_imm[29:0], 2'b0} :port1_imm_shifted401,19888
wire [31:0] port1_imm_shifted = is_port1_op[`LSOC1K_IMM_SHIFT] == `LSOC1K_IMM_SHIFT_2  ? {port1_imm[29:0], 2'b0} :2401,19888
wire lsu_dispatch        = port0_lsu_dispatch || port1_lsu_dispatch;lsu_dispatch495,24674
wire port0_double_read   = is_port0_op[`LSOC1K_DOUBLE_READ] && is_port0_valid;port0_double_read498,24904
wire port1_double_read   = is_port1_op[`LSOC1K_DOUBLE_READ] && is_port1_valid;port1_double_read499,24984
wire tlb_related_0 = is_port0_op[`LSOC1K_TLB_RELATED];tlb_related_0523,26867
wire tlb_related_1 = is_port1_op[`LSOC1K_TLB_RELATED];tlb_related_1524,26923
wire csr_related_0 = is_port0_op[`LSOC1K_CSR_RELATED];csr_related_0526,26981
wire csr_related_1 = is_port1_op[`LSOC1K_CSR_RELATED];csr_related_1527,27037
wire branch_dispatch   = port0_bru_dispatch || port1_bru_dispatch;branch_dispatch544,28136
wire [15:0] port0_offset16 = `GET_OFFSET16(is_port0_inst);port0_offset16546,28206
wire [15:0] port1_offset16 = `GET_OFFSET16(is_port1_inst);port1_offset16547,28266
wire [15:0] port2_offset16 = `GET_OFFSET16(is_port2_inst);port2_offset16548,28326
wire [20:0] port0_offset21 = `GET_OFFSET21(is_port0_inst);port0_offset21549,28386
wire [20:0] port1_offset21 = `GET_OFFSET21(is_port1_inst);port1_offset21550,28446
wire [20:0] port2_offset21 = `GET_OFFSET21(is_port2_inst);port2_offset21551,28506
wire [25:0] port0_offset26 = `GET_OFFSET26(is_port0_inst);port0_offset26552,28566
wire [25:0] port1_offset26 = `GET_OFFSET26(is_port1_inst);port1_offset26553,28626
wire [25:0] port2_offset26 = `GET_OFFSET26(is_port2_inst);port2_offset26554,28686
wire [63:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{46{port0_offset16[15]}},port0_offset16,2'b0} :port0_offset557,28761
wire [63:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{46{port0_offset16[15]}},port0_offset16,2'b0} :port0_offset16557,28761
wire [63:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{46{port0_offset16[15]}},port0_offset16,2'b0} :2557,28761
wire [63:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{46{port1_offset16[15]}},port1_offset16,2'b0} :port1_offset560,29097
wire [63:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{46{port1_offset16[15]}},port1_offset16,2'b0} :port1_offset16560,29097
wire [63:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{46{port1_offset16[15]}},port1_offset16,2'b0} :2560,29097
wire [63:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{46{port2_offset16[15]}},port2_offset16,2'b0} :port2_offset563,29433
wire [63:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{46{port2_offset16[15]}},port2_offset16,2'b0} :port2_offset16563,29433
wire [63:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{46{port2_offset16[15]}},port2_offset16,2'b0} :2563,29433
wire [31:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{14{port0_offset16[15]}},port0_offset16,2'b0} :port0_offset567,29782
wire [31:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{14{port0_offset16[15]}},port0_offset16,2'b0} :port0_offset16567,29782
wire [31:0] port0_offset = is_port0_op[`LSOC1K_RD_READ    ] ? {{14{port0_offset16[15]}},port0_offset16,2'b0} :2567,29782
wire [31:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{14{port1_offset16[15]}},port1_offset16,2'b0} :port1_offset570,30118
wire [31:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{14{port1_offset16[15]}},port1_offset16,2'b0} :port1_offset16570,30118
wire [31:0] port1_offset = is_port1_op[`LSOC1K_RD_READ    ] ? {{14{port1_offset16[15]}},port1_offset16,2'b0} :2570,30118
wire [31:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{14{port2_offset16[15]}},port2_offset16,2'b0} :port2_offset573,30454
wire [31:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{14{port2_offset16[15]}},port2_offset16,2'b0} :port2_offset16573,30454
wire [31:0] port2_offset = is_port2_op[`LSOC1K_RD_READ    ] ? {{14{port2_offset16[15]}},port2_offset16,2'b0} :2573,30454
wire port0_bru_related = is_port0_op[`LSOC1K_BRU_RELATED];port0_bru_related578,30800
wire port1_bru_related = is_port1_op[`LSOC1K_BRU_RELATED];port1_bru_related579,30860
wire port2_bru_related = is_port2_op[`LSOC1K_BRU_RELATED];port2_bru_related580,30920
wire is_port0_link = (((is_port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (is_port0_rf_target == 5'd1)) || (is_port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_BL)) && port0_bru_related;is_port0_link582,30982
wire is_port1_link = (((is_port1_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (is_port1_rf_target == 5'd1)) || (is_port1_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_BL)) && port1_bru_related;is_port1_link583,31165
wire is_port0_jrra = ((is_port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr0_0 == 5'd1)) && port0_bru_related;is_port0_jrra584,31348
wire is_port1_jrra = ((is_port1_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr1_0 == 5'd1)) && port1_bru_related;is_port1_jrra585,31466
wire is_port2_jrra = ((is_port2_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr2_0 == 5'd1)) && port2_bru_related;is_port2_jrra586,31584
wire is_port0_jrop = (is_port0_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr0_0 != 5'd1)&& port0_bru_related;is_port0_jrop587,31702
wire is_port1_jrop = (is_port1_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr1_0 != 5'd1)&& port1_bru_related;is_port1_jrop588,31817
wire is_port2_jrop = (is_port2_op[`LSOC1K_BRU_CODE] == `LSOC1K_BRU_JR) && (raddr2_0 != 5'd1)&& port2_bru_related;is_port2_jrop589,31932
wire is_port0_brop = (is_port0_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_JR) && (is_port0_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_BL) && (is_port0_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_IDLE) && port0_bru_related;is_port0_brop590,32047
wire is_port1_brop = (is_port1_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_JR) && (is_port1_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_BL) && (is_port1_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_IDLE) && port1_bru_related;is_port1_brop591,32249
wire is_port2_brop = (is_port2_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_JR) && (is_port2_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_BL) && (is_port2_op[`LSOC1K_BRU_CODE] != `LSOC1K_BRU_IDLE) && port2_bru_related;is_port2_brop592,32451
wire port0_csr_write   = is_port0_op[`LSOC1K_CSR_WRITE] || is_port0_op[`LSOC1K_CACHE_RELATED];port0_csr_write628,35470
wire port0_csr_read    = is_port0_op[`LSOC1K_CSR_READ ] || is_port0_op[`LSOC1K_ERET]         || is_port0_op[`LSOC1K_CACHE_RELATED]; // raddr or waddr refers to cp0 regsport0_csr_read629,35566
wire port1_csr_write   = (is_port1_op[`LSOC1K_CSR_WRITE] || is_port1_op[`LSOC1K_CACHE_RELATED]) && !is_port0_op[`LSOC1K_RDTIME];port1_csr_write630,35736
wire port1_csr_read    = is_port1_op[`LSOC1K_CSR_READ ] || is_port1_op[`LSOC1K_ERET]         || is_port1_op[`LSOC1K_CACHE_RELATED];port1_csr_read631,35866
wire port0_csr_roll_back = is_port0_valid && ( port0_csr_write ||port0_csr_roll_back633,36001
wire port1_csr_roll_back = is_port1_valid && port1_csr_write; port1_csr_roll_back636,36229
wire [`LSOC1K_CSR_OP_BIT-1:0] port0_csr_op = is_port0_op[`LSOC1K_CSR_XCHG ] ? `LSOC1K_CSR_CSRXCHG :port0_csr_op638,36295
wire [`LSOC1K_CSR_OP_BIT-1:0] port1_csr_op = is_port1_op[`LSOC1K_CSR_XCHG ] ? `LSOC1K_CSR_CSRXCHG :port1_csr_op643,36701
wire port0_exception = is_port0_exception || is_port0_op[`LSOC1K_IBAR] || is_port0_op[`LSOC1K_SYSCALL] || is_port0_op[`LSOC1K_BREAK] || is_port0_op[`LSOC1K_ERET];port0_exception754,43210
wire raddr0_0_valid = is_port0_op[`LSOC1K_RJ_READ] || is_port0_op[`LSOC1K_RD2RJ  ];raddr0_0_valid826,47673
wire raddr0_1_valid = is_port0_op[`LSOC1K_RK_READ] || is_port0_op[`LSOC1K_RD_READ];raddr0_1_valid827,47758
wire raddr1_0_valid = is_port1_op[`LSOC1K_RJ_READ] || is_port1_op[`LSOC1K_RD2RJ  ];raddr1_0_valid828,47843
wire raddr1_1_valid = is_port1_op[`LSOC1K_RK_READ] || is_port1_op[`LSOC1K_RD_READ];raddr1_1_valid829,47928
wire raddr2_0_valid = is_port2_op[`LSOC1K_RJ_READ] || is_port2_op[`LSOC1K_RD2RJ  ] || is_port0_op[`LSOC1K_TRIPLE_READ];raddr2_0_valid830,48013
wire raddr2_1_valid = is_port2_op[`LSOC1K_RK_READ] || is_port2_op[`LSOC1K_RD_READ] || is_port1_op[`LSOC1K_TRIPLE_READ];raddr2_1_valid831,48134
wire r1_w1_fw = r1_1_w1_fw_ex1 || r1_2_w1_fw_ex1;r1_w1_fw871,50889
wire r2_w1_fw = r2_1_w1_fw_ex1 || r2_2_w1_fw_ex1;r2_w1_fw872,50940
wire r3_w1_fw = r3_1_w1_fw_ex1 || r3_2_w1_fw_ex1;r3_w1_fw873,50991
wire r1_w2_fw = r1_1_w2_fw_ex1 || r1_2_w2_fw_ex1;r1_w2_fw874,51042
wire r2_w2_fw = r2_1_w2_fw_ex1 || r2_2_w2_fw_ex1;r2_w2_fw875,51093
wire r3_w2_fw = r3_1_w2_fw_ex1 || r3_2_w2_fw_ex1;r3_w2_fw876,51144
wire port0_type_crash     = is_port0_valid && ((is_port0_type && ex1_port0_type && r1_w1_fw && ex1_port0_valid) || (is_port0_type && ex1_port1_type && r1_w2_fw && ex1_port1_valid));port0_type_crash883,51489
wire port1_type_crash     = is_port1_valid && ((is_port1_type && ex1_port0_type && r2_w1_fw && ex1_port0_valid) || (is_port1_type && ex1_port1_type && r2_w2_fw && ex1_port1_valid));port1_type_crash884,51672
wire port2_type_crash     = (is_port0_valid && port0_triple_read && ((ex1_port0_type && r3_1_w1_fw_ex1 && ex1_port0_valid) || (ex1_port1_type && r3_1_w2_fw_ex1 && ex1_port1_valid))) || port2_type_crash885,51855
wire [`GRLEN-1:0] cpucfg0  = `GRLEN'b0;cpucfg0968,58330
wire [`GRLEN-1:0] cpucfg1  = `GRLEN'b0;cpucfg1969,58371
wire [`GRLEN-1:0] cpucfg2  = `GRLEN'b0;cpucfg2970,58412
wire [`GRLEN-1:0] cpucfg3  = `GRLEN'b0;cpucfg3971,58453
wire [`GRLEN-1:0] cpucfg4  = `GRLEN'b0;cpucfg4972,58494
wire [`GRLEN-1:0] cpucfg5  = `GRLEN'b0;cpucfg5973,58535
wire [`GRLEN-1:0] cpucfg6  = `GRLEN'b0;cpucfg6974,58576
wire [`GRLEN-1:0] cpucfg7  = `GRLEN'b0;cpucfg7975,58617
wire [`GRLEN-1:0] cpucfg8  = `GRLEN'b0;cpucfg8976,58658
wire [`GRLEN-1:0] cpucfg9  = `GRLEN'b0;cpucfg9977,58699
wire [`GRLEN-1:0] cpucfg10 = `GRLEN'b0;cpucfg10978,58740
wire [`GRLEN-1:0] cpucfg11 = `GRLEN'b0;cpucfg11979,58781
wire [`GRLEN-1:0] cpucfg12 = `GRLEN'b0;cpucfg12980,58822
wire [`GRLEN-1:0] cpucfg13 = `GRLEN'b0;cpucfg13981,58863
reg [31:0] is_stall_cnt;is_stall_cnt999,59864
reg [31:0] is_stall_typecrash_cnt;is_stall_typecrash_cnt1000,59890
reg [31:0] brop_cnt;brop_cnt1001,59926
reg [31:0] bru_cnt;bru_cnt1002,59948
wire stall_happen   = !is_allow_in && ex1_allow_in;stall_happen1003,59969
wire stall_typecrash= stall_happen && type_crash;stall_typecrash1004,60022
reg [63:0] timer;timer1022,60906

lsu_s1.v,6498
module lsu_s1(lsu_s14,40
  input               clk,clk5,56
  input               resetn,input6,84
  input               valid,valid8,117
  input [`LSOC1K_LSU_CODE_BIT-1:0]lsu_op, input9,147
  input [`GRLEN-1:0]  base,base10,191
  input [`GRLEN-1:0]  offset,input11,220
  input [`GRLEN-1:0]  wdata,wdata12,251
  input               tlb_req,input14,283
  input               data_exception,data_exception15,315
  input   [`GRLEN-1:0]data_badvaddr,input16,354
  input               tlb_finish,tlb_finish17,392
  output              data_req,output20,451
  output [`GRLEN-1:0] data_addr,data_addr21,484
  output              data_wr,output22,518
  output [ 7:0]       data_wstrb,data_wstrb24,565
  `elsif LA32`elsif25,600
  output [ 3:0]       data_wstrb,data_wstrb26,615
  `endif`endif27,650
  output              data_prefetch,data_prefetch29,695
  output              data_ll,output30,733
  output              data_sc,data_sc31,765
  input               data_addr_ok,input32,797
  output              lsu_finish,lsu_finish35,846
  output              lsu_ale,output36,881
  output              lsu_adem,lsu_adem37,913
  output              lsu_recv,output38,946
  input [`LSOC1K_CSR_OUTPUT_BIT-1:0] csr_output,csr_output40,981
  input                              change,input41,1031
  input                              eret,eret42,1077
  input                              exception,input43,1121
  output reg [`GRLEN-1:0]            badvaddrreg44,1170
wire rst = !resetn;rst47,1223
wire lsu_except;lsu_except50,1256
reg res_valid;res_valid51,1274
wire lsu_am    = lsu_op == `LSOC1K_LSU_AMSWAP_W    || lsu_op == `LSOC1K_LSU_AMSWAP_D    || lsu_op == `LSOC1K_LSU_AMADD_W     || lsu_op == `LSOC1K_LSU_AMADD_D     ||lsu_am54,1310
wire lsu_am_lw = lsu_op == `LSOC1K_LSU_AMSWAP_W    || lsu_op == `LSOC1K_LSU_AMADD_W     ||lsu_am_lw64,2805
wire lsu_am_ld = lsu_op == `LSOC1K_LSU_AMSWAP_D    || lsu_op == `LSOC1K_LSU_AMADD_D     ||lsu_am_ld74,3634
wire lsu_am_sw = lsu_op == `LSOC1K_LSU_AMSWAP_W    || lsu_op == `LSOC1K_LSU_AMADD_W     ||lsu_am_sw84,4463
wire lsu_am_sd = lsu_op == `LSOC1K_LSU_AMSWAP_D    || lsu_op == `LSOC1K_LSU_AMADD_D     ||lsu_am_sd94,5292
wire lsu_llw   = lsu_op == `LSOC1K_LSU_LL_W;lsu_llw104,6121
wire lsu_lld   = lsu_op == `LSOC1K_LSU_LL_D;lsu_lld105,6167
wire lsu_scw   = lsu_op == `LSOC1K_LSU_SC_W;lsu_scw106,6213
wire lsu_scd   = lsu_op == `LSOC1K_LSU_SC_D;lsu_scd107,6259
wire lsu_lw    = lsu_op == `LSOC1K_LSU_LD_W  || lsu_op == `LSOC1K_LSU_LDX_W  || lsu_op == `LSOC1K_LSU_LDGT_W || lsu_op == `LSOC1K_LSU_LDLE_W || lsu_op == `LSOC1K_LSU_IOCSRRD_W;lsu_lw109,6307
wire lsu_lwu   = lsu_op == `LSOC1K_LSU_LD_WU || lsu_op == `LSOC1K_LSU_LDX_WU ;lsu_lwu110,6485
wire lsu_sw    = lsu_op == `LSOC1K_LSU_ST_W  || lsu_op == `LSOC1K_LSU_STX_W  || lsu_op == `LSOC1K_LSU_STGT_W || lsu_op == `LSOC1K_LSU_STLE_W || lsu_op == `LSOC1K_LSU_IOCSRWR_W ||lsu_sw111,6565
wire lsu_lb    = lsu_op == `LSOC1K_LSU_LD_B  || lsu_op == `LSOC1K_LSU_LDX_B  || lsu_op == `LSOC1K_LSU_LDGT_B || lsu_op == `LSOC1K_LSU_LDLE_B || lsu_op == `LSOC1K_LSU_IOCSRRD_B ||lsu_lb113,6774
wire lsu_lbu   = lsu_op == `LSOC1K_LSU_LD_BU || lsu_op == `LSOC1K_LSU_LDX_BU ;lsu_lbu115,7034
wire lsu_lh    = lsu_op == `LSOC1K_LSU_LD_H  || lsu_op == `LSOC1K_LSU_LDX_H  || lsu_op == `LSOC1K_LSU_LDGT_H || lsu_op == `LSOC1K_LSU_LDLE_H || lsu_op == `LSOC1K_LSU_IOCSRRD_H;lsu_lh116,7114
wire lsu_ld    = lsu_op == `LSOC1K_LSU_LD_D  || lsu_op == `LSOC1K_LSU_LDX_D  || lsu_op == `LSOC1K_LSU_LDGT_D || lsu_op == `LSOC1K_LSU_LDLE_D || lsu_op == `LSOC1K_LSU_IOCSRRD_D;lsu_ld117,7292
wire lsu_lhu   = lsu_op == `LSOC1K_LSU_LD_HU || lsu_op == `LSOC1K_LSU_LDX_HU ;lsu_lhu118,7470
wire lsu_sb    = lsu_op == `LSOC1K_LSU_ST_B  || lsu_op == `LSOC1K_LSU_STX_B  || lsu_op == `LSOC1K_LSU_STGT_B || lsu_op == `LSOC1K_LSU_STLE_B || lsu_op == `LSOC1K_LSU_IOCSRWR_B;lsu_sb119,7550
wire lsu_sh    = lsu_op == `LSOC1K_LSU_ST_H  || lsu_op == `LSOC1K_LSU_STX_H  || lsu_op == `LSOC1K_LSU_STGT_H || lsu_op == `LSOC1K_LSU_STLE_H || lsu_op == `LSOC1K_LSU_IOCSRWR_H;lsu_sh120,7728
wire lsu_sd    = lsu_op == `LSOC1K_LSU_ST_D  || lsu_op == `LSOC1K_LSU_STX_D  || lsu_op == `LSOC1K_LSU_STGT_D || lsu_op == `LSOC1K_LSU_STLE_D || lsu_op == `LSOC1K_LSU_IOCSRWR_D ||lsu_sd121,7906
wire lsu_gt    = lsu_op == `LSOC1K_LSU_LDGT_W || lsu_op == `LSOC1K_LSU_LDGT_B || lsu_op == `LSOC1K_LSU_LDGT_H || lsu_op == `LSOC1K_LSU_LDGT_D ||lsu_gt124,8117
wire lsu_le    = lsu_op == `LSOC1K_LSU_LDLE_W || lsu_op == `LSOC1K_LSU_LDLE_B || lsu_op == `LSOC1K_LSU_LDLE_H || lsu_op == `LSOC1K_LSU_LDLE_D ||lsu_le126,8408
wire lsu_idle  = lsu_op == `LSOC1K_LSU_IDLE;lsu_idle129,8701
wire [`GRLEN-1:0] target      = base + offset;target132,8757
wire [ 2:0] shift             = target[2:0];shift133,8805
wire kernel_mapped            = target[31:29] == 3'b111;kernel_mapped134,8851
wire supervisor_mapped        = target[31:29] == 3'b110;supervisor_mapped135,8909
wire kernel_unmapped_uncached = target[31:29] == 3'b101;kernel_unmapped_uncached136,8967
wire kernel_unmapped          = target[31:29] == 3'b100;kernel_unmapped137,9025
wire user_mapped              = target[31] == 1'b0;user_mapped138,9083
wire  lsu_wr = lsu_sw || lsu_sb || lsu_sh || lsu_scw || lsu_scd || lsu_sd;lsu_wr140,9138
wire lsu_load = lsu_ld || lsu_lw || lsu_llw || lsu_lld || lsu_lb  || lsu_lbu || lsu_lh || lsu_lhu || lsu_ld || lsu_lwu;lsu_load173,10860
wire lsu_store= lsu_sb || lsu_sh || lsu_sd  || lsu_sw  || lsu_scw || lsu_scd;lsu_store174,10981
wire am_addr_align_exc = (lsu_am_lw || lsu_am_sw || lsu_llw || lsu_scw) && target[1:0] != 2'd0 ||am_addr_align_exc176,11062
wire cm_addr_align_exc = (lsu_ld||lsu_sd         ) && target[2:0] != 3'd0 || cm_addr_align_exc179,11261
wire plv_0 = csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] == 2'd0;plv_0183,11499
wire plv_1 = csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] == 2'd1;plv_1184,11562
wire plv_2 = csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] == 2'd2;plv_2185,11625
wire plv_3 = csr_output[`LSOC1K_CSR_OUTPUT_CRMD_PLV] == 2'd3;plv_3186,11688
wire align_check = csr_output[`LSOC1K_CSR_OUTPUT_MISC_ALCL0] && plv_0 ||align_check189,11766
wire align_check = 1'b1;align_check194,12074
wire   lsu_bce      = 1'b0; // TODOlsu_bce197,12110
reg addr_ok_his;addr_ok_his210,12637
reg  badvaddr_allow;badvaddr_allow219,12850
wire badvaddr_update = (lsu_except && valid) || (data_exception && tlb_finish);badvaddr_update220,12872

lsu_s2.v,5239
module lsu_s2(lsu_s24,39
  input               clk,clk5,55
  input               resetn,input6,83
  input               valid,valid8,116
  input [`LSOC1K_LSU_CODE_BIT-1:0]lsu_op,input9,146
  input               lsu_recv,lsu_recv10,189
  input [ 2:0]        lsu_shift,input11,222
  output              data_recv,data_recv14,287
  input               data_scsucceed,input15,321
  input   [`GRLEN-1:0]data_rdata,data_rdata16,360
  input               data_exception,input17,395
  input   [ 5:0]      data_excode,data_excode18,434
  input   [`GRLEN-1:0]data_badvaddr,input19,470
  input               data_data_ok,data_data_ok20,508
  output [`GRLEN-1:0] read_result,output23,557
  output              lsu_res_valid,lsu_res_valid24,593
  input               change,input26,633
  input               exception,exception27,664
  output reg [`GRLEN-1:0]   badvaddr,output28,698
  output              badvaddr_validbadvaddr_valid29,737
wire rst = !resetn;rst32,781
reg [ 3:0] work_state;work_state35,814
reg [`PABITS-1:0] addr_reg;addr_reg36,838
reg res_valid;res_valid37,867
wire lsu_am    = lsu_op == `LSOC1K_LSU_AMSWAP_W    || lsu_op == `LSOC1K_LSU_AMSWAP_D    || lsu_op == `LSOC1K_LSU_AMADD_W     || lsu_op == `LSOC1K_LSU_AMADD_D     ||lsu_am40,903
wire lsu_am_lw = lsu_op == `LSOC1K_LSU_AMSWAP_W    || lsu_op == `LSOC1K_LSU_AMADD_W     ||lsu_am_lw50,2398
wire lsu_am_ld = lsu_op == `LSOC1K_LSU_AMSWAP_D    || lsu_op == `LSOC1K_LSU_AMADD_D     ||lsu_am_ld60,3227
wire lsu_llw   = lsu_op == `LSOC1K_LSU_LL_W;lsu_llw70,4056
wire lsu_lld   = lsu_op == `LSOC1K_LSU_LL_D;lsu_lld71,4102
wire lsu_scw   = lsu_op == `LSOC1K_LSU_SC_W;lsu_scw72,4148
wire lsu_scd   = lsu_op == `LSOC1K_LSU_SC_D;lsu_scd73,4194
wire lsu_lw    = lsu_op == `LSOC1K_LSU_LD_W  || lsu_op == `LSOC1K_LSU_LDX_W  || lsu_op == `LSOC1K_LSU_LDGT_W || lsu_op == `LSOC1K_LSU_LDLE_W || lsu_op == `LSOC1K_LSU_IOCSRRD_W ||lsu_lw75,4242
wire lsu_lwu   = lsu_op == `LSOC1K_LSU_LD_WU || lsu_op == `LSOC1K_LSU_LDX_WU ;lsu_lwu77,4462
wire lsu_sw    = lsu_op == `LSOC1K_LSU_ST_W  || lsu_op == `LSOC1K_LSU_STX_W  || lsu_op == `LSOC1K_LSU_STGT_W || lsu_op == `LSOC1K_LSU_STLE_W || lsu_op == `LSOC1K_LSU_IOCSRWR_W ||lsu_sw78,4542
wire lsu_lb    = lsu_op == `LSOC1K_LSU_LD_B  || lsu_op == `LSOC1K_LSU_LDX_B  || lsu_op == `LSOC1K_LSU_LDGT_B || lsu_op == `LSOC1K_LSU_LDLE_B || lsu_op == `LSOC1K_LSU_IOCSRRD_B;lsu_lb80,4749
wire lsu_lbu   = lsu_op == `LSOC1K_LSU_LD_BU || lsu_op == `LSOC1K_LSU_LDX_BU ;lsu_lbu81,4927
wire lsu_lh    = lsu_op == `LSOC1K_LSU_LD_H  || lsu_op == `LSOC1K_LSU_LDX_H  || lsu_op == `LSOC1K_LSU_LDGT_H || lsu_op == `LSOC1K_LSU_LDLE_H || lsu_op == `LSOC1K_LSU_IOCSRRD_H;lsu_lh82,5007
wire lsu_ld    = lsu_op == `LSOC1K_LSU_LD_D  || lsu_op == `LSOC1K_LSU_LDX_D  || lsu_op == `LSOC1K_LSU_LDGT_D || lsu_op == `LSOC1K_LSU_LDLE_D || lsu_op == `LSOC1K_LSU_IOCSRRD_D ||lsu_ld83,5185
wire lsu_lhu   = lsu_op == `LSOC1K_LSU_LD_HU || lsu_op == `LSOC1K_LSU_LDX_HU ;lsu_lhu85,5405
wire lsu_sb    = lsu_op == `LSOC1K_LSU_ST_B  || lsu_op == `LSOC1K_LSU_STX_B  || lsu_op == `LSOC1K_LSU_STGT_B || lsu_op == `LSOC1K_LSU_STLE_B || lsu_op == `LSOC1K_LSU_IOCSRWR_B;lsu_sb86,5485
wire lsu_sh    = lsu_op == `LSOC1K_LSU_ST_H  || lsu_op == `LSOC1K_LSU_STX_H  || lsu_op == `LSOC1K_LSU_STGT_H || lsu_op == `LSOC1K_LSU_STLE_H || lsu_op == `LSOC1K_LSU_IOCSRWR_H;lsu_sh87,5663
wire lsu_sd    = lsu_op == `LSOC1K_LSU_ST_D  || lsu_op == `LSOC1K_LSU_STX_D  || lsu_op == `LSOC1K_LSU_STGT_D || lsu_op == `LSOC1K_LSU_STLE_D || lsu_op == `LSOC1K_LSU_IOCSRWR_D ||lsu_sd88,5841
wire lsu_gt    = lsu_op == `LSOC1K_LSU_LDGT_W || lsu_op == `LSOC1K_LSU_LDGT_B || lsu_op == `LSOC1K_LSU_LDGT_H || lsu_op == `LSOC1K_LSU_LDGT_D ||lsu_gt91,6050
wire lsu_le    = lsu_op == `LSOC1K_LSU_LDLE_W || lsu_op == `LSOC1K_LSU_LDLE_B || lsu_op == `LSOC1K_LSU_LDLE_H || lsu_op == `LSOC1K_LSU_LDLE_D ||lsu_le93,6341
wire prefetch = lsu_op == `LSOC1K_LSU_PRELD || lsu_op == `LSOC1K_LSU_PRELDX;prefetch96,6634
wire lsu_load = lsu_lw || lsu_llw || lsu_lld || lsu_lb  || lsu_lbu || lsu_lh || lsu_lhu;lsu_load98,6714
wire lsu_store= lsu_sb || lsu_sh  || lsu_sw  || lsu_scw || lsu_scd;lsu_store99,6804
wire [2 :0] shift = lsu_shift;shift101,6875
wire  lsu_wr = lsu_sw || lsu_sb || lsu_sh || lsu_scw || lsu_scd || lsu_sd;lsu_wr103,6909
wire [`GRLEN-1:0] data_rdata_input = data_rdata;data_rdata_input108,7052
wire [4:0] align_mode;align_mode110,7104
wire [63:0] lsu_align_res=({64{shift == 3'b000 &&                   align_mode[0]}} & data_rdata_input) | // ld.dlsu_align_res120,7506
                          ({64{shift == 3'b000 && !align_mode[4] && align_mode[3]}} & {{56{data_rdata_input[ 7]}},data_rdata_input[ 7: 0]}) | // ld.bdata_rdata_input121,7621
wire [31:0] lsu_align_res=({32{shift[1:0] == 2'b00 && !align_mode[4] && align_mode[3]}} & {{24{data_rdata_input[ 7]}},data_rdata_input[ 7: 0]}) | // ld.blsu_align_res151,11499
wire [31:0] lsu_align_res=({32{shift[1:0] == 2'b00 && !align_mode[4] && align_mode[3]}} & {{24{data_rdata_input[ 7]}},data_rdata_input[ 7: 0]}) | // ld.bdata_rdata_input151,11499
reg  badvaddr_allow;badvaddr_allow179,14002
wire badvaddr_update = data_exception && valid;badvaddr_update180,14024

mul32x32.v,4603
module mul32x32(mul32x321,0
    input  wire [32:0] a,wire2,18
    input  wire [32:0] b,wire3,45
    input  wire        a_sign,wire4,72
    input  wire        b_sign,wire5,104
    output      [65:0] u,u6,136
    output      [65:0] voutput7,163
wire [15:0] enc_ext  ;                        enc_ext9,193
wire        enc_lastb;                        enc_lastb10,241
wire [16:0] enc_m1   ;                        enc_m111,289
wire [16:0] enc_m2   ;                        enc_m212,337
wire [16:0] enc_neg  ;                        enc_neg13,385
wire [65:0] tree_c0  ;                        tree_c014,433
wire [65:0] tree_c1  ;                        tree_c115,481
wire [65:0] tree_c10 ;                        tree_c1016,529
wire [65:0] tree_c11 ;                        tree_c1117,577
wire [65:0] tree_c12 ;                        tree_c1218,625
wire [65:0] tree_c13 ;                        tree_c1319,673
wire [65:0] tree_c14 ;                        tree_c1420,721
wire [65:0] tree_c15 ;                        tree_c1521,769
wire [65:0] tree_c2  ;                        tree_c222,817
wire [65:0] tree_c3  ;                        tree_c323,865
wire [65:0] tree_c4  ;                        tree_c424,913
wire [65:0] tree_c5  ;                        tree_c525,961
wire [65:0] tree_c6  ;                        tree_c626,1009
wire [65:0] tree_c7  ;                        tree_c727,1057
wire [65:0] tree_c8  ;                        tree_c828,1105
wire [65:0] tree_c9  ;                        tree_c929,1153
wire [65:0] tree_s0  ;                        tree_s030,1201
wire [65:0] tree_s1  ;                        tree_s131,1249
wire [65:0] tree_s10 ;                        tree_s1032,1297
wire [65:0] tree_s11 ;                        tree_s1133,1345
wire [65:0] tree_s12 ;                        tree_s1234,1393
wire [65:0] tree_s13 ;                        tree_s1335,1441
wire [65:0] tree_s14 ;                        tree_s1436,1489
wire [65:0] tree_s15 ;                        tree_s1537,1537
wire [65:0] tree_s2  ;                        tree_s238,1585
wire [65:0] tree_s3  ;                        tree_s339,1633
wire [65:0] tree_s4  ;                        tree_s440,1681
wire [65:0] tree_s5  ;                        tree_s541,1729
wire [65:0] tree_s6  ;                        tree_s642,1777
wire [65:0] tree_s7  ;                        tree_s743,1825
wire [65:0] tree_s8  ;                        tree_s844,1873
wire [65:0] tree_s9  ;                        tree_s945,1921
wire [32:0] y0       ;                        y046,1969
wire [32:0] y1       ;                        y147,2017
wire [32:0] y10      ;                        y1048,2065
wire [32:0] y11      ;                        y1149,2113
wire [32:0] y12      ;                        y1250,2161
wire [32:0] y13      ;                        y1351,2209
wire [32:0] y14      ;                        y1452,2257
wire [32:0] y15      ;                        y1553,2305
wire [32:0] y16      ;                        y1654,2353
wire [32:0] y2       ;                        y255,2401
wire [32:0] y3       ;                        y356,2449
wire [32:0] y4       ;                        y457,2497
wire [32:0] y5       ;                        y558,2545
wire [32:0] y6       ;                        y659,2593
wire [32:0] y7       ;                        y760,2641
wire [32:0] y8       ;                        y861,2689
wire [32:0] y9       ;                        y962,2737
wire [65:0] z0       ;                        z063,2785
wire [65:0] z1       ;                        z164,2833
wire [65:0] z10      ;                        z1065,2881
wire [65:0] z11      ;                        z1166,2929
wire [65:0] z12      ;                        z1267,2977
wire [65:0] z13      ;                        z1368,3025
wire [65:0] z14      ;                        z1469,3073
wire [65:0] z15      ;                        z1570,3121
wire [65:0] z16      ;                        z1671,3169
wire [65:0] z17      ;z1772,3217
wire [65:0] z2       ;                        z273,3241
wire [65:0] z3       ;                        z374,3289
wire [65:0] z4       ;                        z475,3337
wire [65:0] z5       ;                        z576,3385
wire [65:0] z6       ;                        z677,3433
wire [65:0] z7       ;                        z778,3481
wire [65:0] z8       ;                        z879,3529
wire [65:0] z9       ;                        z980,3577

mul64x64.v,2749
module mul64x64(mul64x641,0
    input           clk,clk2,18
    input           rstn,input3,44
    input           mul_validin,mul_validin5,73
    input           ex2_allowin,input6,107
    output          mul_validout,mul_validout7,141
    input           ex1_readygo,input8,176
    input           ex2_readygo,ex2_readygo9,210
    input    [63:0] opa,input11,246
    input    [63:0] opb,opb12,272
    input           mul_signed,input13,298
    input           mul64,mul6414,331
    input           mul_hi,input15,359
    input           mul_short,mul_short16,388
    output   [63:0] mul_res_out,output18,422
    output          mul_readymul_ready19,456
reg  s1_valid;s1_valid23,514
reg  s2_valid;s2_valid24,530
wire s1_complete;s1_complete25,546
wire mul_allowin;mul_allowin26,565
wire now_A,now_B,now_C,now_D;now_A29,610
wire now_A,now_B,now_C,now_D;now_B29,610
wire now_A,now_B,now_C,now_D;now_C29,610
wire now_A,now_B,now_C,now_D;now_D29,610
reg  last_A,last_BC,last_D;last_A30,641
reg  last_A,last_BC,last_D;last_BC30,641
reg  last_A,last_BC,last_D;last_D30,641
reg  mul_short_lock;mul_short_lock31,670
reg  mul_signed_lock;mul_signed_lock32,692
reg  mul_hi_lock;mul_hi_lock33,715
wire a_high_nonzero,b_high_nonzero;a_high_nonzero35,736
wire a_high_nonzero,b_high_nonzero;b_high_nonzero35,736
wire need_A;need_A36,773
reg  need_B,need_C,need_D;need_B37,787
reg  need_B,need_C,need_D;need_C37,787
reg  need_B,need_C,need_D;need_D37,787
wire need_B_nxt,need_C_nxt,need_D_nxt;need_B_nxt38,815
wire need_B_nxt,need_C_nxt,need_D_nxt;need_C_nxt38,815
wire need_B_nxt,need_C_nxt,need_D_nxt;need_D_nxt38,815
reg  [63:0] opa_lock,opb_lock;opa_lock49,1023
reg  [63:0] opa_lock,opb_lock;opb_lock49,1023
reg  [65:0] result_buffer;result_buffer50,1055
wire [65:0] result_buffer_nxt;result_buffer_nxt51,1083
wire [65:0] result_buffer_nxt_before_shift;result_buffer_nxt_before_shift52,1115
wire [65:0] result_buffer_nxt_src1;result_buffer_nxt_src153,1160
wire [65:0] result_buffer_nxt_src2;result_buffer_nxt_src254,1197
wire [65:0] result_buffer_nxt_src3;result_buffer_nxt_src355,1234
wire [65:0] result_buffer_nxt_s;result_buffer_nxt_s56,1271
wire [65:0] result_buffer_nxt_c;result_buffer_nxt_c58,1338
wire        result_buffer_wen;result_buffer_wen60,1405
wire [32:0] opa_nxt,opb_nxt;opa_nxt61,1437
wire [32:0] opa_nxt,opb_nxt;opb_nxt61,1437
wire opa_sign,opb_sign;opa_sign62,1467
wire opa_sign,opb_sign;opb_sign62,1467
wire mul33_en;mul33_en63,1492
reg  [65:0] mul33_res_u;mul33_res_u65,1541
reg  [65:0] mul33_res_v;mul33_res_v66,1567
wire [65:0] mul33_res_u_nxt;mul33_res_u_nxt67,1593
wire [65:0] mul33_res_v_nxt;mul33_res_v_nxt68,1623

mycpu_top.v,14151
module mycpu_top (mycpu_top3,24
    input [7:0] intrpt,   //high activeintrpt4,44
    input aclk,input6,87
    input aresetn,   //low activearesetn7,104
    output [ 3:0] arid   ,output11,162
    output [`PABITS-1:0] araddr , // 40  paddr lengtharaddr12,190
    output [ 3:0] arlen  ,output13,245
    output [ 2:0] arsize ,arsize14,273
    output [ 1:0] arburst,output15,301
    output [ 1:0] arlock ,arlock16,329
    output [ 3:0] arcache,output17,357
    output [ 2:0] arprot ,arprot18,385
    output [ 3:0] arcmd  ,output19,413
    output [ 9:0] arcpuno,arcpuno20,441
    output        arvalid,output21,469
    input         arready,arready22,497
    input  [ 3:0] rid    ,input24,548
    input  [63:0] rdata  ,rdata25,576
    input  [ 1:0] rresp  ,input26,604
    input         rlast  ,rlast27,632
    input         rvalid ,input28,660
    output        rready ,rready29,688
    output [ 3:0] awcmd   ,output31,731
    output [ 1:0] awstate ,awstate32,760
    output [ 3:0] awdirqid,output33,789
    output [ 3:0] awscway ,awscway34,818
    output [ 3:0] awid   ,output35,847
    output [`PABITS-1:0] awaddr , // 40  paddr lengthawaddr36,875
    output [ 3:0] awlen  , output37,930
    output [ 2:0] awsize ,awsize38,959
    output [ 1:0] awburst,output39,987
    output [ 1:0] awlock ,awlock40,1015
    output [ 3:0] awcache,output41,1043
    output [ 2:0] awprot ,awprot42,1071
    output        awvalid,output43,1099
    input         awready,awready44,1127
    output [  3:0] wid    ,output46,1174
    output [63 :0] wdata  ,wdata47,1203
    output [  7:0] wstrb  ,output48,1232
    output         wlast  ,wlast49,1261
    output         wvalid ,output50,1290
    input          wready ,wready51,1319
    input  [ 3:0] bid    ,input53,1371
    input  [ 1:0] bresp  ,bresp54,1399
    input         bvalid ,input55,1427
    output        bready ,bready56,1455
    `LSOC1K_DECL_BHT_RAMS_M,`LSOC1K_DECL_BHT_RAMS_M58,1485
    input                           icache_init_finish,input61,1540
    output [`I_WAY_NUM-1        :0] icache_tag_clk_en_o,icache_tag_clk_en_o63,1599
    output [`I_WAY_NUM-1        :0] icache_tag_en_o   ,output64,1657
    output [`I_WAY_NUM-1        :0] icache_tag_wen_o  ,icache_tag_wen_o65,1714
    output [`I_INDEX_LEN-1      :0] icache_tag_addr_o ,output66,1771
    output [`I_TAGARRAY_LEN-1   :0] icache_tag_wdata_o,icache_tag_wdata_o67,1828
    input  [`I_IO_TAG_LEN-1  :0] icache_tag_rdata_i,input68,1885
    output                          icache_lru_clk_en_o  ,icache_lru_clk_en_o70,1941
    output                          icache_lru_en_o      ,output71,2001
    output [`I_LRU_WIDTH-1      :0] icache_lru_wen_o     ,icache_lru_wen_o72,2061
    output [`I_INDEX_LEN-1      :0] icache_lru_addr_o    ,output73,2121
    output [`I_LRU_WIDTH-1      :0] icache_lru_wdata_o   ,icache_lru_wdata_o74,2181
    input  [`I_LRU_WIDTH-1      :0] icache_lru_rdata_i   ,input75,2241
    output [`I_WAY_NUM-1        :0] icache_data_clk_en_o ,icache_data_clk_en_o77,2303
    output [`I_IO_EN_LEN-1   :0] icache_data_en_o     ,output78,2363
    output [`I_WAY_NUM-1        :0] icache_data_wen_o    ,icache_data_wen_o79,2420
    output [`I_INDEX_LEN-1      :0] icache_data_addr_o   ,output80,2480
    output [`I_IO_WDATA_LEN-1:0] icache_data_wdata_o  ,icache_data_wdata_o81,2540
    input  [`I_IO_RDATA_LEN-1:0] icache_data_rdata_i  ,input82,2597
    input                           dcache_init_finish,dcache_init_finish85,2675
    output [`D_WAY_NUM-1         :0] dcache_tag_clk_en_o,output87,2734
    output [`D_WAY_NUM-1         :0] dcache_tag_en_o   ,dcache_tag_en_o88,2793
    output [`D_WAY_NUM-1         :0] dcache_tag_wen_o  ,output89,2851
    output [`D_INDEX_LEN-1    :0] dcache_tag_addr_o ,dcache_tag_addr_o90,2909
    output [`D_TAGARRAY_LEN-1    :0] dcache_tag_wdata_o,output91,2964
    input  [`D_RAM_TAG_LEN-1  :0] dcache_tag_rdata_i,dcache_tag_rdata_i92,3022
    output                           dcache_lrud_clk_en_o  ,output94,3079
    output                           dcache_lrud_en_o      ,dcache_lrud_en_o95,3141
    output [`D_LRUD_WIDTH-1      :0] dcache_lrud_wen_o     ,output96,3203
    output [`D_INDEX_LEN-1    :0] dcache_lrud_addr_o    ,dcache_lrud_addr_o97,3265
    output [`D_LRUD_WIDTH-1      :0] dcache_lrud_wdata_o   ,output98,3324
    input  [`D_LRUD_WIDTH-1      :0] dcache_lrud_rdata_i   ,dcache_lrud_rdata_i99,3386
    output [`D_WAY_NUM-1         :0] dcache_data_clk_en_o   ,output101,3450
    output [`D_RAM_EN_LEN-1   :0] dcache_data_en_o       ,dcache_data_en_o102,3513
    output [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank0_o,output103,3573
    output [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank1_o,dcache_data_wen_bank1_o104,3633
    output [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank2_o,output105,3693
    output [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank3_o,dcache_data_wen_bank3_o106,3753
    output [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank4_o,output107,3813
    output [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank5_o,dcache_data_wen_bank5_o108,3873
    output [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank6_o,output109,3933
    output [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank7_o,dcache_data_wen_bank7_o110,3993
    output [`D_RAM_ADDR_LEN-1 :0] dcache_data_addr_o     ,output111,4053
    output [`D_RAM_WDATA_LEN-1:0] dcache_data_wdata_o    ,dcache_data_wdata_o112,4113
    input  [`D_RAM_RDATA_LEN-1:0] dcache_data_rdata_i    ,input113,4173
    output  [`GRLEN-1:0]   debug0_wb_pc,debug0_wb_pc116,4258
    output                 debug0_wb_rf_wen,output117,4300
    output  [ 4:0]         debug0_wb_rf_wnum,debug0_wb_rf_wnum118,4346
    output  [`GRLEN-1:0]   debug0_wb_rf_wdata,output119,4393
    output  [`GRLEN-1:0]   debug1_wb_pc,debug1_wb_pc121,4447
    output                 debug1_wb_rf_wen,output122,4489
    output  [ 4:0]         debug1_wb_rf_wnum,debug1_wb_rf_wnum123,4535
    output  [`GRLEN-1:0]   debug1_wb_rf_wdataoutput124,4582
    wire data_cache;data_cache126,4633
    wire [3:0] arlen_h;arlen_h128,4661
    wire [3:0] awlen_h;awlen_h129,4686
    wire                  tlb_req         ;tlb_req131,4713
    wire                  cache_req       ;cache_req134,4795
    wire [ 4          :0] cache_op        ;cache_op135,4840
    wire [`D_TAG_LEN-1:0] cache_op_tag    ;cache_op_tag136,4885
    wire [`GRLEN-1    :0] cache_op_addr   ;cache_op_addr137,4930
    wire                  cache_op_addr_ok;cache_op_addr_ok138,4975
    wire                  cache_op_ok     ;cache_op_ok139,5020
    wire                  cache_op_exception;cache_op_exception140,5065
    wire       icache_op_req    ;icache_op_req142,5133
    wire [2:0] icache_op        ;icache_op143,5168
    wire       icache_op_addr_ok;icache_op_addr_ok144,5203
    wire       icache_op_ok     ;icache_op_ok145,5238
    wire       icache_op_error  ;icache_op_error146,5273
    wire [5:0] icache_op_exccode;icache_op_exccode147,5308
    wire [`GRLEN-1:0] icache_op_badvaddr;icache_op_badvaddr148,5343
    wire       dcache_op_req    ;dcache_op_req151,5409
    wire [2:0] dcache_op        ;dcache_op152,5444
    wire       dcache_op_addr_ok;dcache_op_addr_ok153,5479
    wire       dcache_op_ok     ;dcache_op_ok154,5514
    wire       dcache_op_error  ;dcache_op_error155,5549
    wire         cpu_inst_req      ;cpu_inst_req178,6879
    wire [`GRLEN-1:0] cpu_inst_addr     ;cpu_inst_addr179,6917
    wire         cpu_inst_cancel   ;cpu_inst_cancel180,6960
    wire         cpu_inst_addr_ok  ;cpu_inst_addr_ok181,6998
    wire [127:0] cpu_inst_rdata    ;cpu_inst_rdata182,7036
    wire         cpu_inst_recv     ;cpu_inst_recv183,7074
    wire         cpu_inst_valid    ;cpu_inst_valid184,7112
    wire [  1:0] cpu_inst_count    ;cpu_inst_count185,7150
    wire         cpu_inst_uncache  ;cpu_inst_uncache186,7188
    wire         cpu_inst_exception;cpu_inst_exception187,7226
    wire [  5:0] cpu_inst_exccode  ;cpu_inst_exccode188,7264
    wire         cpu_inst_tlb_req  ;cpu_inst_tlb_req190,7308
    wire [`GRLEN-1:0] cpu_inst_tlb_vaddr;cpu_inst_tlb_vaddr191,7346
    wire         cpu_inst_tlb_cacop;cpu_inst_tlb_cacop192,7389
    wire                       csr_wen  ;csr_wen194,7429
    wire [`LSOC1K_CSR_BIT-1:0] csr_waddr;csr_waddr195,7472
    wire [`GRLEN-1         :0] csr_wdata;csr_wdata196,7515
    wire                       wb_eret  ;wb_eret197,7558
    wire [`GRLEN-1         :0] llbctl   ;llbctl198,7601
    wire [`PIPELINE2DCACHE_BUS_WIDTH-1:0] pipeline2dcache_bus;pipeline2dcache_bus199,7644
    wire [`DCACHE2PIPELINE_BUS_WIDTH-1:0] dcache2pipeline_bus;dcache2pipeline_bus200,7708
    wire                     d_rd_req    ;d_rd_req204,7809
    wire [`PABITS-1      :0] d_rd_addr   ;d_rd_addr205,7853
    wire [             3 :0] d_rd_id     ;d_rd_id206,7897
    wire [             3 :0] d_rd_arcmd  ;d_rd_arcmd207,7941
    wire                     d_rd_uncache;d_rd_uncache208,7985
    wire                     d_rd_ready  ;d_rd_ready209,8029
    wire                     d_ret_valid ;d_ret_valid210,8073
    wire                     d_ret_last  ;d_ret_last211,8117
    wire [ 63            :0] d_ret_data  ;d_ret_data212,8161
    wire [  3            :0] d_ret_rid   ;d_ret_rid213,8205
    wire [  1            :0] d_ret_rstate;d_ret_rstate214,8249
    wire [  3            :0] d_ret_rscway;d_ret_rscway215,8293
    wire                    d_wr_req     ;d_wr_req217,8339
    wire [`PABITS-1     :0] d_wr_addr    ;d_wr_addr218,8383
    wire [`D_LINE_SIZE_b-1:0] d_wr_data    ;d_wr_data219,8427
    wire [3             :0] d_wr_awcmd   ;d_wr_awcmd220,8473
    wire [1             :0] d_wr_awstate ;d_wr_awstate221,8517
    wire [3             :0] d_wr_awdirqid;d_wr_awdirqid222,8561
    wire [3             :0] d_wr_awscway ;d_wr_awscway223,8605
    wire [1             :0] d_wr_pgcl    ;d_wr_pgcl224,8649
    wire [`WSTRB_WIDTH-1:0] d_wr_uc_wstrb;d_wr_uc_wstrb225,8693
    wire [`WR_FMT_LEN-1 :0] d_wr_fmt   ;d_wr_fmt226,8737
    wire                    d_wr_ready   ;d_wr_ready227,8779
    wire                    vic_not_full ;vic_not_full228,8823
    wire                    vic_empty    ;vic_empty229,8867
    wire                    i_rd_req   ;i_rd_req232,8930
    wire [`PABITS-1     :0] i_rd_addr  ;i_rd_addr233,8972
    wire [3             :0] i_rd_arcmd ;i_rd_arcmd234,9014
    wire                    i_rd_uncache;i_rd_uncache235,9056
    wire                    i_rd_ready ;i_rd_ready236,9099
    wire                    i_ret_valid;i_ret_valid237,9141
    wire                    i_ret_last ;i_ret_last238,9183
    wire [ 63           :0] i_ret_data ;i_ret_data239,9225
    wire [  1           :0] i_ret_rstate;i_ret_rstate240,9267
    wire [  3           :0] i_ret_rscway;i_ret_rscway241,9310
    wire                    i_wr_req     ;i_wr_req243,9355
    wire [`PABITS-1     :0] i_wr_addr    ;i_wr_addr244,9399
    wire [`I_LINE_SIZE_b-1:0] i_wr_data    ;i_wr_data245,9443
    wire [3             :0] i_wr_awcmd   ;i_wr_awcmd246,9489
    wire [1             :0] i_wr_awstate ;i_wr_awstate247,9533
    wire [3             :0] i_wr_awdirqid;i_wr_awdirqid248,9577
    wire [3             :0] i_wr_awscway ;i_wr_awscway249,9621
    wire [1             :0] i_wr_pgcl    ;i_wr_pgcl250,9665
    wire [`WR_FMT_LEN-1:0] i_wr_fmt   ;i_wr_fmt251,9709
    wire                    i_wr_ready   ;i_wr_ready252,9750
    wire                    dcache_ud_req ;dcache_ud_req254,9796
    wire                    dcache_ud_wr  ;dcache_ud_wr255,9841
    wire [`PABITS-1     :0] dcache_ud_addr;dcache_ud_addr256,9886
    wire [3             :0] dcache_ud_id  ;dcache_ud_id257,9931
    wire [7             :0] dcache_ud_wstrb;dcache_ud_wstrb258,9976
    wire [63            :0] dcache_ud_wdata;dcache_ud_wdata259,10022
    wire                    dcache_ud_addr_ok;dcache_ud_addr_ok260,10068
    wire                    dcache_ud_vacancy;dcache_ud_vacancy261,10116
    wire        itlb_finish    ;itlb_finish264,10179
    wire        itlb_hit       ;itlb_hit265,10213
    wire [`PABITS-1:0] itlb_paddr;itlb_paddr266,10247
    wire        itlb_cache_recv;itlb_cache_recv267,10283
    wire        itlb_uncache   ;itlb_uncache268,10317
    wire [ 5:0] itlb_exccode   ;itlb_exccode269,10351
    wire        dtlb_finish    ;dtlb_finish272,10404
    wire        dtlb_hit       ;dtlb_hit273,10438
    wire [`PABITS-1:0] dtlb_paddr;dtlb_paddr274,10472
    wire        dtlb_cache_recv;dtlb_cache_recv275,10508
    wire        dtlb_no_trans  ;dtlb_no_trans276,10542
    wire        dtlb_p_pgcl    ;dtlb_p_pgcl277,10576
    wire        data_tlb_req   ;data_tlb_req278,10610
    wire        data_tlb_wr        ;data_tlb_wr279,10644
    wire [`GRLEN-1:0] data_tlb_vaddr     ;data_tlb_vaddr280,10682
    wire        dtlb_uncache   ;dtlb_uncache281,10726
    wire [ 5:0] dtlb_exccode   ;dtlb_exccode282,10760
    wire                     i_ex_req       ;i_ex_req285,10812
    wire [ 2             :0] i_ex_req_op    ;i_ex_req_op286,10859
    wire [`PABITS-1      :0] i_ex_req_paddr ;i_ex_req_paddr287,10906
    wire [9              :0] i_ex_req_cpuno ;i_ex_req_cpuno288,10953
    wire [1              :0] i_ex_req_pgcl  ;i_ex_req_pgcl289,11000
    wire [3              :0] i_ex_req_dirqid;i_ex_req_dirqid290,11047
    wire                     i_ex_req_recv  ;i_ex_req_recv291,11094
    wire                     d_ex_req       ;d_ex_req293,11143
    wire [ 2             :0] d_ex_req_op    ;d_ex_req_op294,11190
    wire [`PABITS-1      :0] d_ex_req_paddr ;d_ex_req_paddr295,11237
    wire [9              :0] d_ex_req_cpuno ;d_ex_req_cpuno296,11284
    wire [1              :0] d_ex_req_pgcl  ;d_ex_req_pgcl297,11331
    wire [3              :0] d_ex_req_dirqid;d_ex_req_dirqid298,11378
    wire                     d_ex_req_recv  ;d_ex_req_recv299,11425

prefetch_d.v,5323
module prefetch_dprefetch_d3,23
    parameter  WAY_NUM    =  `PRE_WAY_NUM     ,WAY_NUM5,46
    parameter  LINE_LEN   =  `D_LINE_LEN      ,parameter6,95
    parameter  REQ_Q_LEN  =  `PRE_REQ_QLEN    ,REQ_Q_LEN7,144
    parameter  PC_LEN     =  `PRE_PC_REF_LEN  ,parameter9,195
    parameter  ENTRY_IDX  =  `PRE_PC_INDEX_LEN,ENTRY_IDX10,244
    parameter  ENTRY_NUM  = (1 << ENTRY_IDX  ),parameter11,293
    parameter  TAG_LEN    = (PC_LEN-ENTRY_IDX),TAG_LEN12,342
    parameter  STRIDE_LEN =  `PRE_STRIDE_LENparameter13,391
    input                    clk           ,clk16,443
    input                    resetn        ,input17,489
    input                    load_ref      ,load_ref19,537
    input      [PC_LEN-1 :0] cur_pc        ,input21,585
    input      [`PABITS-1:0] cur_paddr     ,cur_paddr22,631
    input      [1        :0] cur_page_color,input23,677
    input                    prefetch_recv ,prefetch_recv25,725
    output                   prefetch_req  ,output26,771
    output     [1        :0] prefetch_pgcl ,prefetch_pgcl27,817
    output     [`PABITS-1:0] prefetch_paddroutput28,863
wire rst;rst30,912
wire [WAY_NUM-1   :0] pre_way_hit    ;pre_way_hit41,1133
wire [1           :0] pre_way_state  [WAY_NUM-1:0];pre_way_state42,1173
wire [`PABITS-1-LINE_LEN:0] pre_way_paddr  [WAY_NUM-1:0];pre_way_paddr43,1226
wire [STRIDE_LEN-1:0] pre_way_stride [WAY_NUM-1:0];pre_way_stride44,1285
wire [ENTRY_IDX-1   :0] wr_index  ;wr_index46,1340
wire [WAY_NUM-1     :0] state_we  ;state_we47,1377
wire [WAY_NUM-1     :0] pc_we     ;pc_we48,1414
wire [WAY_NUM-1     :0] paddr_we  ;paddr_we49,1451
wire [WAY_NUM-1     :0] stride_we ;stride_we50,1488
wire [1             :0] state_w   ;state_w51,1525
wire [TAG_LEN-1     :0] pc_w      ;pc_w52,1562
wire [`PABITS-1-LINE_LEN:0] paddr_w   ;paddr_w53,1599
wire [STRIDE_LEN-1  :0] stride_w  ;stride_w54,1640
wire [WAY_NUM-1     :0] wr_flag   ;wr_flag55,1677
wire [WAY_NUM-1     :0] rplc_flag ;rplc_flag56,1714
wire                    pre_hit   ;pre_hit58,1753
wire [1             :0] his_state ;his_state59,1790
wire [`PABITS-1-LINE_LEN:0] his_paddr ;his_paddr60,1827
wire [STRIDE_LEN-1  :0] his_stride;his_stride61,1868
wire [`PABITS-1-LINE_LEN:0] cur_stride ;cur_stride62,1905
wire [STRIDE_LEN-1  :0] real_stride;real_stride63,1947
wire                    prefetch_trigger;prefetch_trigger64,1985
wire                    same_line;same_line65,2028
wire                    same_page;same_page66,2064
wire [`PABITS-1-LINE_LEN:0] push_paddr;push_paddr67,2100
wire [ENTRY_IDX-1:0] lru_r_index;lru_r_index69,2143
wire [5          :0] lru_r_data ;lru_r_data70,2178
wire                 lru_wen    ;lru_wen71,2213
wire [ENTRY_IDX-1:0] lru_w_index;lru_w_index72,2248
wire [5          :0] lru_w_data ;lru_w_data73,2283
reg [2             :0] pre_q_head;pre_q_head87,3069
reg                    pre_q_valid [REQ_Q_LEN-1:0];pre_q_valid88,3105
reg [1             :0] pre_q_pgcl  [REQ_Q_LEN-1:0];pre_q_pgcl89,3158
reg [`PABITS-1-LINE_LEN:0] pre_q_paddr [REQ_Q_LEN-1:0];pre_q_paddr90,3211
wire [2:0] empty_entry;empty_entry91,3268
wire [5:0] lru_bit_mask;lru_bit_mask219,8491
wire [5:0] lru_wdata_tmp;lru_wdata_tmp220,8517
module prefetch_his_tableprefetch_his_table252,9650
    parameter  PC_LEN     =  10,PC_LEN254,9681
    parameter  ENTRY_IDX  =   4,parameter255,9715
    parameter  ENTRY_NUM  = (1 << ENTRY_IDX  ),ENTRY_NUM256,9749
    parameter  TAG_LEN    = (PC_LEN-ENTRY_IDX),parameter257,9798
    parameter  STRIDE_LEN =   5STRIDE_LEN258,9847
    input                          resetn    ,input262,9934
    input  [PC_LEN           -1:0] cur_pc    ,cur_pc264,9984
    input                          state_we  ,input265,10032
    input                          pc_we     ,pc_we266,10080
    input                          paddr_we  ,input267,10128
    input                          stride_we ,stride_we268,10176
    input  [ENTRY_IDX-1        :0] wr_index  ,input270,10230
    input  [1                  :0] state_w   ,state_w271,10278
    input  [TAG_LEN-1          :0] pc_w      ,input272,10326
    input  [`PABITS-7          :0] paddr_w   , paddr_w273,10374
    input  [STRIDE_LEN-1       :0] stride_w  ,input274,10423
    output                         hit       ,hit276,10473
    output [1                  :0] hit_state ,output277,10521
    output [`PABITS-7          :0] hit_paddr ,hit_paddr278,10569
    output [STRIDE_LEN-1       :0] hit_stride  output279,10617
wire rst;rst281,10670
wire [ENTRY_IDX-1:0] r_index;r_index284,10706
reg  [1             :0] state      [ENTRY_NUM-1:0];state286,10739
reg  [TAG_LEN-1     :0] pc_his     [ENTRY_NUM-1:0];pc_his287,10792
reg  [`PABITS-7     :0] paddr_his  [ENTRY_NUM-1:0];paddr_his288,10845
reg  [STRIDE_LEN-1  :0] stride_his [ENTRY_NUM-1:0];stride_his289,10898
module prefetch_lruprefetch_lru330,11992
  input        clk    ,clk332,12016
  input        resetn ,input333,12041
  input  [3:0] r_index,r_index334,12066
  output [5:0] r_lru  ,output335,12091
  input        w_en   ,w_en337,12118
  input  [3:0] w_index,input338,12143
  input  [5:0] w_lruw_lru339,12168
wire rst;rst341,12194
reg [5:0] lru_record [15:0];lru_record344,12230

ram_wrapper.v,13057
`define FUNC_EMUL_LIBFUNC_EMUL_LIB3,24
module ram_wrapperram_wrapper5,49
    input clk   ,clk7,72
    input resetn,   //low activeinput8,91
    output icache_init_finish  ,icache_init_finish10,127
    output dcache_init_finish  ,output11,161
    input  [`I_WAY_NUM-1      :0] icache_tag_clk_en  ,icache_tag_clk_en16,248
    input  [`I_WAY_NUM-1      :0] icache_tag_en      ,input17,304
    input  [`I_WAY_NUM-1      :0] icache_tag_wen     ,  // The least significant bit denote way_0icache_tag_wen18,360
    input  [`I_INDEX_LEN-1    :0] icache_tag_addr    ,input19,459
    input  [`I_TAGARRAY_LEN-1 :0] icache_tag_wdata   ,  // valid + tag, the most significant bit denote valid biticache_tag_wdata20,515
    output [`I_IO_TAG_LEN-1   :0] icache_tag_rdata   ,output21,630
    input                         icache_lru_clk_en  ,icache_lru_clk_en23,688
    input                         icache_lru_en      ,input24,744
    input  [`I_LRU_WIDTH-1    :0] icache_lru_wen     ,icache_lru_wen25,800
    input  [`I_INDEX_LEN-1    :0] icache_lru_addr    ,input26,856
    input  [`I_LRU_WIDTH-1    :0] icache_lru_wdata   ,icache_lru_wdata27,912
    output [`I_LRU_WIDTH-1    :0] icache_lru_rdata   ,output28,968
    input  [`I_WAY_NUM-1      :0] icache_data_clk_en ,icache_data_clk_en30,1026
    input  [`I_IO_EN_LEN-1    :0] icache_data_en     ,input31,1082
    input  [`I_WAY_NUM-1      :0] icache_data_wen    ,icache_data_wen32,1138
    input  [`I_INDEX_LEN-1    :0] icache_data_addr   ,input33,1194
    input  [`I_IO_WDATA_LEN-1 :0] icache_data_wdata  ,icache_data_wdata34,1250
    output [`I_IO_RDATA_LEN-1 :0] icache_data_rdata  ,output35,1306
    input  [`D_WAY_NUM-1      :0] dcache_tag_clk_en  ,dcache_tag_clk_en38,1383
    input  [`D_WAY_NUM-1      :0] dcache_tag_en      ,input39,1439
    input  [`D_WAY_NUM-1      :0] dcache_tag_wen     ,  // The least significant bit denote way_0dcache_tag_wen40,1495
    input  [`D_INDEX_LEN-1    :0] dcache_tag_addr    ,input41,1594
    input  [`D_TAGARRAY_LEN-1 :0] dcache_tag_wdata   ,  // valid + tag, the most significant bit denote valid bitdcache_tag_wdata42,1650
    output [`D_RAM_TAG_LEN-1  :0] dcache_tag_rdata   ,output43,1765
    input                         dcache_lrud_clk_en ,dcache_lrud_clk_en45,1823
    input                         dcache_lrud_en     ,input46,1879
    input  [`D_LRUD_WIDTH-1   :0] dcache_lrud_wen    ,dcache_lrud_wen47,1935
    input  [`D_INDEX_LEN-1    :0] dcache_lrud_addr   ,input48,1991
    input  [`D_LRUD_WIDTH-1   :0] dcache_lrud_wdata  ,dcache_lrud_wdata49,2047
    output [`D_LRUD_WIDTH-1   :0] dcache_lrud_rdata  ,output50,2103
    input  [`D_WAY_NUM-1      :0] dcache_data_clk_en   ,dcache_data_clk_en52,2161
    input  [`D_RAM_EN_LEN-1   :0] dcache_data_en       ,input53,2219
    input  [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank0,dcache_data_wen_bank054,2277
    input  [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank1,input55,2335
    input  [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank2,dcache_data_wen_bank256,2393
    input  [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank3,input57,2451
    input  [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank4,dcache_data_wen_bank458,2509
    input  [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank5,input59,2567
    input  [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank6,dcache_data_wen_bank660,2625
    input  [`D_RAM_WEN_LEN-1  :0] dcache_data_wen_bank7,input61,2683
    input  [`D_RAM_ADDR_LEN-1 :0] dcache_data_addr     ,dcache_data_addr62,2741
    input  [`D_RAM_WDATA_LEN-1:0] dcache_data_wdata    ,input63,2799
    output [`D_RAM_RDATA_LEN-1:0] dcache_data_rdata  dcache_data_rdata64,2857
wire rst;rst66,2920
reg [`I_INDEX_LEN-1:0] ic_init_count;ic_init_count78,3102
reg ic_init_finish;ic_init_finish79,3141
wire                    real_ic_lru_clk_en;real_ic_lru_clk_en95,3547
wire                    real_ic_lru_en    ;real_ic_lru_en96,3592
wire [`I_LRU_WIDTH-1:0] real_ic_lru_wen   ;real_ic_lru_wen97,3637
wire [`I_INDEX_LEN-1:0] real_ic_lru_addr  ;real_ic_lru_addr98,3682
wire [`I_LRU_WIDTH-1:0] real_ic_lru_wdata ;real_ic_lru_wdata99,3727
wire [`I_TAGARRAY_LEN-1:0] i_tag_rdata  [`I_WAY_NUM-1:0]; // valid + ptagi_tag_rdata101,3774
wire [7                :0] i_data_en    [`I_WAY_NUM-1:0];i_data_en102,3849
wire [`I_WAY_NUM-1     :0] i_data_wen;i_data_wen103,3908
wire [`I_INDEX_LEN-1   :0] i_data_addr;i_data_addr104,3948
wire [`GRLEN-1         :0] i_data_wdata [7:0];i_data_wdata105,3989
wire [`I_LINE_SIZE_b-1 :0] i_rdata_sum  [`I_WAY_NUM-1:0];i_rdata_sum106,4037
wire [`I_WAY_NUM-1     :0] real_ic_tag_clk_en;real_ic_tag_clk_en120,4679
wire [`I_WAY_NUM-1     :0] real_ic_tag_en    ;real_ic_tag_en121,4727
wire [`I_WAY_NUM-1     :0] real_ic_tag_wen   ;real_ic_tag_wen122,4775
wire [`I_INDEX_LEN-1   :0] real_ic_tag_addr  ;real_ic_tag_addr123,4823
wire [`I_TAGARRAY_LEN-1:0] real_ic_tag_wdata ;real_ic_tag_wdata124,4871
wire [`I_WAY_NUM-1:0] itag_clk;itag_clk133,5500
wire ilru_clk;ilru_clk171,7133
wire [`I_WAY_NUM-1  :0] real_ic_data_clk_en;real_ic_data_clk_en198,7827
wire [7             :0] real_ic_data_en [`I_WAY_NUM-1:0];real_ic_data_en199,7873
wire [`I_WAY_NUM-1  :0] real_ic_data_wen  ;real_ic_data_wen200,7932
wire [`I_INDEX_LEN-1:0] real_ic_data_addr ;real_ic_data_addr201,7977
wire [`GRLEN-1      :0] real_ic_data_wdata [7:0];real_ic_data_wdata202,8022
wire [`I_WAY_NUM-1:0] i_data_clk;i_data_clk217,8738
reg [`D_INDEX_LEN-1:0] dc_init_count;dc_init_count250,13400
reg dc_init_finish;dc_init_finish251,13439
wire                       real_dc_lrud_clk_en;real_dc_lrud_clk_en267,13845
wire                       real_dc_lrud_en    ;real_dc_lrud_en268,13894
wire [`D_LRUD_WIDTH-1  :0] real_dc_lrud_wen   ;real_dc_lrud_wen269,13943
wire [`D_INDEX_LEN-1:0] real_dc_lrud_addr  ;real_dc_lrud_addr270,13992
wire [`D_LRUD_WIDTH-1  :0] real_dc_lrud_wdata ;real_dc_lrud_wdata271,14038
wire [`D_TAGARRAY_LEN-1:0] d_tag_rdata      [`D_WAY_NUM-1:0]; // valid + ptagd_tag_rdata273,14089
wire [7                :0] d_data_en        [`D_WAY_NUM-1:0];d_data_en274,14168
wire [`WSTRB_WIDTH-1   :0] d_data_wen_bank0 [`D_WAY_NUM-1:0];d_data_wen_bank0275,14231
wire [`WSTRB_WIDTH-1   :0] d_data_wen_bank1 [`D_WAY_NUM-1:0];d_data_wen_bank1276,14294
wire [`WSTRB_WIDTH-1   :0] d_data_wen_bank2 [`D_WAY_NUM-1:0];d_data_wen_bank2277,14357
wire [`WSTRB_WIDTH-1   :0] d_data_wen_bank3 [`D_WAY_NUM-1:0];d_data_wen_bank3278,14420
wire [`WSTRB_WIDTH-1   :0] d_data_wen_bank4 [`D_WAY_NUM-1:0];d_data_wen_bank4279,14483
wire [`WSTRB_WIDTH-1   :0] d_data_wen_bank5 [`D_WAY_NUM-1:0];d_data_wen_bank5280,14546
wire [`WSTRB_WIDTH-1   :0] d_data_wen_bank6 [`D_WAY_NUM-1:0];d_data_wen_bank6281,14609
wire [`WSTRB_WIDTH-1   :0] d_data_wen_bank7 [`D_WAY_NUM-1:0];d_data_wen_bank7282,14672
wire [`D_INDEX_LEN-1   :0] d_data_addr      [           7:0];d_data_addr283,14735
wire [`GRLEN-1         :0] d_data_wdata     [           7:0];d_data_wdata284,14798
wire [`D_LINE_SIZE_b-1 :0] d_rdata_sum      [`D_WAY_NUM-1:0];d_rdata_sum285,14861
wire [`D_WAY_NUM-1     :0] real_dc_tag_clk_en;real_dc_tag_clk_en312,16583
wire [`D_WAY_NUM-1     :0] real_dc_tag_en    ;real_dc_tag_en313,16631
wire [`D_WAY_NUM-1     :0] real_dc_tag_wen   ;real_dc_tag_wen314,16679
wire [`D_INDEX_LEN-1   :0] real_dc_tag_addr  ;real_dc_tag_addr315,16727
wire [`D_TAGARRAY_LEN-1:0] real_dc_tag_wdata ;real_dc_tag_wdata316,16775
wire [`D_WAY_NUM-1:0] dtag_clk;dtag_clk325,17410
wire dlrud_clk;dlrud_clk363,19074
wire [`D_WAY_NUM-1  :0] real_dc_data_clk_en;real_dc_data_clk_en390,19788
wire [7             :0] real_dc_data_en        [`D_WAY_NUM-1:0];real_dc_data_en391,19834
wire [`WSTRB_WIDTH-1:0] real_dc_data_wen_bank0 [`D_WAY_NUM-1:0];real_dc_data_wen_bank0392,19900
wire [`WSTRB_WIDTH-1:0] real_dc_data_wen_bank1 [`D_WAY_NUM-1:0];real_dc_data_wen_bank1393,19966
wire [`WSTRB_WIDTH-1:0] real_dc_data_wen_bank2 [`D_WAY_NUM-1:0];real_dc_data_wen_bank2394,20032
wire [`WSTRB_WIDTH-1:0] real_dc_data_wen_bank3 [`D_WAY_NUM-1:0];real_dc_data_wen_bank3395,20098
wire [`WSTRB_WIDTH-1:0] real_dc_data_wen_bank4 [`D_WAY_NUM-1:0];real_dc_data_wen_bank4396,20164
wire [`WSTRB_WIDTH-1:0] real_dc_data_wen_bank5 [`D_WAY_NUM-1:0];real_dc_data_wen_bank5397,20230
wire [`WSTRB_WIDTH-1:0] real_dc_data_wen_bank6 [`D_WAY_NUM-1:0];real_dc_data_wen_bank6398,20296
wire [`WSTRB_WIDTH-1:0] real_dc_data_wen_bank7 [`D_WAY_NUM-1:0];real_dc_data_wen_bank7399,20362
wire [`D_INDEX_LEN-1:0] real_dc_data_addr      [           7:0];real_dc_data_addr400,20428
wire [`GRLEN-1      :0] real_dc_data_wdata     [           7:0];real_dc_data_wdata401,20494
wire [`D_WAY_NUM-1:0] d_data_clk;d_data_clk416,21184
module cg_cell_wrap(cg_cell_wrap459,27200
  input clock_in,clock_in460,27222
  input enable, input461,27241
  input test_enable,test_enable462,27259
  output clock_outoutput463,27281
reg lat_en /*verilator clock_enable*/;lat_en467,27329
module bht_sp_regbht_sp_reg483,27586
    parameter width=16,width485,27609
    parameter depth=6parameter486,27634
    input                      clka ,clka489,27663
    input                      rst  ,input490,27702
    input                      ena  ,ena491,27741
    input  [width-1:0] wea  ,input492,27780
    input  [depth-1:0] addra,addra493,27811
    input  [width-1:0] dina ,input494,27842
    output [width-1:0] doutadouta495,27873
reg [width-1:0] item_entry [(1<<depth)-1:0];item_entry497,27907
reg [width-1:0] item_rdata;item_rdata498,27953
module icache_tag_reg(icache_tag_reg517,28315
  input                        clka ,clka518,28339
  input                        rst  ,input519,28378
  input                        ena  ,ena520,28417
  input                        wea  ,input521,28456
  input  [`I_INDEX_LEN-1   :0] addra,addra522,28495
  input  [`I_TAGARRAY_LEN-1:0] dina ,input523,28534
  output [`I_TAGARRAY_LEN-1:0] doutadouta524,28573
reg [`I_TAGARRAY_LEN-1:0] item_entry [`I_SET_NUM-1:0];item_entry527,28617
reg [`I_TAGARRAY_LEN-1:0] item_rdata;item_rdata528,28673
module icache_lru_reg (icache_lru_reg551,29187
  input                     clka ,clka552,29212
  input                     rst  ,input553,29248
  input                     ena  ,ena554,29284
  input  [`I_LRU_WIDTH-1:0] wea  ,input555,29320
  input  [`I_INDEX_LEN-1:0] addra,addra556,29356
  input  [`I_LRU_WIDTH-1:0] dina ,input557,29392
  output [`I_LRU_WIDTH-1:0] doutadouta558,29428
reg [`I_LRU_WIDTH-1:0] item_entry [`I_SET_NUM-1:0];item_entry561,29469
reg [`I_LRU_WIDTH-1:0] item_rdata;item_rdata562,29522
module icache_data_reg(icache_data_reg592,30543
  input                     clka ,clka593,30568
  input                     rst  ,input594,30604
  input                     ena  ,ena595,30640
  input                     wea  ,input596,30676
  input  [`I_INDEX_LEN-1:0] addra,addra597,30712
  input  [`GRLEN-1      :0] dina ,input598,30748
  output [`GRLEN-1      :0] doutadouta599,30784
reg [`GRLEN-1:0] item_entry [`I_SET_NUM-1:0];item_entry602,30825
reg [`GRLEN-1:0] item_rdata;item_rdata603,30872
module dcache_tag_reg (dcache_tag_reg628,31380
  input                        clka ,clka629,31405
  input                        rst  ,input630,31444
  input                        ena  ,ena631,31483
  input                        wea  ,input632,31522
  input  [`D_INDEX_LEN-1   :0] addra,addra633,31561
  input  [`D_TAGARRAY_LEN-1:0] dina ,input634,31600
  output [`D_TAGARRAY_LEN-1:0] doutadouta635,31639
reg [`D_TAGARRAY_LEN-1:0] item_entry [`D_SET_NUM-1:0];item_entry638,31683
reg [`D_TAGARRAY_LEN-1:0] item_rdata;item_rdata639,31739
wire [`D_TAGARRAY_LEN-1:0] test_tag_0   = item_entry[1];test_tag_0661,32241
module dcache_lrud_reg (dcache_lrud_reg666,32326
  input                      clka ,clka667,32352
  input                      rst  ,input668,32389
  input                      ena  ,ena669,32426
  input  [`D_LRUD_WIDTH-1:0] wea  ,input670,32463
  input  [`D_INDEX_LEN-1 :0] addra,addra671,32500
  input  [`D_LRUD_WIDTH-1:0] dina ,input672,32537
  output [`D_LRUD_WIDTH-1:0] doutadouta673,32574
reg [`D_LRUD_WIDTH-1:0] item_entry [`D_SET_NUM-1:0];item_entry676,32616
reg [`D_LRUD_WIDTH-1:0] item_rdata;item_rdata677,32670
wire [`D_LRUD_WIDTH-1:0] test_lrud_0   = item_entry[1];test_lrud_0710,34022
module dcache_data_reg(dcache_data_reg715,34104
  input                     clka ,clka716,34129
  input                     rst  ,input717,34165
  input                     ena  ,ena718,34201
  input  [`WSTRB_WIDTH-1:0] wea  ,input719,34237
  input  [`D_INDEX_LEN-1:0] addra,addra720,34273
  input  [`GRLEN-1      :0] dina ,input721,34309
  output [`GRLEN-1      :0] doutadouta722,34345
reg [`GRLEN-1:0] item_entry [`D_SET_NUM-1:0];item_entry725,34386
reg [`GRLEN-1:0] item_rdata;item_rdata726,34433
wire [`GRLEN-1:0] test_data_0   = item_entry[1];test_data_0758,35755

reg_file.v,2833
module reg_file(reg_file3,32
	input clk,clk4,50
	input 	[ 4:0] 			waddr1,input7,81
	input 	[ 4:0] 			raddr0_0,raddr0_08,108
	input 	[ 4:0] 			raddr0_1,input9,137
	input 					wen1,wen110,166
	input 	[`GRLEN-1:0] 	wdata1,input11,185
	output 	[`GRLEN-1:0] 	rdata0_0,rdata0_012,216
	output 	[`GRLEN-1:0] 	rdata0_1,output13,250
	input 	[ 4:0] 			waddr2,waddr215,286
	input 	[ 4:0] 			raddr1_0,input16,313
	input 	[ 4:0] 			raddr1_1,raddr1_117,342
	input 					wen2,input18,371
	input 	[`GRLEN-1:0] 	wdata2,wdata219,390
	output 	[`GRLEN-1:0] 	rdata1_0,output20,421
	output 	[`GRLEN-1:0] 	rdata1_1,rdata1_121,455
	input 	[ 4:0] 			raddr2_0,input23,491
	input 	[ 4:0] 			raddr2_1,raddr2_124,520
	output 	[`GRLEN-1:0] 	rdata2_0,output25,549
	output 	[`GRLEN-1:0] 	rdata2_1rdata2_126,583
	reg [`GRLEN-1:0] regs [31:0];regs30,652
  	wire r1_1_w1_raw =	wen1 && (raddr0_0 == waddr1);	r1_1_w1_raw33,715
	wire r1_2_w1_raw =  wen1 && (raddr0_1 == waddr1);r1_2_w1_raw34,769
  	wire r1_1_w2_raw =	wen2 && (raddr0_0 == waddr2);r1_1_w2_raw35,821
	wire r1_2_w2_raw =  wen2 && (raddr0_1 == waddr2);r1_2_w2_raw36,874
	wire r2_1_w1_raw =	wen1 && (raddr1_0 == waddr1);r2_1_w1_raw38,928
	wire r2_2_w1_raw =  wen1 && (raddr1_1 == waddr1);r2_2_w1_raw39,979
  	wire r2_1_w2_raw =	wen2 && (raddr1_0 == waddr2);r2_1_w2_raw40,1031
	wire r2_2_w2_raw =  wen2 && (raddr1_1 == waddr2);r2_2_w2_raw41,1084
	wire r3_1_w1_raw =	wen1 && (raddr2_0 == waddr1);	r3_1_w1_raw43,1138
	wire r3_2_w1_raw =  wen1 && (raddr2_1 == waddr1);r3_2_w1_raw44,1190
  	wire r3_1_w2_raw =	wen2 && (raddr2_0 == waddr2);r3_1_w2_raw45,1242
	wire r3_2_w2_raw =  wen2 && (raddr2_1 == waddr2);r3_2_w2_raw46,1295
	wire r1_1_raw = r1_1_w1_raw || r1_1_w2_raw;	// read port need forwardingr1_1_raw48,1349
	wire r1_2_raw = r1_2_w1_raw || r1_2_w2_raw;r1_2_raw49,1424
	wire r2_1_raw = r2_1_w1_raw || r2_1_w2_raw;r2_1_raw50,1470
	wire r2_2_raw = r2_2_w1_raw || r2_2_w2_raw;r2_2_raw51,1516
	wire r3_1_raw = r3_1_w1_raw || r3_1_w2_raw;r3_1_raw52,1562
	wire r3_2_raw = r3_2_w1_raw || r3_2_w2_raw;r3_2_raw53,1608
	wire [`GRLEN-1:0]	r1_1_raw_data = r1_1_w2_raw ? wdata2 : wdata1;	// forwarding datar1_1_raw_data55,1656
	wire [`GRLEN-1:0]	r1_2_raw_data = r1_2_w2_raw ? wdata2 : wdata1;r1_2_raw_data56,1742
	wire [`GRLEN-1:0]	r2_1_raw_data = r2_1_w2_raw ? wdata2 : wdata1;r2_1_raw_data57,1809
	wire [`GRLEN-1:0]	r2_2_raw_data = r2_2_w2_raw ? wdata2 : wdata1;r2_2_raw_data58,1876
	wire [`GRLEN-1:0]	r3_1_raw_data = r3_1_w2_raw ? wdata2 : wdata1;r3_1_raw_data59,1943
	wire [`GRLEN-1:0]	r3_2_raw_data = r3_2_w2_raw ? wdata2 : wdata1;r3_2_raw_data60,2010
	wire write_crash = (waddr1 == waddr2);write_crash63,2097
	wire wen1_input = (!write_crash || !wen2) && wen1;wen1_input64,2138
	wire wen2_input	= wen2;wen2_input65,2191

swrvr_clib.v,10421
`define NO_SCAN NO_SCAN29,1202
module dff_s (din, clk, q, se, si, so);dff_s35,1290
parameter SIZE = 1;SIZE38,1352
input	[SIZE-1:0]	din ;	// data indin40,1373
input			clk ;	// clk or scan clkclk41,1407
output	[SIZE-1:0]	q ;	// outputq43,1441
input			se ;	// scan-enablese45,1474
input	[SIZE-1:0]	si ;	// scan-inputsi46,1502
output	[SIZE-1:0]	so ;	// scan-outputso47,1538
reg 	[SIZE-1:0]	q ;q49,1577
module dff_sscan (din, clk, q, se, si, so);dff_sscan68,1941
parameter SIZE = 1;SIZE71,2007
input	[SIZE-1:0]	din ;	// data indin73,2028
input			clk ;	// clk or scan clkclk74,2062
output	[SIZE-1:0]	q ;	// outputq76,2096
input			se ;	// scan-enablese78,2129
input	[SIZE-1:0]	si ;	// scan-inputsi79,2157
output	[SIZE-1:0]	so ;	// scan-outputso80,2193
reg 	[SIZE-1:0]	q ;q82,2232
module dff_ns (din, clk, q);dff_ns102,2563
parameter SIZE = 1;SIZE105,2614
input	[SIZE-1:0]	din ;	// data indin107,2635
input			clk ;	// clkclk108,2669
output	[SIZE-1:0]	q ;	// outputq110,2691
reg 	[SIZE-1:0]	q ;q112,2724
module dffr_s (din, clk, rst, q, se, si, so);dffr_s121,2873
parameter SIZE = 1;SIZE124,2941
input	[SIZE-1:0]	din ;	// data indin126,2962
input			clk ;	// clk or scan clkclk127,2996
input			rst ;	// resetrst128,3029
output	[SIZE-1:0]	q ;	// outputq130,3053
input			se ;	// scan-enablese132,3086
input	[SIZE-1:0]	si ;	// scan-inputsi133,3114
output	[SIZE-1:0]	so ;	// scan-outputso134,3150
reg 	[SIZE-1:0]	q ;q136,3189
module dffrl_s (din, clk, rst_l, q, se, si, so);dffrl_s154,3559
parameter SIZE = 1;SIZE157,3630
input	[SIZE-1:0]	din ;	// data indin159,3651
input			clk ;	// clk or scan clkclk160,3685
input			rst_l ;	// resetrst_l161,3718
output	[SIZE-1:0]	q ;	// outputq163,3744
input			se ;	// scan-enablese165,3777
input	[SIZE-1:0]	si ;	// scan-inputsi166,3805
output	[SIZE-1:0]	so ;	// scan-outputso167,3841
reg 	[SIZE-1:0]	q ;q169,3880
module dffr_ns (din, clk, rst, q);dffr_ns187,4249
parameter SIZE = 1;SIZE190,4306
input	[SIZE-1:0]	din ;	// data indin192,4327
input			clk ;	// clkclk193,4361
input			rst ;	// resetrst194,4382
output	[SIZE-1:0]	q ;	// outputq196,4406
reg 	[SIZE-1:0]	q ;q198,4439
module dffrl_ns (din, clk, rst_l, q);dffrl_ns207,4654
parameter SIZE = 1;SIZE210,4714
input	[SIZE-1:0]	din ;	// data indin212,4735
input			clk ;	// clkclk213,4769
input			rst_l ;	// resetrst_l214,4790
output	[SIZE-1:0]	q ;	// outputq216,4816
reg 	[SIZE-1:0]	q ;q218,4849
module dffe_s (din, en, clk, q, se, si, so);dffe_s227,5071
parameter SIZE = 1;SIZE230,5138
input	[SIZE-1:0]	din ;	// data indin232,5159
input			en ;	// functional enableen233,5193
input			clk ;	// clk or scan clkclk234,5227
output	[SIZE-1:0]	q ;	// outputq236,5261
input			se ;	// scan-enablese238,5294
input	[SIZE-1:0]	si ;	// scan-inputsi239,5322
output	[SIZE-1:0]	so ;	// scan-outputso240,5358
reg 	[SIZE-1:0]	q ;q242,5397
module dffe_ns (din, en, clk, q);dffe_ns270,6052
parameter SIZE = 1;SIZE273,6108
input	[SIZE-1:0]	din ;	// data indin275,6129
input			en ;	// functional enableen276,6163
input			clk ;	// clkclk277,6197
output	[SIZE-1:0]	q ;	// outputq279,6219
reg 	[SIZE-1:0]	q ;q281,6252
module dffre_s (din, rst, en, clk, q, se, si, so);dffre_s289,6439
parameter SIZE = 1;SIZE292,6512
input	[SIZE-1:0]	din ;	// data indin294,6533
input			en ;	// functional enableen295,6567
input			rst ;	// resetrst296,6601
input			clk ;	// clk or scan clkclk297,6624
output	[SIZE-1:0]	q ;	// outputq299,6658
input			se ;	// scan-enablese301,6691
input	[SIZE-1:0]	si ;	// scan-inputsi302,6719
output	[SIZE-1:0]	so ;	// scan-outputso303,6755
reg 	[SIZE-1:0]	q ;q305,6794
module dffrle_s (din, rst_l, en, clk, q, se, si, so);dffrle_s334,7509
parameter SIZE = 1;SIZE337,7585
input	[SIZE-1:0]	din ;	// data indin339,7606
input			en ;	// functional enableen340,7640
input			rst_l ;	// resetrst_l341,7674
input			clk ;	// clk or scan clkclk342,7699
output	[SIZE-1:0]	q ;	// outputq344,7733
input			se ;	// scan-enablese346,7766
input	[SIZE-1:0]	si ;	// scan-inputsi347,7794
output	[SIZE-1:0]	so ;	// scan-outputso348,7830
reg 	[SIZE-1:0]	q ;q350,7869
module dffre_ns (din, rst, en, clk, q);dffre_ns378,8586
parameter SIZE = 1;SIZE381,8648
input	[SIZE-1:0]	din ;	// data indin383,8669
input			en ;	// functional enableen384,8703
input			rst ;	// resetrst385,8737
input			clk ;	// clkclk386,8760
output	[SIZE-1:0]	q ;	// outputq388,8782
reg 	[SIZE-1:0]	q ;q390,8815
module dffrle_ns (din, rst_l, en, clk, q);dffrle_ns408,9224
parameter SIZE = 1;SIZE411,9289
input	[SIZE-1:0]	din ;	// data indin413,9310
input			en ;	// functional enableen414,9344
input			rst_l ;	// resetrst_l415,9378
input			clk ;	// clkclk416,9403
output	[SIZE-1:0]	q ;	// outputq418,9425
reg 	[SIZE-1:0]	q ;q420,9458
module dffr_async (din, clk, rst, q, se, si, so);dffr_async438,9864
parameter SIZE = 1;SIZE441,9936
input   [SIZE-1:0]      din ;   // data indin443,9957
input                   clk ;   // clk or scan clkclk444,10000
input                   rst ;   // resetrst445,10051
output  [SIZE-1:0]      q ;     // outputq447,10093
input                   se ;    // scan-enablese449,10136
input   [SIZE-1:0]      si ;    // scan-inputsi450,10183
output  [SIZE-1:0]      so ;    // scan-outputso451,10229
reg     [SIZE-1:0]      q ;q453,10277
module dffrl_async (din, clk, rst_l, q, se, si, so);dffrl_async471,10688
parameter SIZE = 1;SIZE474,10763
input   [SIZE-1:0]      din ;   // data indin476,10784
input                   clk ;   // clk or scan clkclk477,10827
input                   rst_l ;   // resetrst_l478,10878
output  [SIZE-1:0]      q ;     // outputq480,10922
input                   se ;    // scan-enablese482,10965
input   [SIZE-1:0]      si ;    // scan-inputsi483,11012
output  [SIZE-1:0]      so ;    // scan-outputso484,11058
reg     [SIZE-1:0]      q ;q486,11106
module dffrl_async_ns (din, clk, rst_l, q);dffrl_async_ns520,12129
parameter SIZE = 1;SIZE523,12195
input   [SIZE-1:0]      din ;   // data indin525,12216
input                   clk ;   // clk or scan clkclk526,12259
input                   rst_l ;   // resetrst_l527,12310
output  [SIZE-1:0]      q ;     // outputq529,12354
 reg [SIZE-1:0] q;   q533,12452
module mux2ds (dout, in0, in1, sel0, sel1) ;mux2ds557,13176
parameter SIZE = 1;SIZE560,13243
output 	[SIZE-1:0] 	dout;dout562,13264
input	[SIZE-1:0]	in0;in0563,13290
input	[SIZE-1:0]	in1;in1564,13312
input			sel0;sel0565,13334
input			sel1;sel1566,13348
reg	[SIZE-1:0]	dout ;dout571,13516
wire [1:0] sel = {sel1, sel0}; // 0in one_hotsel578,13668
module mux3ds (dout, in0, in1, in2, sel0, sel1, sel2) ;mux3ds604,14224
parameter SIZE = 1;SIZE607,14302
output 	[SIZE-1:0] 	dout;dout609,14323
input	[SIZE-1:0]	in0;in0610,14349
input	[SIZE-1:0]	in1;in1611,14371
input	[SIZE-1:0]	in2;in2612,14393
input			sel0;sel0613,14415
input			sel1;sel1614,14429
input			sel2;sel2615,14443
reg	[SIZE-1:0]	dout ;dout620,14611
wire [2:0] sel = {sel2,sel1,sel0}; // 0in one_hotsel626,14714
module mux4ds (dout, in0, in1, in2, in3, sel0, sel1, sel2, sel3) ;mux4ds647,15290
parameter SIZE = 1;SIZE650,15379
output 	[SIZE-1:0] 	dout;dout652,15400
input	[SIZE-1:0]	in0;in0653,15426
input	[SIZE-1:0]	in1;in1654,15448
input	[SIZE-1:0]	in2;in2655,15470
input	[SIZE-1:0]	in3;in3656,15492
input			sel0;sel0657,15514
input			sel1;sel1658,15528
input			sel2;sel2659,15542
input			sel3;sel3660,15556
reg	[SIZE-1:0]	dout ;dout665,15724
wire [3:0] sel = {sel3,sel2,sel1,sel0}; // 0in one_hotsel671,15835
module sink (in);sink700,16708
parameter SIZE = 1;SIZE703,16748
input [SIZE-1:0] in;in705,16769
   wire    a;a711,16913
module source (out) ;source720,17012
parameter SIZE = 1;SIZE723,17056
output  [SIZE-1:0] out;out725,17077
module clken_buf (clk, rclk, enb_l, tmb_l);clken_buf773,18300
output clk;clk774,18344
input  rclk, enb_l, tmb_l;rclk775,18356
input  rclk, enb_l, tmb_l;enb_l775,18356
input  rclk, enb_l, tmb_l;tmb_l775,18356
reg    clken;clken776,18383
module dffsl_ns (din, clk, set_l, q);dffsl_ns792,18704
parameter SIZE = 1;SIZE794,18763
input   [SIZE-1:0]      din ;   // data indin796,18784
input                   clk ;   // clk or scan clkclk797,18827
input                   set_l ; // setset_l798,18878
output  [SIZE-1:0]      q ;     // outputq800,18918
reg     [SIZE-1:0]      q ;q802,18961
module dffsl_async_ns (din, clk, set_l, q);dffsl_async_ns812,19186
parameter SIZE = 1;SIZE814,19251
input   [SIZE-1:0]      din ;   // data indin816,19272
input                   clk ;   // clk or scan clkclk817,19315
input                   set_l ; // setset_l818,19366
output  [SIZE-1:0]      q ;     // outputq820,19406
reg     [SIZE-1:0]      q ;q822,19449
module dffr_ns_r1 (din, clk, rst, q);dffr_ns_r1832,19719
parameter SIZE = 1;SIZE834,19778
input   [SIZE-1:0]      din ;   // data indin836,19799
input                   clk ;   // clk or scan clkclk837,19842
input                   rst ;   // resetrst838,19893
output  [SIZE-1:0]      q ;     // outputq840,19935
reg     [SIZE-1:0]      q ;q842,19978
module dffr_async_ns (din, clk, rst, q);dffr_async_ns853,20217
parameter SIZE = 1;SIZE856,20280
input   [SIZE-1:0]      din ;   // data indin858,20301
input                   clk ;   // clk or scan clkclk859,20344
input                   rst;   // resetrst860,20395
output  [SIZE-1:0]      q ;     // outputq862,20436
reg     [SIZE-1:0]      q ;q864,20479
module dffr_async_ns_r1 (din, clk, rst, q);dffr_async_ns_r1875,20742
parameter SIZE = 1;SIZE878,20808
input   [SIZE-1:0]      din ;   // data indin880,20829
input                   clk ;   // clk or scan clkclk881,20872
input                   rst;   // resetrst882,20923
output  [SIZE-1:0]      q ;     // outputq884,20964
reg     [SIZE-1:0]      q ;q886,21007
module dffr_async_ns_cl_r1 (din, clkl, rst, q);dffr_async_ns_cl_r1898,21269
parameter SIZE = 1;SIZE900,21338
input   [SIZE-1:0]      din ;   // data indin902,21359
input                   clkl ;  // clk or scan clkclkl903,21402
input                   rst ;   // resetrst904,21453
output  [SIZE-1:0]      q ;     // outputq906,21495
reg     [SIZE-1:0]      q ;q908,21538

swrvr_dlib.v,2727
module dp_mux2es (dout, in0, in1, sel) ;dp_mux2es24,1046
parameter SIZE = 1;SIZE27,1109
output 	[SIZE-1:0] 	dout;dout29,1130
input	[SIZE-1:0]	in0;in030,1156
input	[SIZE-1:0]	in1;in131,1178
input			sel;sel32,1200
reg	[SIZE-1:0]	dout ;dout34,1214
module dp_mux4ds (dout, in0, in1, in2, in3, dp_mux4ds59,1675
parameter SIZE = 1;SIZE63,1783
output 	[SIZE-1:0] 	dout;dout65,1804
input	[SIZE-1:0]	in0;in066,1830
input	[SIZE-1:0]	in1;in167,1852
input	[SIZE-1:0]	in2;in268,1874
input	[SIZE-1:0]	in3;in369,1896
input			sel0_l;sel0_l70,1918
input			sel1_l;sel1_l71,1934
input			sel2_l;sel2_l72,1950
input			sel3_l;sel3_l73,1966
reg	[SIZE-1:0]	dout ;dout78,2136
wire [3:0] sel = {sel3_l,sel2_l,sel1_l,sel0_l}; // 0in one_coldsel84,2253
module dp_mux5ds (dout, in0, in1, in2, in3,  in4,dp_mux5ds103,2746
parameter SIZE = 1;SIZE107,2867
output 	[SIZE-1:0] 	dout;dout109,2888
input	[SIZE-1:0]	in0;in0110,2914
input	[SIZE-1:0]	in1;in1111,2936
input	[SIZE-1:0]	in2;in2112,2958
input	[SIZE-1:0]	in3;in3113,2980
input	[SIZE-1:0]	in4;in4114,3002
input			sel0_l;sel0_l115,3024
input			sel1_l;sel1_l116,3040
input			sel2_l;sel2_l117,3056
input			sel3_l;sel3_l118,3072
input			sel4_l;sel4_l119,3088
reg	[SIZE-1:0]	dout ;dout124,3258
wire [4:0] sel = {sel4_l,sel3_l,sel2_l,sel1_l,sel0_l}; // 0in one_coldsel130,3385
module dp_mux8ds (dout, in0, in1, in2, in3, dp_mux8ds150,3936
parameter SIZE = 1;SIZE156,4106
output 	[SIZE-1:0] 	dout;dout158,4127
input	[SIZE-1:0]	in0;in0159,4153
input	[SIZE-1:0]	in1;in1160,4175
input	[SIZE-1:0]	in2;in2161,4197
input	[SIZE-1:0]	in3;in3162,4219
input	[SIZE-1:0]	in4;in4163,4241
input	[SIZE-1:0]	in5;in5164,4263
input	[SIZE-1:0]	in6;in6165,4285
input	[SIZE-1:0]	in7;in7166,4307
input			sel0_l;sel0_l167,4329
input			sel1_l;sel1_l168,4345
input			sel2_l;sel2_l169,4361
input			sel3_l;sel3_l170,4377
input			sel4_l;sel4_l171,4393
input			sel5_l;sel5_l172,4409
input			sel6_l;sel6_l173,4425
input			sel7_l;sel7_l174,4441
reg	[SIZE-1:0]	dout ;dout179,4611
wire [7:0] sel = {sel7_l,sel6_l,sel5_l,sel4_l,sel186,4768
module dp_mux3ds (dout, in0, in1, in2, dp_mux3ds212,5541
parameter SIZE = 1;SIZE216,5635
output 	[SIZE-1:0] 	dout;dout218,5656
input	[SIZE-1:0]	in0;in0219,5682
input	[SIZE-1:0]	in1;in1220,5704
input	[SIZE-1:0]	in2;in2221,5726
input			sel0_l;sel0_l222,5748
input			sel1_l;sel1_l223,5764
input			sel2_l;sel2_l224,5780
reg	[SIZE-1:0]	dout ;dout229,5950
wire [2:0] sel = {sel2_l,sel1_l,sel0_l}; // 0in one_coldsel235,6060
module dp_buffer(dout, in);dp_buffer251,6435
parameter SIZE = 1;SIZE254,6485
output 	[SIZE-1:0] 	dout;dout256,6506
input	[SIZE-1:0]	in;in257,6532

tlb.v,8583
module tlbtlb3,24
    parameter          IDXBITS = `TLB_IDXBITS,IDXBITS5,40
    parameter          ENTRIES = `TLB_ENTRIES,parameter6,88
    parameter          GRLEN   = `GRLEN ,GRLEN8,138
    parameter          VABITS  = `VABITS,parameter9,181
    parameter          PABITS  = `PABITS,PABITS10,224
    parameter          PFNBITS = `PFNBITS,parameter11,267
    parameter          VPNBITS = `VPNBITSVPNBITS12,311
    input                reset      ,input16,399
    input         [31:0] test_pc    ,test_pc17,438
    input  [ 1:0]          csr_CRMD_PLV    ,input21,513
    input                  csr_CRMD_DA     ,csr_CRMD_DA22,559
    input                  csr_CRMD_PG     ,input23,605
    input  [ 1:0]          csr_CRMD_DATF   ,csr_CRMD_DATF24,651
    input  [ 1:0]          csr_CRMD_DATM   ,input25,697
    input  [`GRLEN-1:0]    csr_dir_map_win0,csr_dir_map_win026,743
    input  [`GRLEN-1:0]    csr_dir_map_win1,input27,789
    input  [ 9:0]          csr_asid        ,csr_asid28,835
    input                   i_s_req       ,input30,883
    input  [GRLEN-1 :0]     i_s_vaddr     ,i_s_vaddr31,928
    input                   i_s_cacop_req ,input32,973
    input                   i_s_cache_rcv ,i_s_cache_rcv33,1018
    output reg              i_s_finish_his,output34,1063
    output reg [PABITS-1:0] i_s_paddr_his ,reg35,1108
    output                  i_s_hit       ,i_s_hit36,1153
    output                  i_s_uncached  ,output37,1198
    output     [ 5:0]       i_s_exccode   ,i_s_exccode38,1243
    input                   d_s_req       ,input40,1290
    input                   d_s_wr        ,d_s_wr41,1335
    input  [GRLEN-1 :0]     d_s_vaddr     ,input42,1380
    input                   d_s_cache_rcv ,d_s_cache_rcv43,1425
    input                   d_s_no_trans  ,input44,1470
    input                   d_s_p_pgcl    ,d_s_p_pgcl45,1515
    output reg              d_s_finish_his,output46,1560
    output reg [PABITS-1:0] d_s_paddr_his ,reg47,1605
    output                  d_s_hit       ,d_s_hit48,1650
    output                  d_s_uncached  ,output49,1695
    output     [ 5:0]       d_s_exccode   ,d_s_exccode50,1740
    input                    tlbp_req ,input53,1800
    input  [ 9:0]            tlbp_asid,tlbp_asid54,1841
    output                   tlbp_hit,output55,1882
    output reg [IDXBITS-1:0] tlbp_idx,reg56,1922
    input                    r_req,r_req59,1977
    input  [IDXBITS-1    :0] r_idx,input60,2014
    output reg [VPNBITS-1    :0] r_vpn2,reg62,2053
    output reg [9            :0] r_asid,reg63,2095
    output reg                   r_p   ,reg64,2137
    output reg                   r_g   ,reg65,2179
    output reg [5            :0] r_ps  ,reg66,2221
    output reg                   r_v0  ,reg67,2263
    output reg                   r_d0  ,reg68,2305
    output reg [1            :0] r_plv0,reg69,2347
    output reg [1            :0] r_mat0,reg70,2389
    output reg [PFNBITS-1    :0] r_pfn0,reg71,2431
    output reg                   r_v1  ,reg72,2473
    output reg                   r_d1  ,reg73,2515
    output reg [1            :0] r_plv1,reg74,2557
    output reg [1            :0] r_mat1,reg75,2599
    output reg [PFNBITS-1    :0] r_pfn1,reg76,2641
    input                inv_req   ,inv_req79,2700
    input  [4:0]         inv_op    ,input80,2738
    input  [9:0]         inv_asid  ,inv_asid81,2776
    input  [VPNBITS-1:0] inv_vpn2  ,input82,2814
    input                w_en      ,w_en85,2892
    input  [IDXBITS-1:0] w_idx     ,input86,2930
    input  [VPNBITS-1:0] w_vpn2    ,w_vpn287,2968
    input  [ 9:0]        w_asid    ,input88,3006
    input                w_ps_4M   ,w_ps_4M89,3044
    input                w_p       ,input90,3082
    input                w_g       ,w_g91,3120
    input                w_v0      ,input92,3158
    input                w_d0      ,w_d093,3196
    input  [1:0]         w_plv0    ,input94,3234
    input  [1:0]         w_mat0    ,w_mat095,3272
    input  [PFNBITS-1:0] w_pfn0    ,input96,3310
    input                w_v1      ,w_v197,3348
    input                w_d1      ,input98,3386
    input  [1:0]         w_plv1    ,w_plv199,3424
    input  [1:0]         w_mat1    ,input100,3462
    input  [PFNBITS-1:0] w_pfn1     w_pfn1101,3500
reg [31:0] test_counter1;test_counter1128,4022
reg [31:0] test_counter2;test_counter2129,4049
reg [31:0] pc_record1;pc_record1130,4076
reg [31:0] pc_record2;pc_record2131,4100
reg        i_s_hit_his;i_s_hit_his153,4703
reg        i_s_v_his  ;i_s_v_his154,4728
reg [ 1:0] i_s_plv_his;i_s_plv_his155,4753
reg [ 1:0] i_s_mat_his;i_s_mat_his156,4778
reg        i_s_adef_his;i_s_adef_his157,4803
reg        i_s_cacop_his;i_s_cacop_his159,4831
reg        i_s_cacop_adef_his;i_s_cacop_adef_his160,4858
wire i_unmapped_search;i_unmapped_search162,4892
wire i_dir_map_win_hit;i_dir_map_win_hit163,4917
wire i_dir_map_win0_hit;i_dir_map_win0_hit164,4942
wire i_dir_map_win1_hit;i_dir_map_win1_hit165,4968
wire  [ENTRIES-1:0] itlb_vpn2_hit;itlb_vpn2_hit167,4996
wire  [ENTRIES-1:0] itlb_hit;itlb_hit168,5032
wire  [VPNBITS-1:0] i_s_vpn2 = i_s_vaddr[VABITS-1:13];i_s_vpn2169,5063
wire                i_s_ps;i_s_ps170,5119
wire  [PFNBITS-1:0] i_s_pfn;i_s_pfn171,5148
wire  [PABITS-1 :0] i_s_paddr;i_s_paddr172,5178
wire                i_s_v;i_s_v173,5210
wire  [ 1       :0] i_s_plv;i_s_plv174,5238
wire  [ 1       :0] i_s_mat;i_s_mat175,5268
wire   i_plv_error        = i_s_plv_his  < csr_CRMD_PLV;i_plv_error177,5300
wire   i_adef_error       = i_s_vaddr[1:0] != 2'b00 || csr_CRMD_PLV != 2'b00 && i_s_vaddr[GRLEN-1];i_adef_error178,5358
wire   i_cacop_adef_error = csr_CRMD_PLV != 2'b00 && i_s_vaddr[GRLEN-1];i_cacop_adef_error180,5461
wire [5:0] i_srch_exccode  = ( i_s_adef_his              )?   `EXC_ADEF:i_srch_exccode215,7110
wire [5:0] i_s_cacop_exccode = (i_s_cacop_adef_his         )? `EXC_ADEM :i_s_cacop_exccode221,7482
wire [IDXBITS-1:0] i_sel;i_sel242,8245
wire i_s_odd_page;i_s_odd_page290,10224
reg        d_s_wr_his ;d_s_wr_his313,11378
reg        d_s_hit_his;d_s_hit_his314,11403
reg        d_s_v_his  ;d_s_v_his315,11428
reg        d_s_d_his  ;d_s_d_his316,11453
reg [ 1:0] d_s_plv_his;d_s_plv_his317,11478
reg [ 1:0] d_s_mat_his;d_s_mat_his318,11503
reg        d_s_adem_his;d_s_adem_his319,11528
wire d_unmapped_search;d_unmapped_search321,11556
wire d_dir_map_win_hit;d_dir_map_win_hit322,11581
wire d_dir_map_win0_hit;d_dir_map_win0_hit323,11606
wire d_dir_map_win1_hit;d_dir_map_win1_hit324,11632
wire  [ENTRIES-1:0] tlb_phit;tlb_phit326,11660
wire  [ENTRIES-1:0] dtlb_vpn2_hit;dtlb_vpn2_hit327,11691
wire  [ENTRIES-1:0] dtlb_hit;dtlb_hit328,11727
wire  [VPNBITS-1:0] d_s_vpn2 = d_s_vaddr[VABITS-1:13];d_s_vpn2329,11758
wire                d_s_ps;d_s_ps330,11814
wire  [PFNBITS-1:0] d_s_pfn;d_s_pfn331,11843
wire  [PABITS-1 :0] d_s_paddr;d_s_paddr332,11873
wire                d_s_v;d_s_v333,11905
wire                d_s_d;d_s_d334,11933
wire  [ 1       :0] d_s_plv;d_s_plv335,11961
wire  [ 1       :0] d_s_mat;d_s_mat336,11991
wire   d_plv_error        = d_s_plv_his  < csr_CRMD_PLV;d_plv_error338,12023
wire   d_adem_error       = csr_CRMD_PLV != 2'b00 && d_s_vaddr[GRLEN-1];d_adem_error339,12081
wire [IDXBITS-1:0] d_sel;d_sel412,15137
wire d_s_odd_page;d_s_odd_page460,17116
reg tlbp_hit_his;tlbp_hit_his491,18538
wire [ENTRIES-1:0] inv_hit;inv_hit523,19303
reg                 tlb_p      [ENTRIES-1:0];tlb_p530,19458
reg                 tlb_g      [ENTRIES-1:0];tlb_g531,19505
reg [9:0]           tlb_asid   [ENTRIES-1:0];tlb_asid532,19552
reg                 tlb_ps_4M  [ENTRIES-1:0]; // 0: 4KB, 1:4MBtlb_ps_4M533,19599
reg [VPNBITS-1:0]   tlb_vpn2   [ENTRIES-1:0];tlb_vpn2534,19663
reg                 tlb_v0     [ENTRIES-1:0];tlb_v0535,19710
reg                 tlb_d0     [ENTRIES-1:0];tlb_d0536,19757
reg [1:0]           tlb_mat0   [ENTRIES-1:0];tlb_mat0537,19804
reg [1:0]           tlb_plv0   [ENTRIES-1:0];tlb_plv0538,19851
reg [PFNBITS-1:0]   tlb_pfn0   [ENTRIES-1:0];tlb_pfn0539,19898
reg                 tlb_v1     [ENTRIES-1:0];tlb_v1540,19945
reg                 tlb_d1     [ENTRIES-1:0];tlb_d1541,19992
reg [1:0]           tlb_mat1   [ENTRIES-1:0];tlb_mat1542,20039
reg [1:0]           tlb_plv1   [ENTRIES-1:0];tlb_plv1543,20086
reg [PFNBITS-1:0]   tlb_pfn1   [ENTRIES-1:0];tlb_pfn1544,20133

tlb_wrapper.v,5981
module tlb_wrappertlb_wrapper4,47
    parameter IDXBITS = `TLB_IDXBITS,IDXBITS6,71
    parameter GRLEN   = `GRLEN,parameter8,112
    parameter PABITS  = `PABITS,PABITS9,145
    parameter VABITS  = `VABITS,parameter10,179
    parameter PFNBITS = `PFNBITS,PFNBITS11,213
    parameter VPNBITS = `VPNBITSparameter12,248
    input                   clk  ,clk15,288
    input                   reset,input16,324
    input     [31:0]        test_pc,test_pc18,362
    input  [`GRLEN-1:0]   csr_index_in   ,input21,430
    input  [`GRLEN-1:0]   csr_entryhi_in ,csr_entryhi_in22,474
    input  [`GRLEN-1:0]   csr_entrylo0_in,input23,518
    input  [`GRLEN-1:0]   csr_entrylo1_in,csr_entrylo1_in24,562
    input  [`GRLEN-1:0]   csr_asid_in    ,input25,606
    input  [5       :0]   csr_ecode_in   ,csr_ecode_in26,650
    input  [ 1:0]   csr_CRMD_PLV ,input28,696
    input           csr_CRMD_DA  ,csr_CRMD_DA29,732
    input           csr_CRMD_PG  ,input30,768
    input  [ 1:0]   csr_CRMD_DATF,csr_CRMD_DATF31,804
    input  [ 1:0]   csr_CRMD_DATM,input32,840
    input  [`GRLEN-1:0]   csr_dir_map_win0,csr_dir_map_win033,876
    input  [`GRLEN-1:0]   csr_dir_map_win1,input34,921
    output [`GRLEN-1:0]   csr_index_out   ,csr_index_out37,996
    output [`GRLEN-1:0]   csr_entryhi_out ,output38,1041
    output [`GRLEN-1:0]   csr_entrylo0_out,csr_entrylo0_out39,1086
    output [`GRLEN-1:0]   csr_entrylo1_out,output40,1131
    output [`GRLEN-1:0]   csr_asid_out    ,csr_asid_out41,1176
    input                 i_req         ,input44,1252
    input   [GRLEN-1 :0]  i_vaddr       ,i_vaddr45,1295
    input                 i_cacop_req   ,input46,1338
    input                 i_cache_rcv   ,i_cache_rcv47,1381
    output                i_finish      ,output48,1424
    output                i_hit         ,i_hit49,1467
    output  [PABITS-1:0]  i_paddr       ,output50,1510
    output                i_uncached    ,i_uncached51,1553
    output  [ 5:0]        i_exccode     ,output52,1596
    input                 d_req         ,d_req55,1670
    input                 d_wr          ,// store(write) 1 load(read) 0input56,1713
    input   [GRLEN-1 :0]  d_vaddr       ,d_vaddr57,1786
    input                 d_cache_rcv   ,input58,1829
    input                 b_p_pgcl      ,b_p_pgcl59,1872
    input                 d_no_trans    ,input60,1915
    output                d_finish      ,d_finish61,1958
    output                d_hit         ,output62,2001
    output  [PABITS-1:0]  d_paddr       ,d_paddr63,2044
    output                d_uncached    ,output64,2087
    output  [5        :0] d_exccode     ,d_exccode65,2130
    input   [ 4:0]        c_op          ,input67,2175
    input                   tlb_req     ,tlb_req70,2244
    input  [`LSOC1K_TLB_CODE_BIT-1:0] tlb_op, input71,2287
    input  [31        :0]   invtlb_vaddr,invtlb_vaddr72,2335
    output                  tlb_recv    ,output73,2378
    output                  tlb_finish  tlb_finish74,2421
wire               w_req  ;w_req78,2482
wire [IDXBITS-1:0] w_idx  ;w_idx79,2511
wire               w_ps_4M;w_ps_4M80,2540
wire [VPNBITS-1:0] w_vpn2 ;w_vpn281,2569
wire [ 9:0]        w_asid ;w_asid82,2598
wire               w_g    ;w_g83,2627
wire               w_p    ;w_p84,2656
wire [PFNBITS-1:0] w_pfn0 ;w_pfn085,2685
wire [PFNBITS-1:0] w_pfn1 ;w_pfn186,2714
wire               w_v0   ;w_v087,2743
wire               w_d0   ;w_d088,2772
wire [1:0]         w_plv0 ;w_plv089,2801
wire [1:0]         w_mat0 ;w_mat090,2830
wire               w_v1   ;w_v191,2859
wire               w_d1   ;w_d192,2888
wire [1:0]         w_plv1 ;w_plv193,2917
wire [1:0]         w_mat1 ;w_mat194,2946
reg  [ 1:0]  op_state;op_state97,2979
wire op_cango;op_cango98,3003
reg  [`LSOC1K_TLB_CODE_BIT-1:0] tlb_op_his;tlb_op_his99,3019
wire op_idle   = op_state == 2'b00;op_idle101,3066
wire op_sndreq = op_state == 2'b01;op_sndreq102,3103
wire op_finish = op_state == 2'b10;op_finish103,3140
wire tlbw_req  = op_sndreq & (tlb_op_his == `LSOC1K_TLB_TLBWI | tlb_op_his == `LSOC1K_TLB_TLBWR);tlbw_req123,3585
wire tlbr_req  = op_sndreq &  tlb_op_his == `LSOC1K_TLB_TLBR;tlbr_req124,3684
wire tlbp_req  = op_sndreq &  tlb_op_his == `LSOC1K_TLB_TLBP;tlbp_req125,3747
wire invtlb_req  = op_sndreq &  tlb_op_his == `LSOC1K_TLB_INVTLB;invtlb_req126,3810
wire               tlbp_hit;tlbp_hit129,3890
wire [IDXBITS-1:0] tlbp_idx;tlbp_idx130,3920
wire [GRLEN-1:0] p_vaddr = {csr_entryhi_in[GRLEN-1:13], 13'b0};p_vaddr131,3950
wire [ 9:0]      p_asid  = csr_asid_in[`LSOC1K_ASID_ASID];p_asid132,4015
wire                   r_req;r_req135,4088
wire [IDXBITS-1    :0] r_idx;r_idx136,4119
wire [VPNBITS-1    :0] r_vpn2;r_vpn2138,4152
wire [9            :0] r_asid;r_asid139,4184
wire                   r_p   ;r_p140,4216
wire                   r_g   ;r_g141,4248
wire [5            :0] r_ps  ;r_ps142,4280
wire                   r_v0  ;r_v0143,4312
wire                   r_d0  ;r_d0144,4344
wire [1            :0] r_plv0;r_plv0145,4376
wire [1            :0] r_mat0;r_mat0146,4408
wire [PFNBITS-1    :0] r_pfn0;r_pfn0147,4440
wire                   r_v1  ;r_v1148,4472
wire                   r_d1  ;r_d1149,4504
wire [1            :0] r_plv1;r_plv1150,4536
wire [1            :0] r_mat1;r_mat1151,4568
wire [PFNBITS-1    :0] r_pfn1;r_pfn1152,4600
reg [IDXBITS-1:0] random_gen;random_gen158,4716
reg [4:0] inv_op  ;inv_op184,5914
reg [9:0] inv_asid;inv_asid185,5935
reg [VPNBITS-1:0] inv_vpn2;inv_vpn2186,5956
wire             i_req_l1  ;i_req_l1205,6857
wire [GRLEN-1:0] i_vaddr_l1;i_vaddr_l1206,6887
wire             i_cacop_l1;i_cacop_l1207,6917
wire             d_req_l1  ;d_req_l1210,6965
wire             d_wr_l1   ;d_wr_l1211,6995
wire [GRLEN-1:0] d_vaddr_l1;d_vaddr_l1212,7025
wire             d_recv_l1 ;d_recv_l1213,7055

wb_stage.v,11429
module wb_stage(wb_stage3,24
    input                  clk,clk4,42
    input                  resetn,input5,75
    output                 wb_allow_in,wb_allow_in8,129
    input [31:0]                      wb_port0_inst,input10,185
    input [`GRLEN-1:0]                wb_port0_pc,wb_port0_pc11,239
    input [`EX_SR-1 : 0]              wb_port0_src,input12,291
    input                             wb_port0_valid,wb_port0_valid13,344
    input [4:0]                       wb_port0_rf_target,input14,399
    input                             wb_port0_rf_wen,wb_port0_rf_wen15,458
    input [`GRLEN-1:0]                wb_port0_rf_result,input16,514
    input                             wb_port0_exception,wb_port0_exception17,573
    input [5 :0]                      wb_port0_exccode,input18,632
    input                             wb_port0_eret,wb_port0_eret19,689
    input [`LSOC1K_CSR_BIT -1:0]      wb_port0_csr_addr,input20,743
    input [`LSOC1K_CSR_CODE_BIT-1:0]  wb_none0_op, wb_none0_op21,801
    input                             wb_port0_ll,input22,854
    input                             wb_port0_sc,wb_port0_sc23,906
    input [`GRLEN-1:0]                wb_port0_csr_result,input24,958
    input                             wb_port0_esubcode,wb_port0_esubcode25,1018
    input [`LSOC1K_NONE_INFO_BIT-1:0] wb_none0_info,input26,1076
    input                             wb_port0_rf_res_lsu,wb_port0_rf_res_lsu27,1130
    input [31:0]                      wb_port1_inst,input30,1246
    input [`GRLEN-1:0]                wb_port1_pc,wb_port1_pc31,1300
    input [`EX_SR-1 : 0]              wb_port1_src,input32,1352
    input                             wb_port1_valid,wb_port1_valid33,1405
    input [4:0]                       wb_port1_rf_target,input34,1460
    input                             wb_port1_rf_wen,wb_port1_rf_wen35,1519
    input [`GRLEN-1:0]                wb_port1_rf_result,input36,1575
    input                             wb_port1_exception,wb_port1_exception37,1634
    input [5 :0]                      wb_port1_exccode,input38,1693
    input                             wb_port1_eret,wb_port1_eret39,1750
    input [`LSOC1K_CSR_BIT -1:0]      wb_port1_csr_addr,input40,1804
    input [`LSOC1K_CSR_CODE_BIT-1:0]  wb_none1_op,wb_none1_op41,1862
    input                             wb_port1_ll,input42,1914
    input                             wb_port1_sc,wb_port1_sc43,1966
    input [`GRLEN-1:0]                wb_port1_csr_result,input44,2018
    input                             wb_port1_esubcode,wb_port1_esubcode45,2078
    input [`LSOC1K_NONE_INFO_BIT-1:0] wb_none1_info,input46,2136
    input                             wb_port1_rf_res_lsu,wb_port1_rf_res_lsu47,2190
    input                      wb_port2_valid,input49,2265
    input [`GRLEN-1:0]         wb_lsu_res,wb_lsu_res51,2325
    input                      wb_branch_valid,input53,2384
    input                      wb_branch_brop,wb_branch_brop54,2433
    input                      wb_branch_jrop,input55,2481
    input                      wb_branch_jrra,wb_branch_jrra56,2529
    input                      wb_branch_link,input57,2577
    input [2:0]                wb_bru_port,wb_bru_port58,2625
    input                      wb_bru_br_taken,input59,2670
    input [`LSOC1K_PRU_HINT:0] wb_bru_hint,wb_bru_hint60,2719
    input [`GRLEN-1:0]         wb_bru_link_pc,input61,2764
    input [`GRLEN-1:0]         wb_bru_pc,wb_bru_pc62,2812
    input [`GRLEN-1:0]         tlb_index_i,input64,2874
    input [`GRLEN-1:0]         cache_taglo_i,cache_taglo_i67,2942
    input [`GRLEN-1:0]         cache_taghi_i,input68,2989
    input [`GRLEN-1:0]         cache_datalo_i,cache_datalo_i69,3036
    input [`GRLEN-1:0]         cache_datahi_i,input70,3084
    output [`CACHE_OPNUM-1:0]  cache_op_1,cache_op_172,3134
    output [`CACHE_OPNUM-1:0]  cache_op_2,output73,3178
    output [`GRLEN-1:0]        cache_taglo_o,cache_taglo_o74,3222
    output [`GRLEN-1:0]        cache_taghi_o,output75,3269
    output [`GRLEN-1:0]        cache_datalo_o,cache_datalo_o76,3316
    output [`GRLEN-1:0]        cache_datahi_o,output77,3364
    output [`GRLEN-1:0] debug0_wb_pc,debug0_wb_pc80,3427
    output              debug0_wb_rf_wen,output81,3466
    output [ 4:0]       debug0_wb_rf_wnum,debug0_wb_rf_wnum82,3509
    output [`GRLEN-1:0] debug0_wb_rf_wdata,output83,3553
    output [`GRLEN-1:0] debug1_wb_pc,debug1_wb_pc85,3604
    output              debug1_wb_rf_wen,output86,3643
    output [ 4:0]       debug1_wb_rf_wnum,debug1_wb_rf_wnum87,3686
    output [`GRLEN-1:0] debug1_wb_rf_wdata,output88,3730
    output [4:0]        waddr1,waddr191,3803
    output [4:0]        waddr2,output92,3836
    output [`GRLEN-1:0] wdata1,wdata193,3869
    output [`GRLEN-1:0] wdata2,output94,3902
    output              wen1,wen195,3935
    output              wen2,output96,3966
    output [`LSOC1K_CSR_BIT-1:0] csr_waddr,csr_waddr99,4031
    output [`GRLEN-1:0]          csr_wdata,output100,4076
    output                       csr_wen,csr_wen101,4121
    output                       csr_tlbp,output103,4166
    output [`GRLEN-1:0]          csr_tlbop_index,csr_tlbop_index104,4210
    output                       csr_tlbr,output105,4261
    input              cp0_status_exl         ,cp0_status_exl107,4311
    input              cp0_status_bev         ,input108,4360
    input              cp0_cause_iv           ,cp0_cause_iv109,4409
    input [17:0]       cp0_ebase_exceptionbase,input110,4458
    input [`GRLEN-1:0] eret_epc               ,eret_epc111,4507
    input [`GRLEN-1:0] wb_tlbr_entrance       ,       input112,4556
    input [`GRLEN-1:0] csr_ebase              ,csr_ebase113,4612
    input  [`GRLEN-1:0]         badvaddr_ex2,input116,4681
    input                       badvaddr_ex2_valid,badvaddr_ex2_valid117,4728
    input  [`GRLEN-1:0]         lsu_badvaddr,input118,4781
    input                       except_shield,except_shield119,4828
    output                      wb_exception,output120,4876
    output                      wb_cancel,wb_cancel121,4923
    output [`GRLEN-1:0]         wb_target,output122,4967
    output [5 :0]               wb_exccode,wb_exccode123,5011
    output                      wb_esubcode,output124,5056
    output                      wb_eret,wb_eret125,5102
    output [`GRLEN-1:0]         wb_epc,output126,5144
    output [`GRLEN-1:0]         wb_badvaddr,wb_badvaddr127,5185
    output [31:0]               wb_badinstr,output128,5231
    output                      wb_valid,wb_valid129,5277
    output                      wb_brop,output130,5320
    output                      wb_jrop,wb_jrop131,5362
    output                      wb_link,output132,5404
    output [`GRLEN-1:0]         wb_link_pc,wb_link_pc133,5446
    output                      wb_jrra,output134,5491
    output                      wb_taken,wb_taken135,5533
    output [`LSOC1K_PRU_HINT:0] wb_hint,output136,5576
    output [`GRLEN-1:0]         wb_pcwb_pc137,5618
wire port0_exception;port0_exception141,5678
wire port1_exception;port1_exception142,5701
wire port0_eret;port0_eret143,5724
wire port1_eret;port1_eret144,5742
wire              wb_refill  ;wb_refill146,5762
wire              wb_cacheerr;wb_cacheerr147,5794
wire              wb_intr    ;wb_intr148,5826
wire              wb_other   ;wb_other149,5858
wire [`GRLEN-1:0] ex_entrance;ex_entrance150,5890
wire       port0_fail   = (wb_none0_info[`LSOC1K_CSR_ROLL_BACK] || wb_port0_exception || wb_port0_eret) && wb_port0_valid;port0_fail153,5942
wire       port1_fail   = (wb_none1_info[`LSOC1K_CSR_ROLL_BACK] || wb_port1_exception || wb_port1_eret) && wb_port1_valid;port1_fail154,6066
wire       port0_submit = wb_port0_valid && !wb_port0_exception;port0_submit156,6192
wire       port1_submit = wb_port1_valid && !wb_port1_exception && !port0_fail ;//&& !wb_none1_info[`LSOC1K_MICROOP];port1_submit157,6258
wire       port2_submit = wb_port2_valid && !(port0_fail && (wb_bru_port[1] || wb_bru_port[2]))port2_submit158,6377
wire [1:0] port0_submit_num = {1'b0,port0_submit};port0_submit_num161,6539
wire [1:0] port1_submit_num = //{1'b0,port1_submit};port1_submit_num162,6591
reg ll_bit;ll_bit168,6873
wire port0_sc_commit = 1'b0;//wb_port0_sc && wb_port0_valid;port0_sc_commit169,6886
wire port1_sc_commit = 1'b0;//wb_port1_sc && wb_port1_valid;port1_sc_commit170,6948
wire ll_commit = (wb_port0_ll && wb_port0_valid) || (wb_port1_ll && wb_port1_valid);ll_commit171,7010
wire sc_commit = port0_sc_commit || port1_sc_commit;sc_commit172,7096
wire [`LSOC1K_CSR_BIT-1:0] csr_waddr0 = wb_port0_csr_addr; // addr,selcsr_waddr0204,8099
wire                       csr_wen0   = (wb_none0_op[`LSOC1K_CSR_OP] == `LSOC1K_CSR_CSRXCHG || wb_none0_op[`LSOC1K_CSR_OP] == `LSOC1K_CSR_CSRWR) && port0_submit;csr_wen0205,8171
wire [`GRLEN-1:0]          csr_wdata0 = wb_port0_csr_result;csr_wdata0206,8334
wire [`LSOC1K_CSR_BIT-1:0] csr_waddr1 = wb_port1_csr_addr;csr_waddr1208,8398
wire                       csr_wen1   = (wb_none1_op[`LSOC1K_CSR_OP] == `LSOC1K_CSR_CSRXCHG || wb_none1_op[`LSOC1K_CSR_OP] == `LSOC1K_CSR_CSRWR) && port1_submit;csr_wen1209,8458
wire [`GRLEN-1:0]          csr_wdata1 = wb_port1_csr_result;csr_wdata1210,8621
wire port0_tlbp = wb_port0_valid && wb_none0_op[`LSOC1K_TLB_VALID] && wb_none0_op[`LSOC1K_CSR_OP] == `LSOC1K_TLB_TLBP;port0_tlbp216,8841
wire port1_tlbp = wb_port1_valid && wb_none1_op[`LSOC1K_TLB_VALID] && wb_none1_op[`LSOC1K_CSR_OP] == `LSOC1K_TLB_TLBP;port1_tlbp217,8961
wire port0_tlbr = wb_port0_valid && wb_none0_op[`LSOC1K_TLB_VALID] && wb_none0_op[`LSOC1K_CSR_OP] == `LSOC1K_TLB_TLBR;port0_tlbr218,9081
wire port1_tlbr = wb_port1_valid && wb_none1_op[`LSOC1K_TLB_VALID] && wb_none1_op[`LSOC1K_CSR_OP] == `LSOC1K_TLB_TLBR;port1_tlbr219,9201
reg  [1:0] state_cur  ;state_cur235,10036
wire [1:0] state_next ;state_next236,10061
wire [1:0] state_idle ;state_idle238,10088
wire [1:0] state_wait ;state_wait239,10113
wire [1:0] state_queue;state_queue240,10138
wire       state_cur_idle;state_cur_idle242,10165
wire       state_cur_wait;state_cur_wait243,10193
wire       state_cur_queue;state_cur_queue244,10221
wire       state_next_idle;state_next_idle246,10252
wire       state_next_wait;state_next_wait247,10281
wire       state_next_queue;state_next_queue248,10310
wire       token_branch;token_branch250,10342
wire       token_valid ;token_valid251,10368
wire       action_commit;action_commit253,10396
wire [`GRLEN-1:0] wb_branch_brpc;wb_branch_brpc283,11501
wire [`GRLEN-1:0] wb_branch_link_pc;wb_branch_link_pc284,11536
wire   port0_roll_back = wb_none0_info[`LSOC1K_CSR_ROLL_BACK] && wb_port0_valid && wb_allow_in;port0_roll_back299,12044
wire   port1_roll_back = wb_none1_info[`LSOC1K_CSR_ROLL_BACK] && wb_port1_valid && wb_allow_in;port1_roll_back300,12141
reg [31:0]  wb_issue_num;wb_issue_num358,15625
reg [31:0]  wb_dualissue_num;wb_dualissue_num359,15652
reg [31:0] wb_debug_counter;wb_debug_counter370,16129
reg [31:0] wb_dynamic_inst_cnt;wb_dynamic_inst_cnt371,16159
wire debug_trigger = (wb_port0_pc == `GRLEN'h001c8e68 && wb_port0_valid) ||debug_trigger372,16192
