{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727516285885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727516285885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 19:38:05 2024 " "Processing started: Sat Sep 28 19:38:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727516285885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727516285885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VerilogCam -c VerilogCam " "Command: quartus_sta VerilogCam -c VerilogCam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727516285885 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727516286013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1727516286349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1727516286349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516286437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516286437 ""}
{ "Info" "ISTA_SDC_FOUND" "vga/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'vga/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727516287246 ""}
{ "Info" "ISTA_SDC_FOUND" "FFT_stream.out.sdc " "Reading SDC File: 'FFT_stream.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FFT_stream.out.sdc 43 AUD_BCLK port " "Ignored filter at FFT_stream.out.sdc(43): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FFT_stream.out.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at FFT_stream.out.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{AUD_BCLK\} -period 325.520 -waveform \{ 0.000 162.760 \} \[get_ports \{AUD_BCLK\}\] " "create_clock -name \{AUD_BCLK\} -period 325.520 -waveform \{ 0.000 162.760 \} \[get_ports \{AUD_BCLK\}\]" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727516287262 ""}  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FFT_stream.out.sdc 50 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at FFT_stream.out.sdc(50): i2c_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FFT_stream.out.sdc 50 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at FFT_stream.out.sdc(50): i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FFT_stream.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at FFT_stream.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 2500 -master_clock \{CLOCK_50\} \[get_pins \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 2500 -master_clock \{CLOCK_50\} \[get_pins \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727516287262 ""}  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FFT_stream.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at FFT_stream.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FFT_stream.out.sdc 51 adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at FFT_stream.out.sdc(51): adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FFT_stream.out.sdc 51 adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at FFT_stream.out.sdc(51): adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FFT_stream.out.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at FFT_stream.out.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 80 -divide_by 217 -master_clock \{CLOCK_50\} \[get_pins \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 80 -divide_by 217 -master_clock \{CLOCK_50\} \[get_pins \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727516287262 ""}  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FFT_stream.out.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at FFT_stream.out.sdc(51): Argument -source is an empty collection" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FFT_stream.out.sdc 88 *rdptr_g* keeper " "Ignored filter at FFT_stream.out.sdc(88): *rdptr_g* could not be matched with a keeper" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FFT_stream.out.sdc 88 *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* keeper " "Ignored filter at FFT_stream.out.sdc(88): *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path FFT_stream.out.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at FFT_stream.out.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*\}\]" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727516287262 ""}  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path FFT_stream.out.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at FFT_stream.out.sdc(88): Argument <to> is an empty collection" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FFT_stream.out.sdc 89 *delayed_wrptr_g* keeper " "Ignored filter at FFT_stream.out.sdc(89): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FFT_stream.out.sdc 89 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at FFT_stream.out.sdc(89): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path FFT_stream.out.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at FFT_stream.out.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727516287270 ""}  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path FFT_stream.out.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at FFT_stream.out.sdc(89): Argument <to> is an empty collection" {  } { { "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" "" { Text "C:/Users/leban/MTRX3700/assignment_2_integration/FFT_stream.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727516287270 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|ram_block1a36~porta_we_reg ov7670_pclk " "Register frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|ram_block1a36~porta_we_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727516287278 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727516287278 "|top_level|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register programmer:u_programmer\|selected_filter.COLOURSHIFT KEY\[2\] " "Register programmer:u_programmer\|selected_filter.COLOURSHIFT is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727516287278 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727516287278 "|top_level|KEY[2]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1727516287294 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1727516287294 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727516287294 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1727516287294 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1727516287294 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727516287294 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727516287310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.136 " "Worst-case setup slack is 6.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516287358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516287358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.136               0.000 CLOCK_50  " "    6.136               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516287358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516287358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516287366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516287366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516287366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516287366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727516287366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727516287374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.574 " "Worst-case minimum pulse width slack is 9.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516287374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516287374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 CLOCK_50  " "    9.574               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516287374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516287374 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516287454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516287454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516287454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516287454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.634 ns " "Worst Case Available Settling Time: 53.634 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516287454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516287454 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727516287454 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727516287462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727516287494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727516288054 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|ram_block1a36~porta_we_reg ov7670_pclk " "Register frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|ram_block1a36~porta_we_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727516288254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727516288254 "|top_level|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register programmer:u_programmer\|selected_filter.COLOURSHIFT KEY\[2\] " "Register programmer:u_programmer\|selected_filter.COLOURSHIFT is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727516288254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727516288254 "|top_level|KEY[2]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1727516288262 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1727516288262 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727516288262 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1727516288262 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1727516288262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.323 " "Worst-case setup slack is 7.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.323               0.000 CLOCK_50  " "    7.323               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516288286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516288294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727516288302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727516288302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.552 " "Worst-case minimum pulse width slack is 9.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.552               0.000 CLOCK_50  " "    9.552               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516288310 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.171 ns " "Worst Case Available Settling Time: 54.171 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288374 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727516288374 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727516288382 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|ram_block1a36~porta_we_reg ov7670_pclk " "Register frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|ram_block1a36~porta_we_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727516288574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727516288574 "|top_level|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register programmer:u_programmer\|selected_filter.COLOURSHIFT KEY\[2\] " "Register programmer:u_programmer\|selected_filter.COLOURSHIFT is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727516288574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727516288574 "|top_level|KEY[2]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1727516288582 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1727516288582 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727516288582 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1727516288582 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1727516288582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.005 " "Worst-case setup slack is 13.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.005               0.000 CLOCK_50  " "   13.005               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516288590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516288598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727516288606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727516288614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.154 " "Worst-case minimum pulse width slack is 9.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.154               0.000 CLOCK_50  " "    9.154               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727516288614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727516288614 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 56.842 ns " "Worst Case Available Settling Time: 56.842 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727516288686 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727516288686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727516289206 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727516289206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5000 " "Peak virtual memory: 5000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727516289318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 19:38:09 2024 " "Processing ended: Sat Sep 28 19:38:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727516289318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727516289318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727516289318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727516289318 ""}
