// Seed: 4059762673
module module_0 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    output wand id_6,
    input tri0 id_7,
    input wire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    output uwire id_19
    , id_22,
    input wand id_20
);
  id_23(
      id_6, 1'b0, 1
  );
  assign id_2 = id_7;
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  tri1 id_3
    , id_5
);
  assign id_0 = 'b0;
  wire  id_6;
  wire  id_7;
  uwire id_8 = 1;
  module_0(
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_2
  );
endmodule
