#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 21 09:13:24 2022
# Process ID: 9324
# Current directory: D:/UCLA/OTHERS/interns/FPGA/half_adder/half_adder.runs/synth_1
# Command line: vivado.exe -log half_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source half_adder.tcl
# Log file: D:/UCLA/OTHERS/interns/FPGA/half_adder/half_adder.runs/synth_1/half_adder.vds
# Journal file: D:/UCLA/OTHERS/interns/FPGA/half_adder/half_adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source half_adder.tcl -notrace
