
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033458                       # Number of seconds simulated
sim_ticks                                 33458457870                       # Number of ticks simulated
final_tick                               604961380989                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117970                       # Simulator instruction rate (inst/s)
host_op_rate                                   151902                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1140317                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912864                       # Number of bytes of host memory used
host_seconds                                 29341.38                       # Real time elapsed on the host
sim_insts                                  3461413208                       # Number of instructions simulated
sim_ops                                    4457027059                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1771264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       492288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       928640                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3198464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1238784                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1238784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13838                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3846                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7255                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24988                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9678                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9678                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52939200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        76513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14713410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27755015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                95595081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        76513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187456                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37024540                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37024540                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37024540                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52939200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        76513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14713410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27755015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              132619621                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80236111                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28434570                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24860474                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801045                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14148928                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13677887                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042025                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56671                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33524024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158210330                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28434570                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15719912                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32565129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8843485                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4083293                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527737                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       717498                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77204656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44639527     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1612917      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951759      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768976      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555962      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745407      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128311      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849719      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13952078     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77204656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354386                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971810                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34580109                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3954502                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31517373                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125659                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7027003                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3097964                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177006230                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7027003                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36036960                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1517100                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435808                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30173281                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2014495                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172327332                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690824                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812168                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228809970                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784341090                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784341090                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79913798                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20330                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5383437                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26503176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5756565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95871                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1834309                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163108974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137675118                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       179098                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48938898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134284309                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77204656                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783249                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841304                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26850782     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14410412     18.67%     53.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12474251     16.16%     69.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7677213      9.94%     79.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8035325     10.41%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722558      6.12%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2092752      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556941      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       384422      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77204656                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541695     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174658     21.36%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101319     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107992421     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085680      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23686347     17.20%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4900749      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137675118                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715875                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817672                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005939                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353551662                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212068145                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133182102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138492790                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338139                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7573105                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          810                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1403210                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7027003                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         926596                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58562                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163128837                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26503176                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5756565                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30416                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020872                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135095799                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22766610                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579319                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27546794                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416725                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4780184                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683728                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133331108                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133182102                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81840519                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199743661                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659877                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409728                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49517812                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70177653                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317967                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32363589     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14851945     21.16%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309832     11.84%     79.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814948      4.01%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2693409      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1117299      1.59%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3001623      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874801      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4150207      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70177653                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4150207                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229156843                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333291540                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3031455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802361                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802361                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246322                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246322                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624924931                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174571065                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182448668                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80236111                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30035057                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24509332                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2003902                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12686973                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11857501                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3105731                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88114                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31117416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             163233096                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30035057                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14963232                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35393720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10448563                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5023869                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15147690                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       770320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     79963023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.523981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44569303     55.74%     55.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2892545      3.62%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4363267      5.46%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3012278      3.77%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2117873      2.65%     71.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2071673      2.59%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1241466      1.55%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2666370      3.33%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17028248     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     79963023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374333                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034409                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32005069                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5242559                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33791886                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       495921                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8427575                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5056191                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195454667                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2410                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8427575                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33790875                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         468747                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2192686                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32465475                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2617654                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189631853                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1098275                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       888675                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    265870497                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    882674698                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    882674698                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163884337                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101986148                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34187                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16326                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7781371                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17409906                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8907137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110985                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2674923                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176796402                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32581                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141289028                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       280573                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58870019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180065238                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     79963023                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766930                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917260                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28830307     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15922732     19.91%     55.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11498536     14.38%     70.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7632231      9.54%     79.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7705262      9.64%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3714261      4.64%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3287627      4.11%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       622120      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       749947      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     79963023                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         768610     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152930     14.13%     85.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160741     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118164015     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1789085      1.27%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16259      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13893964      9.83%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7425705      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141289028                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.760916                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1082289                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    363903940                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    235699463                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137384684                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142371317                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       445837                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6745150                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5898                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          463                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2131165                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8427575                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         241762                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46657                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176828985                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       616328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17409906                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8907137                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16323                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          463                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1219070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1092062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2311132                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138696151                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12991179                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2592876                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20236454                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19713091                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7245275                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728600                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137444357                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137384684                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89006353                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252768008                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712255                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352127                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95313543                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117484070                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59345137                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2019805                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     71535448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.642320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27589614     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20373050     28.48%     67.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7702630     10.77%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4318451      6.04%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3645289      5.10%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1632052      2.28%     91.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1559231      2.18%     93.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1067443      1.49%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3647688      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     71535448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95313543                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117484070                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17440728                       # Number of memory references committed
system.switch_cpus1.commit.loads             10664756                       # Number of loads committed
system.switch_cpus1.commit.membars              16258                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17039576                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105766453                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2427504                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3647688                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           244716967                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          362091470                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 273088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95313543                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117484070                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95313543                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841812                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841812                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187913                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187913                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       622959905                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191028828                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      179725303                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32516                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80236111                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28917753                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23523491                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1931864                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12293025                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11400059                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2976672                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85045                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31984728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             157940049                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28917753                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14376731                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33183926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9916074                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5318593                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15629190                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       766424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78438301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.480644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45254375     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1783154      2.27%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2322086      2.96%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3523198      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3415815      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2599133      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1540536      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2321592      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15678412     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78438301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360408                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.968441                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33046105                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5209884                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31981747                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       249739                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7950824                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4904247                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     188966925                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7950824                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34786550                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         933979                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1731495                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30449840                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2585611                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183482006                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          611                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1116461                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       812102                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    255625656                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    854529792                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    854529792                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159000415                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        96625151                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38916                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21959                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7302138                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17013489                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9017185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       174635                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3092245                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170554106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36994                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137381527                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       253281                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     55448695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    168683192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5950                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78438301                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.751460                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896064                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27386523     34.91%     34.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17195666     21.92%     56.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11148291     14.21%     71.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7550073      9.63%     80.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7073947      9.02%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3778514      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2779275      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       833044      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       692968      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78438301                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         674289     69.30%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             4      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        138444     14.23%     83.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160289     16.47%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114323379     83.22%     83.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1941263      1.41%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15522      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13560092      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7541271      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137381527                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.712216                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             973026                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007083                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354427661                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    226040573                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133526488                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138354553                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       464127                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6521188                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1962                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          813                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2292476                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          510                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7950824                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         549123                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90223                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170591100                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1116889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17013489                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9017185                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21472                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         68284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          813                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1182934                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1086221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2269155                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134748415                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12762722                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2633111                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20136822                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18873531                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7374100                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.679399                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133561471                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133526488                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85791304                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        240947412                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.664169                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356058                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93120448                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114448416                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56142865                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1963723                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70487477                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623670                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150048                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27303471     38.74%     38.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20199906     28.66%     67.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7430419     10.54%     77.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4256179      6.04%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3559277      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1775514      2.52%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1725464      2.45%     93.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       746303      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3490944      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70487477                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93120448                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114448416                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17217007                       # Number of memory references committed
system.switch_cpus2.commit.loads             10492298                       # Number of loads committed
system.switch_cpus2.commit.membars              15522                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16415219                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103159024                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2335253                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3490944                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           237587814                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          349137595                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1797810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93120448                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114448416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93120448                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861638                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861638                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.160580                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.160580                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       606375227                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184425817                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174519424                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31044                       # number of misc regfile writes
system.l20.replacements                         13854                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215029                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24094                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.924587                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.829574                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.256877                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5366.938940                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4666.974609                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019319                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000806                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.524115                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.455759                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35732                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35732                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9374                       # number of Writeback hits
system.l20.Writeback_hits::total                 9374                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35732                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35732                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35732                       # number of overall hits
system.l20.overall_hits::total                  35732                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13838                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13854                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13838                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13854                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13838                       # number of overall misses
system.l20.overall_misses::total                13854                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2882350                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1775454453                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1778336803                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2882350                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1775454453                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1778336803                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2882350                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1775454453                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1778336803                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49570                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49586                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9374                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9374                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49570                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49586                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49570                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49586                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279161                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279393                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279161                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279393                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279161                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279393                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 180146.875000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128302.822156                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128362.696911                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 180146.875000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128302.822156                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128362.696911                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 180146.875000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128302.822156                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128362.696911                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2208                       # number of writebacks
system.l20.writebacks::total                     2208                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13838                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13854                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13838                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13854                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13838                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13854                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2729057                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1644697047                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1647426104                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2729057                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1644697047                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1647426104                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2729057                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1644697047                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1647426104                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279161                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279393                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279161                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279393                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279161                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279393                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 170566.062500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118853.667221                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118913.389923                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 170566.062500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118853.667221                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118913.389923                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 170566.062500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118853.667221                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118913.389923                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3866                       # number of replacements
system.l21.tagsinuse                     10239.890603                       # Cycle average of tags in use
system.l21.total_refs                          341215                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14106                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.189352                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          465.749488                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.942838                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1758.739416                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    2                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7996.458860                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.045483                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001655                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.171752                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000195                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.780904                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999989                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27775                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27775                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9170                       # number of Writeback hits
system.l21.Writeback_hits::total                 9170                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27775                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27775                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27775                       # number of overall hits
system.l21.overall_hits::total                  27775                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3827                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3847                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3846                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3866                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3846                       # number of overall misses
system.l21.overall_misses::total                 3866                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2587394                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    522654370                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      525241764                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3004026                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3004026                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2587394                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    525658396                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       528245790                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2587394                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    525658396                       # number of overall miss cycles
system.l21.overall_miss_latency::total      528245790                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           20                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        31602                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              31622                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9170                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9170                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           20                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        31621                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               31641                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           20                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        31621                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              31641                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121100                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121656                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121628                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122183                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121628                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122183                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 129369.700000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 136570.256075                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 136532.821419                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 158106.631579                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 158106.631579                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 129369.700000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 136676.650026                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 136638.848939                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 129369.700000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 136676.650026                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 136638.848939                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2532                       # number of writebacks
system.l21.writebacks::total                     2532                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3827                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3847                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3846                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3866                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3846                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3866                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2400413                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    486501342                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    488901755                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2823741                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2823741                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2400413                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    489325083                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    491725496                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2400413                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    489325083                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    491725496                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121100                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121656                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121628                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122183                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121628                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122183                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120020.650000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127123.423569                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127086.497271                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 148617.947368                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 148617.947368                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120020.650000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127229.610764                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127192.316606                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120020.650000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127229.610764                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127192.316606                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7269                       # number of replacements
system.l22.tagsinuse                     12287.989994                       # Cycle average of tags in use
system.l22.total_refs                          634003                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19557                       # Sample count of references to valid blocks.
system.l22.avg_refs                         32.418213                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          865.542165                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.140871                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3386.826854                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8025.480104                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.070438                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000825                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.275621                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.653115                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        41182                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  41182                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24164                       # number of Writeback hits
system.l22.Writeback_hits::total                24164                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        41182                       # number of demand (read+write) hits
system.l22.demand_hits::total                   41182                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        41182                       # number of overall hits
system.l22.overall_hits::total                  41182                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7254                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7267                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7255                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7268                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7255                       # number of overall misses
system.l22.overall_misses::total                 7268                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2144476                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    963303405                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      965447881                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data        95131                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total        95131                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2144476                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    963398536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       965543012                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2144476                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    963398536                       # number of overall miss cycles
system.l22.overall_miss_latency::total      965543012                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        48436                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              48449                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24164                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24164                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        48437                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               48450                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        48437                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              48450                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.149765                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.149993                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.149782                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.150010                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.149782                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.150010                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 164959.692308                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 132796.168321                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 132853.705931                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data        95131                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total        95131                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 164959.692308                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 132790.976706                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 132848.515685                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 164959.692308                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 132790.976706                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 132848.515685                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4938                       # number of writebacks
system.l22.writebacks::total                     4938                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7254                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7267                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7255                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7268                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7255                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7268                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2021822                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    894794717                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    896816539                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data        85801                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total        85801                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2021822                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    894880518                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    896902340                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2021822                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    894880518                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    896902340                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.149765                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.149993                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.149782                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.150010                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.149782                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.150010                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155524.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123351.904742                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 123409.459062                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        85801                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total        85801                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 155524.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 123346.728877                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 123404.284535                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 155524.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 123346.728877                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 123404.284535                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.692657                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559832                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872117.554328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.692657                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025148                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869700                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527718                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527718                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527718                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527718                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527718                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527718                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3777802                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3777802                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3777802                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3777802                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3777802                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3777802                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527737                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527737                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527737                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527737                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198831.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198831.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198831.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198831.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198831.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198831.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2911297                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2911297                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2911297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2911297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2911297                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2911297                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181956.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 181956.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 181956.062500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 181956.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 181956.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 181956.062500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49570                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246450831                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49826                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4946.229499                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.136000                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.864000                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824750                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175250                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20668063                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20668063                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25001555                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25001555                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25001555                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25001555                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157128                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157128                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157128                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157128                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157128                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12353142895                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12353142895                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12353142895                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12353142895                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12353142895                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12353142895                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20825191                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20825191                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25158683                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25158683                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25158683                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25158683                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006245                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006245                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006245                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006245                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78618.342339                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78618.342339                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78618.342339                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78618.342339                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78618.342339                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78618.342339                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9374                       # number of writebacks
system.cpu0.dcache.writebacks::total             9374                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107558                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107558                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107558                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107558                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49570                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49570                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49570                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2035870542                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2035870542                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2035870542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2035870542                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2035870542                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2035870542                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41070.618156                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41070.618156                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41070.618156                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41070.618156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41070.618156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41070.618156                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.789964                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1103088952                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2367143.673820                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.789964                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028510                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743253                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15147665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15147665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15147665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15147665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15147665                       # number of overall hits
system.cpu1.icache.overall_hits::total       15147665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.cpu1.icache.overall_misses::total           25                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3393062                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3393062                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3393062                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3393062                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3393062                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3393062                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15147690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15147690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15147690                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15147690                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15147690                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15147690                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 135722.480000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 135722.480000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 135722.480000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 135722.480000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 135722.480000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 135722.480000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2610566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2610566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2610566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2610566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2610566                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2610566                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130528.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 130528.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 130528.300000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 130528.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 130528.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 130528.300000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 31621                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176252851                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31877                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5529.154281                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.930474                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.069526                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902072                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097928                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9891594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9891594                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6743037                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6743037                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16293                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16293                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16258                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16258                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16634631                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16634631                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16634631                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16634631                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        63685                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        63685                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        63833                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         63833                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        63833                       # number of overall misses
system.cpu1.dcache.overall_misses::total        63833                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2232369027                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2232369027                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     25060361                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25060361                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2257429388                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2257429388                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2257429388                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2257429388                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9955279                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9955279                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6743185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6743185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16698464                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16698464                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16698464                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16698464                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006397                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003823                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003823                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003823                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35053.293978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35053.293978                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 169326.763514                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 169326.763514                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35364.613726                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35364.613726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35364.613726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35364.613726                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        52501                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        52501                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9170                       # number of writebacks
system.cpu1.dcache.writebacks::total             9170                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        32083                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        32083                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          129                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        32212                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        32212                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        32212                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        32212                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        31602                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        31602                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        31621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        31621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        31621                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        31621                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    741204450                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    741204450                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3041017                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3041017                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    744245467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    744245467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    744245467                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    744245467                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23454.352573                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23454.352573                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 160053.526316                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 160053.526316                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23536.430442                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23536.430442                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23536.430442                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23536.430442                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996994                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100682364                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219117.669355                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996994                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15629169                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15629169                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15629169                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15629169                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15629169                       # number of overall hits
system.cpu2.icache.overall_hits::total       15629169                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3155250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3155250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3155250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3155250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3155250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3155250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15629190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15629190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15629190                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15629190                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15629190                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15629190                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       150250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       150250                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       150250                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       150250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       150250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       150250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2157476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2157476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2157476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2157476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2157476                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2157476                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165959.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165959.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165959.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 48437                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               185513379                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 48693                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3809.857248                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.572365                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.427635                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912392                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087608                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9711241                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9711241                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6688968                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6688968                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16469                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16469                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15522                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15522                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16400209                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16400209                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16400209                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16400209                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122774                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122774                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3796                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3796                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       126570                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        126570                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       126570                       # number of overall misses
system.cpu2.dcache.overall_misses::total       126570                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5882143584                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5882143584                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    433404387                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    433404387                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6315547971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6315547971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6315547971                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6315547971                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9834015                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9834015                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6692764                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6692764                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15522                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15522                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16526779                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16526779                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16526779                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16526779                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012485                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012485                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000567                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000567                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007658                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007658                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007658                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007658                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 47910.335934                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47910.335934                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 114173.969178                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 114173.969178                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 49897.669045                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49897.669045                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 49897.669045                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49897.669045                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2422704                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 89729.777778                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24164                       # number of writebacks
system.cpu2.dcache.writebacks::total            24164                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        74338                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        74338                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3795                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3795                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        78133                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        78133                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        78133                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        78133                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        48436                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        48436                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        48437                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        48437                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        48437                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        48437                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1308779543                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1308779543                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        96131                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        96131                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1308875674                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1308875674                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1308875674                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1308875674                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002931                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002931                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27020.801532                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27020.801532                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        96131                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        96131                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27022.228338                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27022.228338                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27022.228338                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27022.228338                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
