#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 18 18:26:05 2020
# Process ID: 36432
# Current directory: E:/wb_soc_soccom/wb_soc_soccom.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/wb_soc_soccom/wb_soc_soccom.runs/synth_1/top.vds
# Journal file: E:/wb_soc_soccom/wb_soc_soccom.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xczu7ev-ffvf1517-1LV-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8252 
WARNING: [Synth 8-2507] parameter declaration becomes local in des3_top with formal parameter declaration list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/des3_top.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in des3_top with formal parameter declaration list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/des3_top.v:19]
WARNING: [Synth 8-2490] overwriting previous definition of module memMod [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:774]
WARNING: [Synth 8-2490] overwriting previous definition of module memMod_dist [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
WARNING: [Synth 8-2490] overwriting previous definition of module shiftRegFIFO [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
WARNING: [Synth 8-2490] overwriting previous definition of module nextReg [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:840]
WARNING: [Synth 8-2490] overwriting previous definition of module multfix [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4571]
WARNING: [Synth 8-2490] overwriting previous definition of module addfxp [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4597]
WARNING: [Synth 8-2490] overwriting previous definition of module subfxp [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4619]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 375.629 ; gain = 114.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:1]
	Parameter NR_MASTERS bound to: 1 - type: integer 
	Parameter NR_SLAVES bound to: 10 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
	Parameter S5 bound to: 5 - type: integer 
	Parameter S6 bound to: 6 - type: integer 
	Parameter S7 bound to: 7 - type: integer 
	Parameter S8 bound to: 8 - type: integer 
	Parameter S9 bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_top' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_top.v:9]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_192' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:19]
INFO: [Synth 8-6157] synthesizing module 'expand_key_type_D_192' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:234]
INFO: [Synth 8-6157] synthesizing module 'S4' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:36]
INFO: [Synth 8-6157] synthesizing module 'S' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:70]
INFO: [Synth 8-6155] done synthesizing module 'S' (1#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:70]
INFO: [Synth 8-6155] done synthesizing module 'S4' (2#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:36]
INFO: [Synth 8-6155] done synthesizing module 'expand_key_type_D_192' (3#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:234]
INFO: [Synth 8-6157] synthesizing module 'expand_key_type_B_192' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:149]
INFO: [Synth 8-6155] done synthesizing module 'expand_key_type_B_192' (4#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:149]
INFO: [Synth 8-6157] synthesizing module 'expand_key_type_A_192' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:99]
INFO: [Synth 8-6155] done synthesizing module 'expand_key_type_A_192' (5#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:99]
INFO: [Synth 8-6157] synthesizing module 'expand_key_type_C_192' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:188]
INFO: [Synth 8-6155] done synthesizing module 'expand_key_type_C_192' (6#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:188]
INFO: [Synth 8-6157] synthesizing module 'one_round' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/round.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_lookup' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:19]
INFO: [Synth 8-6157] synthesizing module 'T' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:51]
INFO: [Synth 8-6157] synthesizing module 'xS' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:341]
INFO: [Synth 8-6155] done synthesizing module 'xS' (7#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:341]
INFO: [Synth 8-6155] done synthesizing module 'T' (8#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:51]
INFO: [Synth 8-6155] done synthesizing module 'table_lookup' (9#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/table.v:19]
INFO: [Synth 8-6155] done synthesizing module 'one_round' (10#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/round.v:20]
INFO: [Synth 8-6157] synthesizing module 'final_round' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/round.v:53]
INFO: [Synth 8-6155] done synthesizing module 'final_round' (11#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/round.v:53]
INFO: [Synth 8-6155] done synthesizing module 'aes_192' (12#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_192.v:19]
INFO: [Synth 8-6155] done synthesizing module 'aes_top' (13#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/aes/aes_top.v:9]
WARNING: [Synth 8-350] instance 'aes_top_inst' of module 'aes_top' requires 12 connections, but only 11 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:132]
INFO: [Synth 8-6157] synthesizing module 'wbram' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/ram/wbram.v:1]
	Parameter depth bound to: 256 - type: integer 
	Parameter memfile bound to: (null) - type: string 
	Parameter VERBOSE bound to: 0 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/ram/wbram.v:24]
WARNING: [Synth 8-6014] Unused sequential element tests_passed_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/ram/wbram.v:74]
INFO: [Synth 8-6155] done synthesizing module 'wbram' (14#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/ram/wbram.v:1]
INFO: [Synth 8-6157] synthesizing module 'picorv32_top' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32_top.v:6]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b0 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WBSTART bound to: 2'b01 
	Parameter WBEND bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'picorv32' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:57]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b0 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 32 - type: integer 
	Parameter regindex_bits bound to: 5 - type: integer 
	Parameter WITH_PCPI bound to: 1'b0 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:389]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1103]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1233]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1233]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1250]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1250]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1250]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1296]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1296]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1296]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1467]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1467]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1479]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1479]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1479]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1565]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1565]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1565]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1565]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1565]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1565]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1609]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1609]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1717]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1748]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1818]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1818]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1826]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1826]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1841]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1841]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1866]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1866]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1883]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1883]
WARNING: [Synth 8-6014] Unused sequential element mem_la_firstword_reg_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:378]
WARNING: [Synth 8-6014] Unused sequential element last_mem_valid_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:379]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:419]
WARNING: [Synth 8-6014] Unused sequential element mem_la_secondword_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:557]
WARNING: [Synth 8-6014] Unused sequential element prefetched_high_word_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:558]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:763]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:764]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:765]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:766]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:767]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:768]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:769]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:772]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:777]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:778]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:780]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:783]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:784]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:785]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:789]
WARNING: [Synth 8-6014] Unused sequential element clear_prefetched_high_word_q_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1274]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1381]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1382]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1383]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1385]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1388]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1389]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1392]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1393]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1394]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1395]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1415]
WARNING: [Synth 8-6014] Unused sequential element decoder_trigger_q_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1428]
WARNING: [Synth 8-6014] Unused sequential element decoder_pseudo_trigger_q_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1430]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1446]
WARNING: [Synth 8-6014] Unused sequential element irq_active_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1452]
WARNING: [Synth 8-6014] Unused sequential element irq_delay_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1453]
WARNING: [Synth 8-6014] Unused sequential element irq_mask_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1454]
WARNING: [Synth 8-6014] Unused sequential element irq_state_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1456]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1458]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1476]
WARNING: [Synth 8-6014] Unused sequential element irq_pending_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1937]
INFO: [Synth 8-4471] merging register 'trace_valid_reg' into 'do_waitirq_reg' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1433]
WARNING: [Synth 8-6014] Unused sequential element trace_valid_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1433]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (15#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:57]
WARNING: [Synth 8-350] instance 'picorv32_core' of module 'picorv32' requires 27 connections, but only 22 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32_top.v:130]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_top' (16#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32_top.v:6]
WARNING: [Synth 8-350] instance 'picorv32_top_inst' of module 'picorv32_top' requires 24 connections, but only 10 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
INFO: [Synth 8-6157] synthesizing module 'des3_top' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/des3_top.v:9]
	Parameter remove_parity_bits bound to: 0 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'des3' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/des3.v:35]
INFO: [Synth 8-6157] synthesizing module 'crp' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/crp.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox1' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox1.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox1.v:44]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox1.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sbox1' (17#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox1.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox2' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox2.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox2.v:44]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox2.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sbox2' (18#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox2.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox3' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox3.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox3.v:44]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox3.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sbox3' (19#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox3.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox4' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox4.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox4.v:44]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox4.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sbox4' (20#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox4.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox5' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox5.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox5.v:44]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox5.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sbox5' (21#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox5.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox6' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox6.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox6.v:44]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox6.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sbox6' (22#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox6.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox7' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox7.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox7.v:44]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox7.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sbox7' (23#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox7.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox8' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox8.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox8.v:44]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox8.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sbox8' (24#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox8.v:35]
INFO: [Synth 8-6155] done synthesizing module 'crp' (25#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/crp.v:35]
INFO: [Synth 8-6157] synthesizing module 'key_sel3' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/key_sel3.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/key_sel3.v:52]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/key_sel3.v:52]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/key_sel3.v:75]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/key_sel3.v:75]
INFO: [Synth 8-6155] done synthesizing module 'key_sel3' (26#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/key_sel3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'des3' (27#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/des3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'des3_top' (28#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/des3_top.v:9]
WARNING: [Synth 8-350] instance 'des3_top_inst' of module 'des3_top' requires 12 connections, but only 11 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:178]
INFO: [Synth 8-6157] synthesizing module 'sha256_top' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256_top.v:9]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256.v:44]
	Parameter SHA256_H0_0 bound to: 1779033703 - type: integer 
	Parameter SHA256_H0_1 bound to: -1150833019 - type: integer 
	Parameter SHA256_H0_2 bound to: 1013904242 - type: integer 
	Parameter SHA256_H0_3 bound to: -1521486534 - type: integer 
	Parameter SHA256_H0_4 bound to: 1359893119 - type: integer 
	Parameter SHA256_H0_5 bound to: -1694144372 - type: integer 
	Parameter SHA256_H0_6 bound to: 528734635 - type: integer 
	Parameter SHA256_H0_7 bound to: 1541459225 - type: integer 
	Parameter SHA256_ROUNDS bound to: 63 - type: integer 
	Parameter CTRL_IDLE bound to: 0 - type: integer 
	Parameter CTRL_ROUNDS bound to: 1 - type: integer 
	Parameter CTRL_DONE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256_k_constants' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256_k_constants.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sha256_k_constants' (29#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256_k_constants.v:39]
INFO: [Synth 8-6157] synthesizing module 'sha256_w_mem' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256_w_mem.v:40]
	Parameter CTRL_IDLE bound to: 0 - type: integer 
	Parameter CTRL_UPDATE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256_w_mem.v:311]
INFO: [Synth 8-6155] done synthesizing module 'sha256_w_mem' (30#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256_w_mem.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256.v:455]
INFO: [Synth 8-6155] done synthesizing module 'sha256' (31#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top' (32#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/sha256/sha256_top.v:9]
WARNING: [Synth 8-350] instance 'sha256_top_inst' of module 'sha256_top' requires 12 connections, but only 11 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:195]
INFO: [Synth 8-6157] synthesizing module 'fir_top' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/fir_top.v:9]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIR_filter' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:13]
INFO: [Synth 8-6157] synthesizing module 'FIR_filter_firBlock_left' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:174]
INFO: [Synth 8-6157] synthesizing module 'FIR_filter_firBlock_left_MultiplyBlock' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:71]
INFO: [Synth 8-6155] done synthesizing module 'FIR_filter_firBlock_left_MultiplyBlock' (33#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:71]
INFO: [Synth 8-6155] done synthesizing module 'FIR_filter_firBlock_left' (34#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:174]
INFO: [Synth 8-6157] synthesizing module 'FIR_filter_firBlock_right' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:340]
INFO: [Synth 8-6157] synthesizing module 'FIR_filter_firBlock_right_MultiplyBlock' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:253]
INFO: [Synth 8-6155] done synthesizing module 'FIR_filter_firBlock_right_MultiplyBlock' (35#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:253]
INFO: [Synth 8-6155] done synthesizing module 'FIR_filter_firBlock_right' (36#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:340]
INFO: [Synth 8-6155] done synthesizing module 'FIR_filter' (37#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/FIR_filter.v:13]
WARNING: [Synth 8-6014] Unused sequential element data_In_write_r_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/fir_top.v:113]
INFO: [Synth 8-6155] done synthesizing module 'fir_top' (38#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/fir/fir_top.v:9]
WARNING: [Synth 8-350] instance 'fir_top_inst' of module 'fir_top' requires 12 connections, but only 11 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:212]
INFO: [Synth 8-6157] synthesizing module 'idft_top_top' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top_top.v:9]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'idft_top' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:87]
INFO: [Synth 8-6157] synthesizing module 'rc7079' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:360]
INFO: [Synth 8-6157] synthesizing module 'perm7077' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:474]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO' (39#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized0' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized0' (39#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-6157] synthesizing module 'memMod_dist' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
	Parameter depth bound to: 64 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter logDepth bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memMod_dist' (40#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
INFO: [Synth 8-6157] synthesizing module 'nextReg' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:840]
	Parameter depth bound to: 31 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nextReg' (41#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:840]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized1' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized1' (41#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-6157] synthesizing module 'nextReg__parameterized0' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:840]
	Parameter depth bound to: 32 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nextReg__parameterized0' (41#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:840]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized2' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 31 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized2' (41#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized3' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized3' (41#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:616]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:654]
INFO: [Synth 8-6157] synthesizing module 'swNet7077' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:399]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'swNet7077' (42#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:399]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:694]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:732]
INFO: [Synth 8-6155] done synthesizing module 'perm7077' (43#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:474]
INFO: [Synth 8-6155] done synthesizing module 'rc7079' (44#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:360]
INFO: [Synth 8-6157] synthesizing module 'codeBlock7081' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:871]
INFO: [Synth 8-6157] synthesizing module 'addfxp' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4597]
	Parameter width bound to: 16 - type: integer 
	Parameter cycles bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addfxp' (45#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4597]
INFO: [Synth 8-6157] synthesizing module 'subfxp' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4619]
	Parameter width bound to: 16 - type: integer 
	Parameter cycles bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'subfxp' (46#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4619]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock7081' (47#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:871]
INFO: [Synth 8-6157] synthesizing module 'rc7163' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:944]
INFO: [Synth 8-6157] synthesizing module 'perm7161' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1028]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter addrbits bound to: 1 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memMod_dist__parameterized0' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter logDepth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memMod_dist__parameterized0' (47#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized4' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized4' (47#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1170]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1178]
INFO: [Synth 8-6157] synthesizing module 'swNet7161' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:983]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'swNet7161' (48#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:983]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1188]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1196]
INFO: [Synth 8-6155] done synthesizing module 'perm7161' (49#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1028]
INFO: [Synth 8-6155] done synthesizing module 'rc7163' (50#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:944]
INFO: [Synth 8-6157] synthesizing module 'DirSum_7344' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1208]
INFO: [Synth 8-6157] synthesizing module 'codeBlock7166' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1294]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized5' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized5' (50#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-6157] synthesizing module 'D18_7334' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1252]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1261]
INFO: [Synth 8-6155] done synthesizing module 'D18_7334' (51#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1252]
INFO: [Synth 8-6157] synthesizing module 'D20_7342' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1272]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1281]
INFO: [Synth 8-6155] done synthesizing module 'D20_7342' (52#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1272]
INFO: [Synth 8-6157] synthesizing module 'multfix' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4571]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CYCLES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multfix' (53#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4571]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock7166' (54#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1294]
INFO: [Synth 8-6155] done synthesizing module 'DirSum_7344' (55#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1208]
INFO: [Synth 8-6157] synthesizing module 'codeBlock7347' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1441]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock7347' (56#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1441]
INFO: [Synth 8-6157] synthesizing module 'rc7429' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1514]
INFO: [Synth 8-6157] synthesizing module 'perm7427' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1600]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter addrbits bound to: 2 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memMod_dist__parameterized1' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter logDepth bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memMod_dist__parameterized1' (56#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized6' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized6' (56#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1742]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1752]
INFO: [Synth 8-6157] synthesizing module 'swNet7427' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1553]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'swNet7427' (57#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1553]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1764]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1774]
INFO: [Synth 8-6155] done synthesizing module 'perm7427' (58#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1600]
INFO: [Synth 8-6155] done synthesizing module 'rc7429' (59#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1514]
INFO: [Synth 8-6157] synthesizing module 'DirSum_7618' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1788]
INFO: [Synth 8-6157] synthesizing module 'codeBlock7432' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1878]
INFO: [Synth 8-6157] synthesizing module 'D14_7604' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1832]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1841]
INFO: [Synth 8-6155] done synthesizing module 'D14_7604' (60#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1832]
INFO: [Synth 8-6157] synthesizing module 'D16_7616' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1854]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1863]
INFO: [Synth 8-6155] done synthesizing module 'D16_7616' (61#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1854]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock7432' (62#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1878]
INFO: [Synth 8-6155] done synthesizing module 'DirSum_7618' (63#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:1788]
INFO: [Synth 8-6157] synthesizing module 'codeBlock7621' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2025]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock7621' (64#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2025]
INFO: [Synth 8-6157] synthesizing module 'rc7703' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2098]
INFO: [Synth 8-6157] synthesizing module 'perm7701' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2188]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter addrbits bound to: 3 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memMod_dist__parameterized2' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memMod_dist__parameterized2' (64#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized7' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized7' (64#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized8' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized8' (64#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2330]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2344]
INFO: [Synth 8-6157] synthesizing module 'swNet7701' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2137]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'swNet7701' (65#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2137]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2360]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'perm7701' (66#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2188]
INFO: [Synth 8-6155] done synthesizing module 'rc7703' (67#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2098]
INFO: [Synth 8-6157] synthesizing module 'DirSum_7908' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2392]
INFO: [Synth 8-6157] synthesizing module 'codeBlock7706' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2490]
INFO: [Synth 8-6157] synthesizing module 'D10_7886' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2436]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2445]
INFO: [Synth 8-6155] done synthesizing module 'D10_7886' (68#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2436]
INFO: [Synth 8-6157] synthesizing module 'D12_7906' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2462]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2471]
INFO: [Synth 8-6155] done synthesizing module 'D12_7906' (69#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2462]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock7706' (70#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2490]
INFO: [Synth 8-6155] done synthesizing module 'DirSum_7908' (71#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2392]
INFO: [Synth 8-6157] synthesizing module 'codeBlock7911' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2637]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock7911' (72#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2637]
INFO: [Synth 8-6157] synthesizing module 'rc7993' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2710]
INFO: [Synth 8-6157] synthesizing module 'perm7991' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2808]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter addrbits bound to: 4 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memMod_dist__parameterized3' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memMod_dist__parameterized3' (72#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:798]
INFO: [Synth 8-6157] synthesizing module 'nextReg__parameterized1' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:840]
	Parameter depth bound to: 15 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nextReg__parameterized1' (72#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:840]
INFO: [Synth 8-6157] synthesizing module 'nextReg__parameterized2' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:840]
	Parameter depth bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nextReg__parameterized2' (72#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:840]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized9' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 15 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized9' (72#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO__parameterized10' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO__parameterized10' (72#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:820]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2950]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2972]
INFO: [Synth 8-6157] synthesizing module 'swNet7991' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2749]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'swNet7991' (73#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2749]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2996]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3018]
INFO: [Synth 8-6155] done synthesizing module 'perm7991' (74#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2808]
INFO: [Synth 8-6155] done synthesizing module 'rc7993' (75#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:2710]
INFO: [Synth 8-6157] synthesizing module 'DirSum_8230' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3044]
INFO: [Synth 8-6157] synthesizing module 'codeBlock7996' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3158]
INFO: [Synth 8-6157] synthesizing module 'D6_8192' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3088]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3097]
INFO: [Synth 8-6155] done synthesizing module 'D6_8192' (76#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3088]
INFO: [Synth 8-6157] synthesizing module 'D8_8228' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3122]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3131]
INFO: [Synth 8-6155] done synthesizing module 'D8_8228' (77#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3122]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock7996' (78#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3158]
INFO: [Synth 8-6155] done synthesizing module 'DirSum_8230' (79#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3044]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock8233' (80#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3305]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3634]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3672]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'swNet8313' (81#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3417]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3712]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3750]
INFO: [Synth 8-6155] done synthesizing module 'perm8313' (82#1) [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3492]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3845]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:3895]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4414]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4452]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4492]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top.v:4530]
WARNING: [Synth 8-350] instance 'idft_top_top_inst' of module 'idft_top_top' requires 12 connections, but only 11 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:229]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:616]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:654]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:694]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:732]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter addrbits bound to: 1 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1170]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1178]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1188]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1196]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1261]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1281]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter addrbits bound to: 2 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1742]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1752]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1764]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1774]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1841]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:1863]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter addrbits bound to: 3 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:2330]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:2344]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:2360]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:2374]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:2445]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:2471]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter addrbits bound to: 4 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:2950]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:2972]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:2996]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:3018]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:3097]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:3131]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:3634]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:3672]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:3712]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:3750]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:3845]
INFO: [Synth 8-226] default block is never used [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:3895]
	Parameter width bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:4414]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:4452]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:4492]
INFO: [Synth 8-155] case statement is not full and has no default [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top.v:4530]
WARNING: [Synth 8-350] instance 'dft_top_top_inst' of module 'dft_top_top' requires 12 connections, but only 11 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:246]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter SALT_A bound to: 1732584193 - type: integer 
	Parameter SALT_B bound to: -271733879 - type: integer 
	Parameter SALT_C bound to: -1732584194 - type: integer 
	Parameter SALT_D bound to: 271733878 - type: integer 
	Parameter ONE bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter IDLE_BIT bound to: 0 - type: integer 
	Parameter IDLE bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ROUND1_BIT bound to: 1 - type: integer 
	Parameter ROUND1 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ROUND2_BIT bound to: 2 - type: integer 
	Parameter ROUND2 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ROUND3_BIT bound to: 3 - type: integer 
	Parameter ROUND3 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ROUND4_BIT bound to: 4 - type: integer 
	Parameter ROUND4 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter FINISH_OFF_BIT bound to: 5 - type: integer 
	Parameter FINISH_OFF bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter TURN_ARND_BIT bound to: 6 - type: integer 
	Parameter TURN_ARND bound to: 72'b000000000000000000000000000000000000000000000000000000000000000001000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:293]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:293]
WARNING: [Synth 8-567] referenced signal 'm0' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm1' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm2' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm3' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm4' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm5' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm6' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm7' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm8' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm9' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm10' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm11' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm12' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm13' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm14' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-567] referenced signal 'm15' should be on the sensitivity list [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham.v:261]
WARNING: [Synth 8-350] instance 'md5_top_inst' of module 'md5_top' requires 12 connections, but only 11 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:263]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element data_In_write_r_reg was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/iir/iir_top.v:113]
WARNING: [Synth 8-350] instance 'iir_top_inst' of module 'iir_top' requires 12 connections, but only 11 given [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:280]
	Parameter SIM bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter SIM bound to: 0 - type: integer 
	Parameter SIM bound to: 0 - type: integer 
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:47]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:47]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:47]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:47]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:47]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:47]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
	Parameter MASTERS bound to: 1 - type: integer 
	Parameter SLAVES bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S0_ENABLE bound to: 1'b1 
	Parameter S0_RANGE_WIDTH bound to: 27 - type: integer 
	Parameter S0_RANGE_MATCH bound to: 0 - type: integer 
	Parameter S1_ENABLE bound to: 1'b1 
	Parameter S1_RANGE_WIDTH bound to: 27 - type: integer 
	Parameter S1_RANGE_MATCH bound to: 75497472 - type: integer 
	Parameter S2_ENABLE bound to: 1'b0 
	Parameter S2_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S2_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S3_ENABLE bound to: 1'b0 
	Parameter S3_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S3_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S4_ENABLE bound to: 1'b0 
	Parameter S4_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S4_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S5_ENABLE bound to: 1'b0 
	Parameter S5_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S5_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S6_ENABLE bound to: 1'b0 
	Parameter S6_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S6_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S7_ENABLE bound to: 1'b0 
	Parameter S7_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S7_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S8_ENABLE bound to: 1'b0 
	Parameter S8_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S8_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S9_ENABLE bound to: 1'b0 
	Parameter S9_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S9_RANGE_MATCH bound to: 1 - type: integer 
	Parameter SEL_WIDTH bound to: 4 - type: integer 
	Parameter MASTERS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SEL_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_mux.sv:133]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_mux.sv:134]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:47]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:47]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/header/wb_soc_functions.sv:49]
	Parameter SLAVES bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SEL_WIDTH bound to: 4 - type: integer 
	Parameter S0_ENABLE bound to: 1'b1 
	Parameter S0_RANGE_WIDTH bound to: 27 - type: integer 
	Parameter S0_RANGE_MATCH bound to: 0 - type: integer 
	Parameter S1_ENABLE bound to: 1'b1 
	Parameter S1_RANGE_WIDTH bound to: 27 - type: integer 
	Parameter S1_RANGE_MATCH bound to: 75497472 - type: integer 
	Parameter S2_ENABLE bound to: 1'b0 
	Parameter S2_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S2_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S3_ENABLE bound to: 1'b0 
	Parameter S3_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S3_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S4_ENABLE bound to: 1'b0 
	Parameter S4_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S4_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S5_ENABLE bound to: 1'b0 
	Parameter S5_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S5_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S6_ENABLE bound to: 1'b0 
	Parameter S6_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S6_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S7_ENABLE bound to: 1'b0 
	Parameter S7_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S7_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S8_ENABLE bound to: 1'b0 
	Parameter S8_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S8_RANGE_MATCH bound to: 1 - type: integer 
	Parameter S9_ENABLE bound to: 1'b0 
	Parameter S9_RANGE_WIDTH bound to: 1 - type: integer 
	Parameter S9_RANGE_MATCH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net busms_adr_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:32]
WARNING: [Synth 8-3848] Net busms_dat_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:34]
WARNING: [Synth 8-3848] Net busms_cyc_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:33]
WARNING: [Synth 8-3848] Net busms_stb_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:36]
WARNING: [Synth 8-3848] Net busms_sel_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:35]
WARNING: [Synth 8-3848] Net busms_we_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:37]
WARNING: [Synth 8-3848] Net busms_cti_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:39]
WARNING: [Synth 8-3848] Net busms_bte_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:40]
WARNING: [Synth 8-3848] Net bussl_err_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:57]
WARNING: [Synth 8-3848] Net bussl_err_o[2] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:57]
WARNING: [Synth 8-3848] Net bussl_rty_o[0] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3848] Net bussl_rty_o[1] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3848] Net bussl_rty_o[2] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3848] Net bussl_rty_o[3] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3848] Net bussl_rty_o[4] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3848] Net bussl_rty_o[5] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3848] Net bussl_rty_o[6] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3848] Net bussl_rty_o[7] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3848] Net bussl_rty_o[8] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3848] Net bussl_rty_o[9] in module/entity top does not have driver. [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:56]
WARNING: [Synth 8-3331] design wb_decode has unconnected port clk_i
WARNING: [Synth 8-3331] design wb_decode has unconnected port rst_i
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[319]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[318]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[317]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[316]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[315]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[314]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[313]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[312]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[311]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[310]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[309]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[308]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[307]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[306]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[305]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[304]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[303]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[302]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[301]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[300]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[299]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[298]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[297]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[296]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[295]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[294]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[293]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[292]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[291]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[290]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[289]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[288]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[287]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[286]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[285]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[284]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[283]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[282]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[281]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[280]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[279]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[278]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[277]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[276]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[275]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[274]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[273]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[272]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[271]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[270]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[269]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[268]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[267]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[266]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[265]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[264]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[263]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[262]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[261]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[260]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[259]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[258]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[257]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[256]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[255]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[254]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[253]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[252]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[251]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[250]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[249]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[248]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[247]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[246]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[245]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[244]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[243]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[242]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[241]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[240]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[239]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[238]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[237]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[236]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[235]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[234]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[233]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[232]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[231]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[230]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[229]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[228]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[227]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[226]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[225]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[224]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[223]
WARNING: [Synth 8-3331] design wb_decode has unconnected port s_dat_i[222]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 547.469 ; gain = 285.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_wr to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[31] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[30] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[29] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[28] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[27] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[26] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[25] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[24] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[23] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[22] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[21] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[20] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[19] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[18] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[17] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[16] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[15] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[14] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[13] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[12] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[11] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[10] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[9] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[8] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[7] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[6] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[5] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[4] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[3] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[2] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[1] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_rd[0] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_wait to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:pcpi_ready to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[31] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[30] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[29] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[28] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[27] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[26] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[25] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[24] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[23] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[22] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[21] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[20] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[19] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[18] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[17] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[16] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[15] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[14] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[13] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[12] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[11] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[10] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[9] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[8] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[7] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[6] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[5] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[4] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[3] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[2] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[1] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin picorv32_top_inst:irq[0] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:165]
WARNING: [Synth 8-3295] tying undriven pin uart_top_inst:dsr_pad_i to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:303]
WARNING: [Synth 8-3295] tying undriven pin uart_top_inst:ri_pad_i to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:303]
WARNING: [Synth 8-3295] tying undriven pin uart_top_inst:dcd_pad_i to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:303]
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_cti_i[2] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_cti_i[1] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_cti_i[0] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_bte_i[1] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_bte_i[0] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_err_i[2] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_err_i[0] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[9] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[8] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[7] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[6] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[5] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[4] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[3] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[2] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[1] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[0] to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
WARNING: [Synth 8-3295] tying undriven pin u_bus:bus_hold to constant 0 [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/top/wb_top.sv:354]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 547.469 ; gain = 285.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 547.469 ; gain = 285.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvf1517-1LV-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc]
Finished Parsing XDC File [E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1687.078 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1687.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1687.078 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1687.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1687.078 ; gain = 1425.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvf1517-1LV-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1687.078 ; gain = 1425.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for picorv32_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_bus. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 5).
Applied set_property DONT_TOUCH = true for sha256_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 6).
Applied set_property DONT_TOUCH = true for wbram_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 7).
Applied set_property DONT_TOUCH = true for idft_top_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 8).
Applied set_property DONT_TOUCH = true for dft_top_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 9).
Applied set_property DONT_TOUCH = true for iir_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 10).
Applied set_property DONT_TOUCH = true for fir_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 11).
Applied set_property DONT_TOUCH = true for des3_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 12).
Applied set_property DONT_TOUCH = true for aes_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 13).
Applied set_property DONT_TOUCH = true for uart_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 14).
Applied set_property DONT_TOUCH = true for md5_top_inst. (constraint file  E:/wb_soc_soccom/wb_soc_soccom.srcs/constrs_1/imports/header/wb_soc_constraints.xdc, line 15).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1687.078 ; gain = 1425.598
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'instr_waitirq_reg' into 'instr_retirq_reg' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:856]
INFO: [Synth 8-4471] merging register 'compressed_instr_reg' into 'instr_retirq_reg' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:876]
INFO: [Synth 8-4471] merging register 'instr_setq_reg' into 'instr_getq_reg' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1074]
INFO: [Synth 8-4471] merging register 'instr_maskirq_reg' into 'instr_getq_reg' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1075]
INFO: [Synth 8-4471] merging register 'instr_timer_reg' into 'instr_getq_reg' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1076]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v:1221]
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'wbm_cyc_o_reg' into 'wbm_stb_o_reg' [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32_top.v:197]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'picorv32_top'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sha256_w_mem_ctrl_reg_reg' in module 'sha256_w_mem'
INFO: [Synth 8-5546] ROM "sha256_w_mem_ctrl_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sha256_ctrl_reg_reg' in module 'sha256'
INFO: [Synth 8-5546] ROM "sha256_ctrl_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "digest_valid_new" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sha256_ctrl_new" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dataX_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dataY_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_Out_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_Out_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element xSel_reg_rep was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top_top.v:152]
WARNING: [Synth 8-6014] Unused sequential element data_Out_addr_reg_rep was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/idft/idft_top_top.v:75]
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_Out_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element xSel_reg_rep was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top_top.v:152]
WARNING: [Synth 8-6014] Unused sequential element data_Out_addr_reg_rep was removed.  [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/dsp/dft/dft_top_top.v:75]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/crypto/md5/pancham_round.v:91]
INFO: [Synth 8-5545] ROM "dataX_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dataY_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataY_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_In_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_Out_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-5544] ROM "wbstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_tfifo.v:207]
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-5546] ROM "tstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "parity_xor" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stx_o_tmp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_rfifo.v:250]
INFO: [Synth 8-5544] ROM "fifo_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "rbit_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rparity_xor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/wb_soc_soccom/wb_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_regs.v:692]
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 WBSTART |                              010 |                               01
                   WBEND |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'picorv32_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CTRL_IDLE |                                0 |                               00
             CTRL_UPDATE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sha256_w_mem_ctrl_reg_reg' using encoding 'sequential' in module 'sha256_w_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CTRL_IDLE |                              001 |                               00
             CTRL_ROUNDS |                              010 |                               01
               CTRL_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sha256_ctrl_reg_reg' using encoding 'one-hot' in module 'sha256'
INFO: [Synth 8-6430] The Block RAM dataY_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM dataY_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:02:26 . Memory (MB): peak = 1687.078 ; gain = 1425.598
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM dataY_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dataY_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     24383|
|2     |top__GB1      |           1|     19779|
|3     |top__GB2      |           1|     32790|
|4     |top__GB3      |           1|     22114|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   3 Input     40 Bit       Adders := 4     
	   4 Input     40 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 2     
	   3 Input     38 Bit       Adders := 4     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 50    
	   3 Input     32 Bit       Adders := 3     
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 35    
	   3 Input     16 Bit       Adders := 34    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 27    
	   2 Input      5 Bit       Adders := 30    
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     48 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 70    
	   3 Input     32 Bit         XORs := 6     
	   5 Input     32 Bit         XORs := 44    
	   2 Input      8 Bit         XORs := 184   
	   2 Input      4 Bit         XORs := 1     
+---XORs : 
	               10 Bit    Wide XORs := 1     
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	              192 Bit    Registers := 13    
	              128 Bit    Registers := 13    
	               64 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 512   
	               16 Bit    Registers := 457   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 412   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 25    
	                5 Bit    Registers := 81    
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 43    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 960   
+---Multipliers : 
	                 1x40  Multipliers := 10    
	                 1x37  Multipliers := 1     
	                 1x36  Multipliers := 2     
+---RAMs : 
	               2K Bit         RAMs := 5     
	             1024 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 472   
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	   8 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 126   
	   4 Input     32 Bit        Muxes := 17    
	   8 Input     32 Bit        Muxes := 11    
	   9 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 5     
	   5 Input     31 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 20    
	   3 Input      6 Bit        Muxes := 12    
	  16 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 30    
	   9 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	  11 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1218  
	   6 Input      1 Bit        Muxes := 20    
	  16 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 9     
	  19 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 55    
	   3 Input      1 Bit        Muxes := 42    
	  32 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 21    
	  18 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IIR_filter_firBlock_left_MultiplyBlock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
Module IIR_filter_firBlock_left 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 11    
Module IIR_filter_firBlock_right_MultiplyBlock 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 1     
+---Multipliers : 
	                 1x40  Multipliers := 3     
	                 1x36  Multipliers := 1     
Module IIR_filter_firBlock_right 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 8     
Module IIR_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
Module iir_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 67    
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 73    
	   6 Input      1 Bit        Muxes := 5     
Module wb_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wb_decode 
Detailed RTL Component Info : 
+---XORs : 
	               10 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pancham_round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module pancham 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 5     
	  16 Input      5 Bit        Muxes := 4     
	  16 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
Module md5_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 4     
+---Muxes : 
	  19 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 1     
Module picorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 77    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   8 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 7     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module picorv32_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 8     
Module shiftRegFIFO__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module nextReg__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet82443 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm82443 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock82447 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shiftRegFIFO__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shiftRegFIFO__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet82527 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module perm82527 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 14    
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D18_82700 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module D20_82708 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module multfix__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock82532 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                1 Bit    Registers := 2     
Module DirSum_82710 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shiftRegFIFO__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock82713 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shiftRegFIFO__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet82793 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm82793 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module shiftRegFIFO__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D14_82970 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module D16_82982 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module multfix__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock82798 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_82984 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock82987 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shiftRegFIFO__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftRegFIFO__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module shiftRegFIFO__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftRegFIFO__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet83067 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm83067 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D10_83252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module D12_83272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module multfix__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock83072 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_83274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock83277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module nextReg__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module shiftRegFIFO__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet83357 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm83357 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D6_83558 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module D8_83594 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module multfix__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock83362 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_83596 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock83599 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module nextReg__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet83679 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm83679 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D2_83911 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module D4_83979 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module multfix__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock83683 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_83981 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock83984 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module nextReg__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet84064 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm84064 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dft_top_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	               2K Bit         RAMs := 2     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 4     
Module wbram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module uart_wb 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module uart_tfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module uart_sync_flops 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module uart_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   4 Input      1 Bit        Muxes := 19    
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
Module uart_regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module sha256_w_mem 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 9     
Module sha256 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 3     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 29    
	   5 Input     31 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 4     
Module sha256_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 4     
+---Muxes : 
	  18 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 1     
Module crp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module key_sel3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     56 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 689   
Module des3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module des3_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module S__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_type_D_192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module expand_key_type_B_192__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module S__207 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__206 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__205 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__204 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_type_A_192__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module S__219 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__218 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__217 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__216 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_type_C_192__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module expand_key_type_B_192__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module S__211 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__210 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__209 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__208 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_type_A_192__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module S__223 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__222 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__221 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__220 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_type_C_192__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module expand_key_type_B_192__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module S__215 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__214 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__213 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__212 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_type_A_192__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module S__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_type_C_192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module expand_key_type_B_192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module S__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module expand_key_type_A_192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 6     
Module S__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__1 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__2 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__3 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__4 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__5 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__6 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__7 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__8 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__9 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__203 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__175 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__202 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__174 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__201 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__173 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__200 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__172 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__171 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__170 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__169 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__168 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__167 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__166 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__165 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__164 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__163 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__162 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__161 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__160 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round__10 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module S 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module xS 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module T 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module one_round 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module S__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module S__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module final_round 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module aes_192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aes_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 3     
+---Muxes : 
	  12 Input      1 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module nextReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet7077 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm7077 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock7081 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shiftRegFIFO__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shiftRegFIFO__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet7161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module perm7161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 14    
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D18_7334 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module D20_7342 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module multfix__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock7166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                1 Bit    Registers := 2     
Module DirSum_7344 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shiftRegFIFO__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock7347 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shiftRegFIFO__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet7427 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm7427 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module shiftRegFIFO__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D14_7604 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module D16_7616 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module multfix__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock7432 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_7618 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock7621 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shiftRegFIFO__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftRegFIFO__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module shiftRegFIFO__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftRegFIFO__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet7701 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm7701 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D10_7886 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module D12_7906 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module multfix__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock7706 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_7908 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock7911 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module nextReg__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module shiftRegFIFO__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet7991 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm7991 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D6_8192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module D8_8228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module multfix__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock7996 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_8230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock8233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module nextReg__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet8313 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm8313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D2_8545 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module D4_8613 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module multfix__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module multfix__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subfxp__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock8317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_8615 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module addfxp__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module subfxp__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock8618 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module nextReg__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftRegFIFO__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memMod_dist__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module swNet8698 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module perm8698 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module idft_top_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	               2K Bit         RAMs := 2     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 4     
Module FIR_filter_firBlock_left_MultiplyBlock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
+---Multipliers : 
	                 1x40  Multipliers := 4     
	                 1x37  Multipliers := 1     
Module FIR_filter_firBlock_left 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 11    
Module FIR_filter_firBlock_right_MultiplyBlock 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 1     
+---Multipliers : 
	                 1x40  Multipliers := 3     
	                 1x36  Multipliers := 1     
Module FIR_filter_firBlock_right 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 8     
Module FIR_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
Module fir_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 67    
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 73    
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "dataX_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reg_op1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instPerm85011/nextReg_85028/Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instPerm85011/nextReg_85032/Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instPerm85011/outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instPerm85011/inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instPerm85011/outFlip0_z0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP codeBlockIsnt85082/m82682/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85082/tm144_reg is absorbed into DSP codeBlockIsnt85082/m82682/q_reg[1].
DSP Report: register codeBlockIsnt85082/tm31_reg is absorbed into DSP codeBlockIsnt85082/m82682/q_reg[1].
DSP Report: register codeBlockIsnt85082/m82682/q_reg[1] is absorbed into DSP codeBlockIsnt85082/m82682/q_reg[1].
DSP Report: register codeBlockIsnt85082/m82682/q_reg[0] is absorbed into DSP codeBlockIsnt85082/m82682/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85082/m82682/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85082/m82653/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt85082/m82653/q_reg[0] is absorbed into DSP codeBlockIsnt85082/m82653/q_reg[1].
DSP Report: register codeBlockIsnt85082/m82653/q_reg[0] is absorbed into DSP codeBlockIsnt85082/m82653/q_reg[1].
DSP Report: register codeBlockIsnt85082/m82653/q_reg[1] is absorbed into DSP codeBlockIsnt85082/m82653/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85082/m82653/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85082/m82631/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85082/tm140_reg is absorbed into DSP codeBlockIsnt85082/m82631/q_reg[1].
DSP Report: register codeBlockIsnt85082/tm31_reg is absorbed into DSP codeBlockIsnt85082/m82631/q_reg[1].
DSP Report: register codeBlockIsnt85082/m82631/q_reg[1] is absorbed into DSP codeBlockIsnt85082/m82631/q_reg[1].
DSP Report: register codeBlockIsnt85082/m82631/q_reg[0] is absorbed into DSP codeBlockIsnt85082/m82631/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85082/m82631/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85082/m82671/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85082/tm140_reg is absorbed into DSP codeBlockIsnt85082/m82671/q_reg[1].
DSP Report: register codeBlockIsnt85082/tm32_reg is absorbed into DSP codeBlockIsnt85082/m82671/q_reg[1].
DSP Report: register codeBlockIsnt85082/m82671/q_reg[1] is absorbed into DSP codeBlockIsnt85082/m82671/q_reg[1].
DSP Report: register codeBlockIsnt85082/m82671/q_reg[0] is absorbed into DSP codeBlockIsnt85082/m82671/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85082/m82671/q_reg[1].
INFO: [Synth 8-5544] ROM "instPerm85089/outFlip10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instPerm85089/inFlip00" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instPerm85089/outFlip0_z0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP codeBlockIsnt85119/m82948/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85119/tm174_reg is absorbed into DSP codeBlockIsnt85119/m82948/q_reg[1].
DSP Report: register codeBlockIsnt85119/tm39_reg is absorbed into DSP codeBlockIsnt85119/m82948/q_reg[1].
DSP Report: register codeBlockIsnt85119/m82948/q_reg[1] is absorbed into DSP codeBlockIsnt85119/m82948/q_reg[1].
DSP Report: register codeBlockIsnt85119/m82948/q_reg[0] is absorbed into DSP codeBlockIsnt85119/m82948/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85119/m82948/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85119/m82919/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt85119/m82919/q_reg[0] is absorbed into DSP codeBlockIsnt85119/m82919/q_reg[1].
DSP Report: register codeBlockIsnt85119/m82919/q_reg[0] is absorbed into DSP codeBlockIsnt85119/m82919/q_reg[1].
DSP Report: register codeBlockIsnt85119/m82919/q_reg[1] is absorbed into DSP codeBlockIsnt85119/m82919/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85119/m82919/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85119/m82897/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85119/tm170_reg is absorbed into DSP codeBlockIsnt85119/m82897/q_reg[1].
DSP Report: register codeBlockIsnt85119/tm39_reg is absorbed into DSP codeBlockIsnt85119/m82897/q_reg[1].
DSP Report: register codeBlockIsnt85119/m82897/q_reg[1] is absorbed into DSP codeBlockIsnt85119/m82897/q_reg[1].
DSP Report: register codeBlockIsnt85119/m82897/q_reg[0] is absorbed into DSP codeBlockIsnt85119/m82897/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85119/m82897/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85119/m82937/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85119/tm170_reg is absorbed into DSP codeBlockIsnt85119/m82937/q_reg[1].
DSP Report: register codeBlockIsnt85119/tm40_reg is absorbed into DSP codeBlockIsnt85119/m82937/q_reg[1].
DSP Report: register codeBlockIsnt85119/m82937/q_reg[1] is absorbed into DSP codeBlockIsnt85119/m82937/q_reg[1].
DSP Report: register codeBlockIsnt85119/m82937/q_reg[0] is absorbed into DSP codeBlockIsnt85119/m82937/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85119/m82937/q_reg[1].
INFO: [Synth 8-5544] ROM "instPerm85126/outFlip10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instPerm85126/inFlip00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instPerm85126/outFlip0_z0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP codeBlockIsnt85156/m83222/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85156/tm204_reg is absorbed into DSP codeBlockIsnt85156/m83222/q_reg[1].
DSP Report: register codeBlockIsnt85156/tm47_reg is absorbed into DSP codeBlockIsnt85156/m83222/q_reg[1].
DSP Report: register codeBlockIsnt85156/m83222/q_reg[1] is absorbed into DSP codeBlockIsnt85156/m83222/q_reg[1].
DSP Report: register codeBlockIsnt85156/m83222/q_reg[0] is absorbed into DSP codeBlockIsnt85156/m83222/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85156/m83222/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85156/m83193/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt85156/m83193/q_reg[0] is absorbed into DSP codeBlockIsnt85156/m83193/q_reg[1].
DSP Report: register codeBlockIsnt85156/m83193/q_reg[0] is absorbed into DSP codeBlockIsnt85156/m83193/q_reg[1].
DSP Report: register codeBlockIsnt85156/m83193/q_reg[1] is absorbed into DSP codeBlockIsnt85156/m83193/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85156/m83193/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85156/m83171/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85156/tm200_reg is absorbed into DSP codeBlockIsnt85156/m83171/q_reg[1].
DSP Report: register codeBlockIsnt85156/tm47_reg is absorbed into DSP codeBlockIsnt85156/m83171/q_reg[1].
DSP Report: register codeBlockIsnt85156/m83171/q_reg[1] is absorbed into DSP codeBlockIsnt85156/m83171/q_reg[1].
DSP Report: register codeBlockIsnt85156/m83171/q_reg[0] is absorbed into DSP codeBlockIsnt85156/m83171/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85156/m83171/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85156/m83211/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85156/tm200_reg is absorbed into DSP codeBlockIsnt85156/m83211/q_reg[1].
DSP Report: register codeBlockIsnt85156/tm48_reg is absorbed into DSP codeBlockIsnt85156/m83211/q_reg[1].
DSP Report: register codeBlockIsnt85156/m83211/q_reg[1] is absorbed into DSP codeBlockIsnt85156/m83211/q_reg[1].
DSP Report: register codeBlockIsnt85156/m83211/q_reg[0] is absorbed into DSP codeBlockIsnt85156/m83211/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85156/m83211/q_reg[1].
INFO: [Synth 8-5546] ROM "instPerm85163/nextReg_85180/Y" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "instPerm85163/outFlip10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instPerm85163/inFlip00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instPerm85163/outFlip0_z0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP codeBlockIsnt85201/m83512/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85201/tm234_reg is absorbed into DSP codeBlockIsnt85201/m83512/q_reg[1].
DSP Report: register codeBlockIsnt85201/tm55_reg is absorbed into DSP codeBlockIsnt85201/m83512/q_reg[1].
DSP Report: register codeBlockIsnt85201/m83512/q_reg[1] is absorbed into DSP codeBlockIsnt85201/m83512/q_reg[1].
DSP Report: register codeBlockIsnt85201/m83512/q_reg[0] is absorbed into DSP codeBlockIsnt85201/m83512/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85201/m83512/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85201/m83483/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt85201/m83483/q_reg[0] is absorbed into DSP codeBlockIsnt85201/m83483/q_reg[1].
DSP Report: register codeBlockIsnt85201/m83483/q_reg[0] is absorbed into DSP codeBlockIsnt85201/m83483/q_reg[1].
DSP Report: register codeBlockIsnt85201/m83483/q_reg[1] is absorbed into DSP codeBlockIsnt85201/m83483/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85201/m83483/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85201/m83461/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85201/tm230_reg is absorbed into DSP codeBlockIsnt85201/m83461/q_reg[1].
DSP Report: register codeBlockIsnt85201/tm55_reg is absorbed into DSP codeBlockIsnt85201/m83461/q_reg[1].
DSP Report: register codeBlockIsnt85201/m83461/q_reg[1] is absorbed into DSP codeBlockIsnt85201/m83461/q_reg[1].
DSP Report: register codeBlockIsnt85201/m83461/q_reg[0] is absorbed into DSP codeBlockIsnt85201/m83461/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85201/m83461/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85201/m83501/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85201/tm230_reg is absorbed into DSP codeBlockIsnt85201/m83501/q_reg[1].
DSP Report: register codeBlockIsnt85201/tm56_reg is absorbed into DSP codeBlockIsnt85201/m83501/q_reg[1].
DSP Report: register codeBlockIsnt85201/m83501/q_reg[1] is absorbed into DSP codeBlockIsnt85201/m83501/q_reg[1].
DSP Report: register codeBlockIsnt85201/m83501/q_reg[0] is absorbed into DSP codeBlockIsnt85201/m83501/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85201/m83501/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85246/m83833/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85246/tm264_reg is absorbed into DSP codeBlockIsnt85246/m83833/q_reg[1].
DSP Report: register codeBlockIsnt85246/tm63_reg is absorbed into DSP codeBlockIsnt85246/m83833/q_reg[1].
DSP Report: register codeBlockIsnt85246/m83833/q_reg[1] is absorbed into DSP codeBlockIsnt85246/m83833/q_reg[1].
DSP Report: register codeBlockIsnt85246/m83833/q_reg[0] is absorbed into DSP codeBlockIsnt85246/m83833/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85246/m83833/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85246/m83804/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt85246/m83804/q_reg[0] is absorbed into DSP codeBlockIsnt85246/m83804/q_reg[1].
DSP Report: register codeBlockIsnt85246/m83804/q_reg[0] is absorbed into DSP codeBlockIsnt85246/m83804/q_reg[1].
DSP Report: register codeBlockIsnt85246/m83804/q_reg[1] is absorbed into DSP codeBlockIsnt85246/m83804/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85246/m83804/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85246/m83782/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85246/tm260_reg is absorbed into DSP codeBlockIsnt85246/m83782/q_reg[1].
DSP Report: register codeBlockIsnt85246/tm63_reg is absorbed into DSP codeBlockIsnt85246/m83782/q_reg[1].
DSP Report: register codeBlockIsnt85246/m83782/q_reg[1] is absorbed into DSP codeBlockIsnt85246/m83782/q_reg[1].
DSP Report: register codeBlockIsnt85246/m83782/q_reg[0] is absorbed into DSP codeBlockIsnt85246/m83782/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85246/m83782/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt85246/m83822/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt85246/tm260_reg is absorbed into DSP codeBlockIsnt85246/m83822/q_reg[1].
DSP Report: register codeBlockIsnt85246/tm64_reg is absorbed into DSP codeBlockIsnt85246/m83822/q_reg[1].
DSP Report: register codeBlockIsnt85246/m83822/q_reg[1] is absorbed into DSP codeBlockIsnt85246/m83822/q_reg[1].
DSP Report: register codeBlockIsnt85246/m83822/q_reg[0] is absorbed into DSP codeBlockIsnt85246/m83822/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt85246/m83822/q_reg[1].
INFO: [Synth 8-5544] ROM "uart_regs_inst/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP codeBlockIsnt9716/m7316/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9716/tm144_reg is absorbed into DSP codeBlockIsnt9716/m7316/q_reg[1].
DSP Report: register codeBlockIsnt9716/tm31_reg is absorbed into DSP codeBlockIsnt9716/m7316/q_reg[1].
DSP Report: register codeBlockIsnt9716/m7316/q_reg[1] is absorbed into DSP codeBlockIsnt9716/m7316/q_reg[1].
DSP Report: register codeBlockIsnt9716/m7316/q_reg[0] is absorbed into DSP codeBlockIsnt9716/m7316/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9716/m7316/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9716/m7287/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt9716/m7287/q_reg[0] is absorbed into DSP codeBlockIsnt9716/m7287/q_reg[1].
DSP Report: register codeBlockIsnt9716/m7287/q_reg[0] is absorbed into DSP codeBlockIsnt9716/m7287/q_reg[1].
DSP Report: register codeBlockIsnt9716/m7287/q_reg[1] is absorbed into DSP codeBlockIsnt9716/m7287/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9716/m7287/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9716/m7265/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9716/tm140_reg is absorbed into DSP codeBlockIsnt9716/m7265/q_reg[1].
DSP Report: register codeBlockIsnt9716/tm31_reg is absorbed into DSP codeBlockIsnt9716/m7265/q_reg[1].
DSP Report: register codeBlockIsnt9716/m7265/q_reg[1] is absorbed into DSP codeBlockIsnt9716/m7265/q_reg[1].
DSP Report: register codeBlockIsnt9716/m7265/q_reg[0] is absorbed into DSP codeBlockIsnt9716/m7265/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9716/m7265/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9716/m7305/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9716/tm140_reg is absorbed into DSP codeBlockIsnt9716/m7305/q_reg[1].
DSP Report: register codeBlockIsnt9716/tm32_reg is absorbed into DSP codeBlockIsnt9716/m7305/q_reg[1].
DSP Report: register codeBlockIsnt9716/m7305/q_reg[1] is absorbed into DSP codeBlockIsnt9716/m7305/q_reg[1].
DSP Report: register codeBlockIsnt9716/m7305/q_reg[0] is absorbed into DSP codeBlockIsnt9716/m7305/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9716/m7305/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9753/m7582/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9753/tm174_reg is absorbed into DSP codeBlockIsnt9753/m7582/q_reg[1].
DSP Report: register codeBlockIsnt9753/tm39_reg is absorbed into DSP codeBlockIsnt9753/m7582/q_reg[1].
DSP Report: register codeBlockIsnt9753/m7582/q_reg[1] is absorbed into DSP codeBlockIsnt9753/m7582/q_reg[1].
DSP Report: register codeBlockIsnt9753/m7582/q_reg[0] is absorbed into DSP codeBlockIsnt9753/m7582/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9753/m7582/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9753/m7553/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt9753/m7553/q_reg[0] is absorbed into DSP codeBlockIsnt9753/m7553/q_reg[1].
DSP Report: register codeBlockIsnt9753/m7553/q_reg[0] is absorbed into DSP codeBlockIsnt9753/m7553/q_reg[1].
DSP Report: register codeBlockIsnt9753/m7553/q_reg[1] is absorbed into DSP codeBlockIsnt9753/m7553/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9753/m7553/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9753/m7531/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9753/tm170_reg is absorbed into DSP codeBlockIsnt9753/m7531/q_reg[1].
DSP Report: register codeBlockIsnt9753/tm39_reg is absorbed into DSP codeBlockIsnt9753/m7531/q_reg[1].
DSP Report: register codeBlockIsnt9753/m7531/q_reg[1] is absorbed into DSP codeBlockIsnt9753/m7531/q_reg[1].
DSP Report: register codeBlockIsnt9753/m7531/q_reg[0] is absorbed into DSP codeBlockIsnt9753/m7531/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9753/m7531/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9753/m7571/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9753/tm170_reg is absorbed into DSP codeBlockIsnt9753/m7571/q_reg[1].
DSP Report: register codeBlockIsnt9753/tm40_reg is absorbed into DSP codeBlockIsnt9753/m7571/q_reg[1].
DSP Report: register codeBlockIsnt9753/m7571/q_reg[1] is absorbed into DSP codeBlockIsnt9753/m7571/q_reg[1].
DSP Report: register codeBlockIsnt9753/m7571/q_reg[0] is absorbed into DSP codeBlockIsnt9753/m7571/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9753/m7571/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9790/m7856/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9790/tm204_reg is absorbed into DSP codeBlockIsnt9790/m7856/q_reg[1].
DSP Report: register codeBlockIsnt9790/tm47_reg is absorbed into DSP codeBlockIsnt9790/m7856/q_reg[1].
DSP Report: register codeBlockIsnt9790/m7856/q_reg[1] is absorbed into DSP codeBlockIsnt9790/m7856/q_reg[1].
DSP Report: register codeBlockIsnt9790/m7856/q_reg[0] is absorbed into DSP codeBlockIsnt9790/m7856/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9790/m7856/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9790/m7827/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt9790/m7827/q_reg[0] is absorbed into DSP codeBlockIsnt9790/m7827/q_reg[1].
DSP Report: register codeBlockIsnt9790/m7827/q_reg[0] is absorbed into DSP codeBlockIsnt9790/m7827/q_reg[1].
DSP Report: register codeBlockIsnt9790/m7827/q_reg[1] is absorbed into DSP codeBlockIsnt9790/m7827/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9790/m7827/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9790/m7805/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9790/tm200_reg is absorbed into DSP codeBlockIsnt9790/m7805/q_reg[1].
DSP Report: register codeBlockIsnt9790/tm47_reg is absorbed into DSP codeBlockIsnt9790/m7805/q_reg[1].
DSP Report: register codeBlockIsnt9790/m7805/q_reg[1] is absorbed into DSP codeBlockIsnt9790/m7805/q_reg[1].
DSP Report: register codeBlockIsnt9790/m7805/q_reg[0] is absorbed into DSP codeBlockIsnt9790/m7805/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9790/m7805/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9790/m7845/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9790/tm200_reg is absorbed into DSP codeBlockIsnt9790/m7845/q_reg[1].
DSP Report: register codeBlockIsnt9790/tm48_reg is absorbed into DSP codeBlockIsnt9790/m7845/q_reg[1].
DSP Report: register codeBlockIsnt9790/m7845/q_reg[1] is absorbed into DSP codeBlockIsnt9790/m7845/q_reg[1].
DSP Report: register codeBlockIsnt9790/m7845/q_reg[0] is absorbed into DSP codeBlockIsnt9790/m7845/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9790/m7845/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9835/m8146/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9835/tm234_reg is absorbed into DSP codeBlockIsnt9835/m8146/q_reg[1].
DSP Report: register codeBlockIsnt9835/tm55_reg is absorbed into DSP codeBlockIsnt9835/m8146/q_reg[1].
DSP Report: register codeBlockIsnt9835/m8146/q_reg[1] is absorbed into DSP codeBlockIsnt9835/m8146/q_reg[1].
DSP Report: register codeBlockIsnt9835/m8146/q_reg[0] is absorbed into DSP codeBlockIsnt9835/m8146/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9835/m8146/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9835/m8117/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt9835/m8117/q_reg[0] is absorbed into DSP codeBlockIsnt9835/m8117/q_reg[1].
DSP Report: register codeBlockIsnt9835/m8117/q_reg[0] is absorbed into DSP codeBlockIsnt9835/m8117/q_reg[1].
DSP Report: register codeBlockIsnt9835/m8117/q_reg[1] is absorbed into DSP codeBlockIsnt9835/m8117/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9835/m8117/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9835/m8095/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9835/tm230_reg is absorbed into DSP codeBlockIsnt9835/m8095/q_reg[1].
DSP Report: register codeBlockIsnt9835/tm55_reg is absorbed into DSP codeBlockIsnt9835/m8095/q_reg[1].
DSP Report: register codeBlockIsnt9835/m8095/q_reg[1] is absorbed into DSP codeBlockIsnt9835/m8095/q_reg[1].
DSP Report: register codeBlockIsnt9835/m8095/q_reg[0] is absorbed into DSP codeBlockIsnt9835/m8095/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9835/m8095/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9835/m8135/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9835/tm230_reg is absorbed into DSP codeBlockIsnt9835/m8135/q_reg[1].
DSP Report: register codeBlockIsnt9835/tm56_reg is absorbed into DSP codeBlockIsnt9835/m8135/q_reg[1].
DSP Report: register codeBlockIsnt9835/m8135/q_reg[1] is absorbed into DSP codeBlockIsnt9835/m8135/q_reg[1].
DSP Report: register codeBlockIsnt9835/m8135/q_reg[0] is absorbed into DSP codeBlockIsnt9835/m8135/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9835/m8135/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9880/m8467/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9880/tm264_reg is absorbed into DSP codeBlockIsnt9880/m8467/q_reg[1].
DSP Report: register codeBlockIsnt9880/tm63_reg is absorbed into DSP codeBlockIsnt9880/m8467/q_reg[1].
DSP Report: register codeBlockIsnt9880/m8467/q_reg[1] is absorbed into DSP codeBlockIsnt9880/m8467/q_reg[1].
DSP Report: register codeBlockIsnt9880/m8467/q_reg[0] is absorbed into DSP codeBlockIsnt9880/m8467/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9880/m8467/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9880/m8438/q_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register codeBlockIsnt9880/m8438/q_reg[0] is absorbed into DSP codeBlockIsnt9880/m8438/q_reg[1].
DSP Report: register codeBlockIsnt9880/m8438/q_reg[0] is absorbed into DSP codeBlockIsnt9880/m8438/q_reg[1].
DSP Report: register codeBlockIsnt9880/m8438/q_reg[1] is absorbed into DSP codeBlockIsnt9880/m8438/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9880/m8438/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9880/m8416/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9880/tm260_reg is absorbed into DSP codeBlockIsnt9880/m8416/q_reg[1].
DSP Report: register codeBlockIsnt9880/tm63_reg is absorbed into DSP codeBlockIsnt9880/m8416/q_reg[1].
DSP Report: register codeBlockIsnt9880/m8416/q_reg[1] is absorbed into DSP codeBlockIsnt9880/m8416/q_reg[1].
DSP Report: register codeBlockIsnt9880/m8416/q_reg[0] is absorbed into DSP codeBlockIsnt9880/m8416/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9880/m8416/q_reg[1].
DSP Report: Generating DSP codeBlockIsnt9880/m8456/q_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register codeBlockIsnt9880/tm260_reg is absorbed into DSP codeBlockIsnt9880/m8456/q_reg[1].
DSP Report: register codeBlockIsnt9880/tm64_reg is absorbed into DSP codeBlockIsnt9880/m8456/q_reg[1].
DSP Report: register codeBlockIsnt9880/m8456/q_reg[1] is absorbed into DSP codeBlockIsnt9880/m8456/q_reg[1].
DSP Report: register codeBlockIsnt9880/m8456/q_reg[0] is absorbed into DSP codeBlockIsnt9880/m8456/q_reg[1].
DSP Report: operator p_0_out is absorbed into DSP codeBlockIsnt9880/m8456/q_reg[1].
INFO: [Synth 8-5545] ROM "dataX_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dataX_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM dataY_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dataY_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM dataY_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM dataY_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dataY_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM dataY_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM dataY_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dataY_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][25]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][26]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][27]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][28]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][29]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][30]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_left/firStep_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][25]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][26]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][27]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][28]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][29]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][30]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][25]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][26]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][27]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][28]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][29]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][30]' (FDC) to 'i_0/iir_top_inst/IIR_filter/my_IIR_filter_firBlock_right/firStep_reg[1][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/picorv32_top_inst/\picorv32_core/decoded_imm_j_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[1]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs2_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[2]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs2_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[3]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs2_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[4]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs2_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[11]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs2_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[15]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[16]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[17]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[18]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[19]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_rs1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[20]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[21]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[22]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[23]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[24]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[25]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[26]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[27]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[28]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[29]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[30]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/decoded_imm_j_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/picorv32_top_inst/\picorv32_core/instr_retirq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/picorv32_top_inst/\picorv32_core/instr_getq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/picorv32_top_inst/\picorv32_core/cpu_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/pcpi_timeout_reg' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/mem_addr_reg[0]' (FDE) to 'i_1/picorv32_top_inst/picorv32_core/mem_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/picorv32_top_inst/\picorv32_core/mem_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/picorv32_top_inst/\picorv32_core/do_waitirq_reg )
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[0]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[1]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[2]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[3]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[4]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[5]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[6]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[7]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[8]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[9]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[10]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[11]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[12]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[13]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[14]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[15]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[16]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[17]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[18]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[19]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[20]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[21]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[22]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[23]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[24]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[25]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[26]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[27]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[28]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[29]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[30]' (FDRE) to 'i_1/picorv32_top_inst/picorv32_core/eoi_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/picorv32_top_inst/\picorv32_core/eoi_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/picorv32_top_inst/\picorv32_core/pcpi_valid_reg )
INFO: [Synth 8-3886] merging instance 'i_1/picorv32_top_inst/wbm_adr_o_reg[0]' (FDRE) to 'i_1/picorv32_top_inst/wbm_adr_o_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/picorv32_top_inst/\picorv32_core/latched_compr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage0/instPerm85011/shiftFIFO_85036/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage2/instPerm85052/shiftFIFO_85073/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_1/dft_top_top_inst/dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[14]' (FDR) to 'i_1/dft_top_top_inst/dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out3_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out3_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_1/dft_top_top_inst/dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[14]' (FD) to 'i_1/dft_top_top_inst/dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/dft_top_top_inst/dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[14]' (FD) to 'i_1/dft_top_top_inst/dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage5/instPerm85089/shiftFIFO_85110/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage8/instPerm85126/shiftFIFO_85147/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage14/instPerm85208/shiftFIFO_85233/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage11/instPerm85163/shiftFIFO_85188/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage17/instPerm85253/shiftFIFO_85278/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage0/instPerm85011/shiftFIFO_85036/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage2/instPerm85052/shiftFIFO_85076/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out2_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_1/dft_top_top_inst/dft_top/stage3/codeBlockIsnt85082/tm32_reg[14]' (FDR) to 'i_1/dft_top_top_inst/dft_top/stage3/codeBlockIsnt85082/tm32_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage5/instPerm85089/shiftFIFO_85110/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage8/instPerm85126/shiftFIFO_85147/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage14/instPerm85208/shiftFIFO_85233/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage11/instPerm85163/shiftFIFO_85188/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage17/instPerm85253/shiftFIFO_85278/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage0/instPerm85011/shiftFIFO_85036/mem_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage2/instPerm85052/shiftFIFO_85076/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD20inst0_82708/out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/dft_top_top_inst/\dft_top/stage3/codeBlockIsnt85082/instD18inst0_82700/out_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[8]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[0]' (FDPE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[9]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[1]' (FDPE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[10]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[2]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[11]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[3]' (FDPE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[12]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[13]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[5]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[14]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[6]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/uart_top_inst/uart_regs_inst/dl_reg[15]' (FDCE) to 'i_1/uart_top_inst/uart_regs_inst/dl_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_2/des3_top_inst/des3/L_reg[29]' (FD) to 'i_2/des3_top_inst/des3/FP_R_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_2/des3_top_inst/des3/FP_R_reg[29]' (FD) to 'i_2/des3_top_inst/des3/R_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_2/des3_top_inst/des3/L_reg[25]' (FD) to 'i_2/des3_top_inst/des3/FP_R_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_2/des3_top_inst/des3/FP_R_reg[25]' (FD) to 'i_2/des3_top_inst/des3/R_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_2/des3_top_inst/des3/L_reg[21]' (FD) to 'i_2/des3_top_inst/des3/FP_R_reg[53]'
INFO: [Synth 8-3886] merging instance 'i_2/des3_top_inst/des3/FP_R_reg[21]' (FD) to 'i_2/des3_top_inst/des3/R_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/des3_top_inst/des3/L_reg[17]' (FD) to 'i_2/des3_top_inst/des3/FP_R_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_2/des3_top_inst/des3/FP_R_reg[17]' (FD) to 'i_2/des3_top_inst/des3/R_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_2/des3_top_inst/des3/L_reg[13]' (FD) to 'i_2/des3_top_inst/des3/FP_R_reg[45]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:04:42 . Memory (MB): peak = 1687.078 ; gain = 1425.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+--------------------------+---------------+----------------+
|Module Name           | RTL Object               | Depth x Width | Implemented As | 
+----------------------+--------------------------+---------------+----------------+
|sbox1                 | dout                     | 64x4          | LUT            | 
|sbox2                 | dout                     | 64x4          | LUT            | 
|sbox3                 | dout                     | 64x4          | LUT            | 
|sbox4                 | dout                     | 64x4          | LUT            | 
|sbox5                 | dout                     | 64x4          | LUT            | 
|sbox6                 | dout                     | 64x4          | LUT            | 
|sbox7                 | dout                     | 64x4          | LUT            | 
|sbox8                 | dout                     | 64x4          | LUT            | 
|sha256_k_constants    | tmp_K                    | 64x32         | LUT            | 
|swNet7077             | control                  | 32x1          | LUT            | 
|swNet7427             | control                  | 4x1           | LUT            | 
|swNet7701             | control                  | 8x1           | LUT            | 
|swNet7991             | control                  | 16x1          | LUT            | 
|swNet8313             | control                  | 32x1          | LUT            | 
|swNet8698             | control                  | 32x1          | LUT            | 
|swNet82443            | control                  | 32x1          | LUT            | 
|swNet82793            | control                  | 4x1           | LUT            | 
|swNet83067            | control                  | 8x1           | LUT            | 
|swNet83357            | control                  | 16x1          | LUT            | 
|swNet83679            | control                  | 32x1          | LUT            | 
|swNet84064            | control                  | 32x1          | LUT            | 
|rc82445               | instPerm85011/sw/control | 32x1          | LUT            | 
|rc82795               | instPerm85089/sw/control | 4x1           | LUT            | 
|rc83069               | instPerm85126/sw/control | 8x1           | LUT            | 
|rc83359               | instPerm85163/sw/control | 16x1          | LUT            | 
|rc83681               | instPerm85208/sw/control | 32x1          | LUT            | 
|rc84066               | instPerm85253/sw/control | 32x1          | LUT            | 
|sha256                | k_constants_inst/tmp_K   | 64x32         | LUT            | 
|crp                   | u6/dout                  | 64x4          | LUT            | 
|crp                   | u0/dout                  | 64x4          | LUT            | 
|crp                   | u2/dout                  | 64x4          | LUT            | 
|crp                   | u5/dout                  | 64x4          | LUT            | 
|crp                   | u1/dout                  | 64x4          | LUT            | 
|crp                   | u7/dout                  | 64x4          | LUT            | 
|crp                   | u3/dout                  | 64x4          | LUT            | 
|crp                   | u4/dout                  | 64x4          | LUT            | 
|expand_key_type_D_192 | S4_0/S_3/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_D_192 | S4_0/S_2/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_D_192 | S4_0/S_1/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_D_192 | S4_0/S_0/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_3/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_2/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_1/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_0/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_3/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_2/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_1/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_0/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_3/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_2/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_1/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_0/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_3/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_2/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_1/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_0/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_3/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_2/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_1/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_0/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_3/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_2/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_1/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_C_192 | S4_0/S_0/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_3/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_2/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_1/out_reg         | 256x8         | Block RAM      | 
|expand_key_type_A_192 | S4_0/S_0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t0/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t1/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t2/t3/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t0/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t1/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t2/s4/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s0/out_reg         | 256x8         | Block RAM      | 
|one_round             | t3/t3/s4/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_1/S_3/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_1/S_2/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_1/S_1/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_1/S_0/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_2/S_3/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_2/S_2/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_2/S_1/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_2/S_0/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_3/S_3/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_3/S_2/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_3/S_1/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_3/S_0/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_4/S_3/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_4/S_2/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_4/S_1/out_reg         | 256x8         | Block RAM      | 
|final_round           | S4_4/S_0/out_reg         | 256x8         | Block RAM      | 
|rc7079                | instPerm9645/sw/control  | 32x1          | LUT            | 
|rc7429                | instPerm9723/sw/control  | 4x1           | LUT            | 
|rc7703                | instPerm9760/sw/control  | 8x1           | LUT            | 
|rc7993                | instPerm9797/sw/control  | 16x1          | LUT            | 
|rc8315                | instPerm9842/sw/control  | 32x1          | LUT            | 
|rc8700                | instPerm9887/sw/control  | 32x1          | LUT            | 
+----------------------+--------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|dft_top_top:  | dataY_reg  | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|wbram:        | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|idft_top_top: | dataY_reg  | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+--------------------------------------------------+----------------+----------------------+----------------+
|Module Name           | RTL Object                                       | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------+--------------------------------------------------+----------------+----------------------+----------------+
|i_1/picorv32_top_inst | picorv32_core/cpuregs_reg                        | Implied        | 32 x 32              | RAM32M16 x 6   | 
|i_1/dft_top_top_inst  | dft_top/stage0/instPerm85011/s1mem1/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage0/instPerm85011/s1mem0/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage0/instPerm85011/s2mem0/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage0/instPerm85011/s2mem1/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage2/instPerm85052/s1mem1/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage2/instPerm85052/s1mem0/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage2/instPerm85052/s2mem0/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage2/instPerm85052/s2mem1/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage5/instPerm85089/s1mem1/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage5/instPerm85089/s1mem0/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage5/instPerm85089/s2mem0/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage5/instPerm85089/s2mem1/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage8/instPerm85126/s1mem1/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage8/instPerm85126/s1mem0/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage8/instPerm85126/s2mem0/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage8/instPerm85126/s2mem1/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage11/instPerm85163/s1mem1/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage11/instPerm85163/s1mem0/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage11/instPerm85163/s2mem0/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage11/instPerm85163/s2mem1/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage14/instPerm85208/s1mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage14/instPerm85208/s1mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage14/instPerm85208/s2mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage14/instPerm85208/s2mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage17/instPerm85253/s1mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage17/instPerm85253/s1mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage17/instPerm85253/s2mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage17/instPerm85253/s2mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dataX_reg                                        | Implied        | 32 x 64              | RAM32M16 x 5   | 
|i_1/uart_top_inst     | uart_regs_inst/receiver/fifo_rx/rfifo/ram_reg    | Implied        | 16 x 8               | RAM32M16 x 1   | 
|i_1/uart_top_inst     | uart_regs_inst/transmitter/fifo_tx/tfifo/ram_reg | Implied        | 16 x 8               | RAM32M16 x 1   | 
|i_3/idft_top_top_inst | idft_top/stage0/instPerm9645/s1mem1/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage0/instPerm9645/s1mem0/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage0/instPerm9645/s2mem0/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage0/instPerm9645/s2mem1/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage2/instPerm9686/s1mem1/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage2/instPerm9686/s1mem0/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage2/instPerm9686/s2mem0/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage2/instPerm9686/s2mem1/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage5/instPerm9723/s1mem1/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage5/instPerm9723/s1mem0/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage5/instPerm9723/s2mem0/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage5/instPerm9723/s2mem1/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage8/instPerm9760/s1mem1/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage8/instPerm9760/s1mem0/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage8/instPerm9760/s2mem0/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage8/instPerm9760/s2mem1/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage11/instPerm9797/s1mem1/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage11/instPerm9797/s1mem0/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage11/instPerm9797/s2mem0/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage11/instPerm9797/s2mem1/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage14/instPerm9842/s1mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage14/instPerm9842/s1mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage14/instPerm9842/s2mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage14/instPerm9842/s2mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage17/instPerm9887/s1mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage17/instPerm9887/s1mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage17/instPerm9887/s2mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage17/instPerm9887/s2mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | dataX_reg                                        | Implied        | 32 x 64              | RAM32M16 x 5   | 
+----------------------+--------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DirSum_82710 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_82710 | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_82710 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_82710 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_82984 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_82984 | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_82984 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_82984 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_83274 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_83274 | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_83274 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_83274 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_83596 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_83596 | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_83596 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_83596 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_83981 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_83981 | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_83981 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_83981 | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_7344  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_7344  | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_7344  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_7344  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_7618  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_7618  | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_7618  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_7618  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_7908  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_7908  | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_7908  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_7908  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_8230  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_8230  | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_8230  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_8230  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_8615  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_8615  | (A2*BCIN2)' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|DirSum_8615  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DirSum_8615  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_2/dft_top/stage0/instPerm85011/s2wr0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_6/dft_top/stage0/instPerm85011/s2wr1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_7/dft_top/stage0/instPerm85011/s1rd0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_8/dft_top/stage0/instPerm85011/s1rd1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_97/dft_top/stage2/instPerm85052/s2wr0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_98/dft_top/stage2/instPerm85052/s2wr1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_99/dft_top/stage2/instPerm85052/s1rd0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_100/dft_top/stage2/instPerm85052/s1rd1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_197/dft_top/stage5/instPerm85089/s2wr0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_198/dft_top/stage5/instPerm85089/s2wr1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_199/dft_top/stage5/instPerm85089/s1rd0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_200/dft_top/stage5/instPerm85089/s1rd1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_250/dft_top/stage6/codeBlockIsnt85119/instD14inst0_82970/out3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_251/dft_top/stage6/codeBlockIsnt85119/instD16inst0_82982/out3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_303/dft_top/stage8/instPerm85126/s2wr0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_304/dft_top/stage8/instPerm85126/s2wr1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_305/dft_top/stage8/instPerm85126/s1rd0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_306/dft_top/stage8/instPerm85126/s1rd1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_368/dft_top/stage9/codeBlockIsnt85156/instD10inst0_83252/out3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_369/dft_top/stage9/codeBlockIsnt85156/instD12inst0_83272/out3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_421/dft_top/stage11/instPerm85163/s2wr0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_422/dft_top/stage11/instPerm85163/s2wr1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_423/dft_top/stage11/instPerm85163/s1rd0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_424/dft_top/stage11/instPerm85163/s1rd1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_483/dft_top/stage12/codeBlockIsnt85201/instD6inst0_83558/out3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_484/dft_top/stage12/codeBlockIsnt85201/instD8inst0_83594/out3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_536/dft_top/stage14/instPerm85208/s2wr0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_537/dft_top/stage14/instPerm85208/s2wr1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_538/dft_top/stage14/instPerm85208/s1rd0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_539/dft_top/stage14/instPerm85208/s1rd1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_614/dft_top/stage15/codeBlockIsnt85246/instD2inst0_83911/out3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_615/dft_top/stage15/codeBlockIsnt85246/instD4inst0_83979/out3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_667/dft_top/stage17/instPerm85253/s2wr0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_668/dft_top/stage17/instPerm85253/s2wr1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_669/dft_top/stage17/instPerm85253/s1rd0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_670/dft_top/stage17/instPerm85253/s1rd1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dft_top_top_inst/i_3/dataY_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/wbram_inst/i_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a0/i_0/S4_0/S_3/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a0/i_1/S4_0/S_2/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a0/i_2/S4_0/S_1/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a0/i_3/S4_0/S_0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a2/i_0/S4_0/S_3/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a2/i_1/S4_0/S_2/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a2/i_2/S4_0/S_1/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a2/i_3/S4_0/S_0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a3/i_0/S4_0/S_3/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a3/i_1/S4_0/S_2/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a3/i_2/S4_0/S_1/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a3/i_3/S4_0/S_0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a5/i_0/S4_0/S_3/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a5/i_1/S4_0/S_2/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a5/i_2/S4_0/S_1/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a5/i_3/S4_0/S_0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a6/i_0/S4_0/S_3/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a6/i_1/S4_0/S_2/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a6/i_2/S4_0/S_1/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a6/i_3/S4_0/S_0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a8/i_0/S4_0/S_3/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a8/i_1/S4_0/S_2/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a8/i_2/S4_0/S_1/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a8/i_3/S4_0/S_0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a9/i_0/S4_0/S_3/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a9/i_1/S4_0/S_2/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a9/i_2/S4_0/S_1/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a9/i_3/S4_0/S_0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a11/i_0/S4_0/S_3/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a11/i_1/S4_0/S_2/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a11/i_2/S4_0/S_1/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/a11/i_3/S4_0/S_0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_0/t0/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_1/t0/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_2/t0/t1/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_3/t0/t1/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_4/t0/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_5/t0/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_6/t0/t3/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_7/t0/t3/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_8/t1/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_9/t1/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_10/t1/t1/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_11/t1/t1/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_12/t1/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_13/t1/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_14/t1/t3/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_15/t1/t3/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_16/t2/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_17/t2/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_18/t2/t1/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_19/t2/t1/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_20/t2/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_21/t2/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_22/t2/t3/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_23/t2/t3/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_24/t3/t0/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_25/t3/t0/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_26/t3/t1/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_27/t3/t1/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_28/t3/t2/s0/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/aes_top_inst/aes/r1/i_29/t3/t2/s4/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     15876|
|2     |top__GB1      |           1|     14199|
|3     |top__GB2      |           1|     31261|
|4     |top__GB3      |           1|     15564|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:35 ; elapsed = 00:04:56 . Memory (MB): peak = 2223.289 ; gain = 1961.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:05:18 . Memory (MB): peak = 2387.727 ; gain = 2126.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|dft_top_top:  | dataY_reg  | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|wbram:        | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|idft_top_top: | dataY_reg  | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+----------------------+--------------------------------------------------+----------------+----------------------+----------------+
|Module Name           | RTL Object                                       | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------+--------------------------------------------------+----------------+----------------------+----------------+
|i_1/picorv32_top_inst | picorv32_core/cpuregs_reg                        | Implied        | 32 x 32              | RAM32M16 x 6   | 
|i_1/dft_top_top_inst  | dft_top/stage0/instPerm85011/s1mem1/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage0/instPerm85011/s1mem0/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage0/instPerm85011/s2mem0/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage0/instPerm85011/s2mem1/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage2/instPerm85052/s1mem1/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage2/instPerm85052/s1mem0/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage2/instPerm85052/s2mem0/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage2/instPerm85052/s2mem1/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage5/instPerm85089/s1mem1/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage5/instPerm85089/s1mem0/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage5/instPerm85089/s2mem0/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage5/instPerm85089/s2mem1/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage8/instPerm85126/s1mem1/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage8/instPerm85126/s1mem0/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage8/instPerm85126/s2mem0/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage8/instPerm85126/s2mem1/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage11/instPerm85163/s1mem1/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage11/instPerm85163/s1mem0/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage11/instPerm85163/s2mem0/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage11/instPerm85163/s2mem1/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_1/dft_top_top_inst  | dft_top/stage14/instPerm85208/s1mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage14/instPerm85208/s1mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage14/instPerm85208/s2mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage14/instPerm85208/s2mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage17/instPerm85253/s1mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage17/instPerm85253/s1mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage17/instPerm85253/s2mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dft_top/stage17/instPerm85253/s2mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_1/dft_top_top_inst  | dataX_reg                                        | Implied        | 32 x 64              | RAM32M16 x 5   | 
|i_1/uart_top_inst     | uart_regs_inst/receiver/fifo_rx/rfifo/ram_reg    | Implied        | 16 x 8               | RAM32M16 x 1   | 
|i_1/uart_top_inst     | uart_regs_inst/transmitter/fifo_tx/tfifo/ram_reg | Implied        | 16 x 8               | RAM32M16 x 1   | 
|i_3/idft_top_top_inst | idft_top/stage0/instPerm9645/s1mem1/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage0/instPerm9645/s1mem0/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage0/instPerm9645/s2mem0/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage0/instPerm9645/s2mem1/mem_reg      | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage2/instPerm9686/s1mem1/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage2/instPerm9686/s1mem0/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage2/instPerm9686/s2mem0/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage2/instPerm9686/s2mem1/mem_reg      | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage5/instPerm9723/s1mem1/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage5/instPerm9723/s1mem0/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage5/instPerm9723/s2mem0/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage5/instPerm9723/s2mem1/mem_reg      | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage8/instPerm9760/s1mem1/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage8/instPerm9760/s1mem0/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage8/instPerm9760/s2mem0/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage8/instPerm9760/s2mem1/mem_reg      | User Attribute | 16 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage11/instPerm9797/s1mem1/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage11/instPerm9797/s1mem0/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage11/instPerm9797/s2mem0/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage11/instPerm9797/s2mem1/mem_reg     | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|i_3/idft_top_top_inst | idft_top/stage14/instPerm9842/s1mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage14/instPerm9842/s1mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage14/instPerm9842/s2mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage14/instPerm9842/s2mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage17/instPerm9887/s1mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage17/instPerm9887/s1mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage17/instPerm9887/s2mem0/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | idft_top/stage17/instPerm9887/s2mem1/mem_reg     | User Attribute | 64 x 32              | RAM64M8 x 5    | 
|i_3/idft_top_top_inst | dataX_reg                                        | Implied        | 32 x 64              | RAM32M16 x 5   | 
+----------------------+--------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     15876|
|2     |top__GB1      |           1|     14339|
|3     |top__GB2      |           1|     31261|
|4     |top__GB3      |           1|     15704|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:20 ; elapsed = 00:05:45 . Memory (MB): peak = 2387.727 ; gain = 2126.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ySel_reg[5] is being inverted and renamed to ySel_reg[5]_inv.
INFO: [Synth 8-5365] Flop xSel_reg[5] is being inverted and renamed to xSel_reg[5]_inv.
INFO: [Synth 8-5365] Flop ySel_reg[5] is being inverted and renamed to ySel_reg[5]_inv.
INFO: [Synth 8-5365] Flop xSel_reg[5] is being inverted and renamed to xSel_reg[5]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_cti_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_cti_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_cti_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_bte_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_bus:m_bte_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_err_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_bus:s_rty_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_bus:bus_hold to constant 0
WARNING: [Synth 8-3295] tying undriven pin uart_top_inst:dsr_pad_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin uart_top_inst:ri_pad_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin uart_top_inst:dcd_pad_i to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:24 ; elapsed = 00:05:48 . Memory (MB): peak = 2387.727 ; gain = 2126.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:24 ; elapsed = 00:05:48 . Memory (MB): peak = 2387.727 ; gain = 2126.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:33 ; elapsed = 00:05:57 . Memory (MB): peak = 2387.727 ; gain = 2126.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:33 ; elapsed = 00:05:57 . Memory (MB): peak = 2387.727 ; gain = 2126.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:34 ; elapsed = 00:05:59 . Memory (MB): peak = 2387.727 ; gain = 2126.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:35 ; elapsed = 00:05:59 . Memory (MB): peak = 2387.727 ; gain = 2126.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dft_top_top  | dft_top/stage0/instPerm85011/shiftFIFO_85029/mem_reg[3][0]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage0/instPerm85011/shiftFIFO_85044/mem_reg[2][4]       | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|dft_top_top  | dft_top/stage0/instPerm85011/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage0/instPerm85011/shiftFIFO_85016/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage2/instPerm85052/shiftFIFO_85069/mem_reg[1][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage2/instPerm85052/shiftFIFO_85081/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage2/instPerm85052/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage2/instPerm85052/shiftFIFO_85057/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage3/codeBlockIsnt85082/shiftFIFO_85085/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top_top  | dft_top/stage3/codeBlockIsnt85082/tm143_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage3/codeBlockIsnt85082/tm139_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage4/X0_reg[15]                                        | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage4/X1_reg[15]                                        | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage5/instPerm85089/shiftFIFO_85104/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage5/instPerm85089/shiftFIFO_85106/mem_reg[3][0]       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage5/instPerm85089/shiftFIFO_85118/mem_reg[2][1]       | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|dft_top_top  | dft_top/stage5/instPerm85089/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage5/instPerm85089/shiftFIFO_85094/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage6/codeBlockIsnt85119/shiftFIFO_85122/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top_top  | dft_top/stage6/codeBlockIsnt85119/tm173_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage6/codeBlockIsnt85119/tm169_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage7/X0_reg[15]                                        | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage7/X1_reg[15]                                        | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage8/instPerm85126/shiftFIFO_85141/mem_reg[6][0]       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage8/instPerm85126/shiftFIFO_85143/mem_reg[7][0]       | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage8/instPerm85126/shiftFIFO_85155/mem_reg[2][2]       | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|dft_top_top  | dft_top/stage8/instPerm85126/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage8/instPerm85126/shiftFIFO_85131/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage9/codeBlockIsnt85156/shiftFIFO_85159/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top_top  | dft_top/stage9/codeBlockIsnt85156/tm203_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage9/codeBlockIsnt85156/tm199_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage10/X0_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage10/X1_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage11/instPerm85163/shiftFIFO_85181/mem_reg[3][0]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage11/instPerm85163/shiftFIFO_85196/mem_reg[2][3]      | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|dft_top_top  | dft_top/stage11/instPerm85163/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage11/instPerm85163/shiftFIFO_85168/mem_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage12/codeBlockIsnt85201/shiftFIFO_85204/mem_reg[6][0] | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top_top  | dft_top/stage12/codeBlockIsnt85201/tm233_reg[15]                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage12/codeBlockIsnt85201/tm229_reg[15]                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage13/X0_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage13/X1_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage14/instPerm85208/shiftFIFO_85226/mem_reg[3][0]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage14/instPerm85208/shiftFIFO_85241/mem_reg[2][4]      | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|dft_top_top  | dft_top/stage14/instPerm85208/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage14/instPerm85208/shiftFIFO_85213/mem_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage15/codeBlockIsnt85246/shiftFIFO_85249/mem_reg[6][0] | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|dft_top_top  | dft_top/stage15/codeBlockIsnt85246/tm263_reg[15]                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage15/codeBlockIsnt85246/tm259_reg[15]                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage16/X0_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage16/X1_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dft_top_top  | dft_top/stage17/instPerm85253/shiftFIFO_85271/mem_reg[3][0]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage17/instPerm85253/shiftFIFO_85286/mem_reg[2][4]      | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|dft_top_top  | dft_top/stage17/instPerm85253/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dft_top_top  | dft_top/stage17/instPerm85253/shiftFIFO_85258/mem_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage0/instPerm9645/shiftFIFO_9663/mem_reg[3][0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage0/instPerm9645/shiftFIFO_9678/mem_reg[2][4]        | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|idft_top_top | idft_top/stage0/instPerm9645/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage0/instPerm9645/shiftFIFO_9650/mem_reg[2][0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage2/instPerm9686/shiftFIFO_9703/mem_reg[1][0]        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage2/instPerm9686/shiftFIFO_9715/mem_reg[2][0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage2/instPerm9686/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage2/instPerm9686/shiftFIFO_9691/mem_reg[2][0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage3/codeBlockIsnt9716/shiftFIFO_9719/mem_reg[6][0]   | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|idft_top_top | idft_top/stage3/codeBlockIsnt9716/tm143_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage3/codeBlockIsnt9716/tm139_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage4/X0_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage4/X1_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage5/instPerm9723/shiftFIFO_9738/mem_reg[2][0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage5/instPerm9723/shiftFIFO_9740/mem_reg[3][0]        | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage5/instPerm9723/shiftFIFO_9752/mem_reg[2][1]        | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|idft_top_top | idft_top/stage5/instPerm9723/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage5/instPerm9723/shiftFIFO_9728/mem_reg[2][0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage6/codeBlockIsnt9753/shiftFIFO_9756/mem_reg[6][0]   | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|idft_top_top | idft_top/stage6/codeBlockIsnt9753/tm173_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage6/codeBlockIsnt9753/tm169_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage7/X0_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage7/X1_reg[15]                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage8/instPerm9760/shiftFIFO_9775/mem_reg[6][0]        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage8/instPerm9760/shiftFIFO_9777/mem_reg[7][0]        | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage8/instPerm9760/shiftFIFO_9789/mem_reg[2][2]        | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|idft_top_top | idft_top/stage8/instPerm9760/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage8/instPerm9760/shiftFIFO_9765/mem_reg[2][0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage9/codeBlockIsnt9790/shiftFIFO_9793/mem_reg[6][0]   | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|idft_top_top | idft_top/stage9/codeBlockIsnt9790/tm203_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage9/codeBlockIsnt9790/tm199_reg[15]                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage10/X0_reg[15]                                      | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage10/X1_reg[15]                                      | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage11/instPerm9797/shiftFIFO_9815/mem_reg[3][0]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage11/instPerm9797/shiftFIFO_9830/mem_reg[2][3]       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|idft_top_top | idft_top/stage11/instPerm9797/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage11/instPerm9797/shiftFIFO_9802/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage12/codeBlockIsnt9835/shiftFIFO_9838/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|idft_top_top | idft_top/stage12/codeBlockIsnt9835/tm233_reg[15]                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage12/codeBlockIsnt9835/tm229_reg[15]                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage13/X0_reg[15]                                      | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage13/X1_reg[15]                                      | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage14/instPerm9842/shiftFIFO_9860/mem_reg[3][0]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage14/instPerm9842/shiftFIFO_9875/mem_reg[2][4]       | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|idft_top_top | idft_top/stage14/instPerm9842/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage14/instPerm9842/shiftFIFO_9847/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage15/codeBlockIsnt9880/shiftFIFO_9883/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|idft_top_top | idft_top/stage15/codeBlockIsnt9880/tm263_reg[15]                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage15/codeBlockIsnt9880/tm259_reg[15]                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage16/X0_reg[15]                                      | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage16/X1_reg[15]                                      | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|idft_top_top | idft_top/stage17/instPerm9887/shiftFIFO_9905/mem_reg[3][0]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage17/instPerm9887/shiftFIFO_9920/mem_reg[2][4]       | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|idft_top_top | idft_top/stage17/instPerm9887/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|idft_top_top | idft_top/stage17/instPerm9887/shiftFIFO_9892/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   522|
|3     |DSP_ALU         |    30|
|4     |DSP_ALU_1       |    10|
|5     |DSP_A_B_DATA    |    30|
|6     |DSP_A_B_DATA_1  |    10|
|7     |DSP_C_DATA      |    30|
|8     |DSP_C_DATA_1    |    10|
|9     |DSP_MULTIPLIER  |    40|
|10    |DSP_M_DATA      |    30|
|11    |DSP_M_DATA_1    |    10|
|12    |DSP_OUTPUT      |    40|
|13    |DSP_PREADD      |    40|
|14    |DSP_PREADD_DATA |    40|
|15    |LUT1            |   587|
|16    |LUT2            |  4632|
|17    |LUT3            |  2791|
|18    |LUT4            |  2323|
|19    |LUT5            |  1983|
|20    |LUT6            |  6927|
|21    |MUXF7           |  1115|
|22    |MUXF8           |   187|
|23    |RAM32M16        |   114|
|24    |RAM64M8         |   120|
|25    |RAMB18E2        |     4|
|26    |RAMB18E2_1      |     4|
|27    |RAMB18E2_10     |     2|
|28    |RAMB18E2_11     |     2|
|29    |RAMB18E2_14     |     2|
|30    |RAMB18E2_15     |     2|
|31    |RAMB18E2_2      |     2|
|32    |RAMB18E2_20     |     2|
|33    |RAMB18E2_21     |     2|
|34    |RAMB18E2_22     |     1|
|35    |RAMB18E2_23     |   112|
|36    |RAMB18E2_24     |    88|
|37    |RAMB18E2_29     |     2|
|38    |RAMB18E2_3      |     2|
|39    |RAMB18E2_30     |     1|
|40    |RAMB18E2_31     |     2|
|41    |RAMB18E2_32     |     1|
|42    |RAMB18E2_33     |     2|
|43    |RAMB18E2_34     |     1|
|44    |RAMB18E2_35     |     2|
|45    |RAMB18E2_36     |     1|
|46    |RAMB18E2_37     |     1|
|47    |RAMB18E2_38     |     1|
|48    |RAMB18E2_39     |     1|
|49    |RAMB18E2_4      |     2|
|50    |RAMB18E2_40     |     1|
|51    |RAMB18E2_5      |     2|
|52    |RAMB18E2_6      |     2|
|53    |RAMB18E2_7      |     2|
|54    |RAMB36E2        |     2|
|55    |SRL16E          |   746|
|56    |FDCE            | 11203|
|57    |FDPE            |    29|
|58    |FDRE            | 12017|
|59    |FDSE            |    85|
|60    |IBUF            |     4|
|61    |OBUF            |     2|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------------------------------------------+------+
|      |Instance                                           |Module                                                          |Cells |
+------+---------------------------------------------------+----------------------------------------------------------------+------+
|1     |top                                                |                                                                | 45959|
|2     |  iir_top_inst                                     |iir_top                                                         |  4879|
|3     |    IIR_filter                                     |IIR_filter                                                      |  2089|
|4     |      my_IIR_filter_firBlock_left                  |IIR_filter_firBlock_left                                        |   863|
|5     |        my_IIR_filter_firBlock_left_MultiplyBlock  |IIR_filter_firBlock_left_MultiplyBlock                          |   390|
|6     |      my_IIR_filter_firBlock_right                 |IIR_filter_firBlock_right                                       |   710|
|7     |        my_IIR_filter_firBlock_right_MultiplyBlock |IIR_filter_firBlock_right_MultiplyBlock                         |   390|
|8     |  u_bus                                            |wb_bus_b3                                                       |    52|
|9     |    u_mux                                          |wb_mux                                                          |    13|
|10    |  md5_top_inst                                     |md5_top                                                         |  3786|
|11    |    pancham                                        |pancham                                                         |  3013|
|12    |  picorv32_top_inst                                |picorv32_top                                                    |  1674|
|13    |    picorv32_core                                  |picorv32                                                        |  1567|
|14    |  dft_top_top_inst                                 |dft_top_top                                                     |  5601|
|15    |    dft_top                                        |dft_top                                                         |  5353|
|16    |      stage0                                       |rc82445                                                         |   446|
|17    |        instPerm85011                              |perm82443                                                       |   446|
|18    |          nextReg_85028                            |nextReg_638                                                     |    18|
|19    |          nextReg_85032                            |nextReg__parameterized0_639                                     |    19|
|20    |          s1mem0                                   |memMod_dist_640                                                 |    37|
|21    |          s1mem1                                   |memMod_dist_641                                                 |    37|
|22    |          s2mem0                                   |memMod_dist_642                                                 |    37|
|23    |          s2mem1                                   |memMod_dist_643                                                 |    37|
|24    |          shiftFIFO_85016                          |shiftRegFIFO_644                                                |     2|
|25    |          shiftFIFO_85017                          |shiftRegFIFO__parameterized0_645                                |     1|
|26    |          shiftFIFO_85029                          |shiftRegFIFO__parameterized1_646                                |     3|
|27    |          shiftFIFO_85033                          |shiftRegFIFO__parameterized0_647                                |     1|
|28    |          shiftFIFO_85044                          |shiftRegFIFO__parameterized3_648                                |    10|
|29    |          sw                                       |swNet82443                                                      |   195|
|30    |          writeIntReg                              |shiftRegFIFO__parameterized1_649                                |     2|
|31    |      stage1                                       |codeBlock82447                                                  |   203|
|32    |        add82459                                   |addfxp_633                                                      |    34|
|33    |        add82474                                   |addfxp_634                                                      |    34|
|34    |        shiftFIFO_85051                            |shiftRegFIFO__parameterized0_635                                |     2|
|35    |        sub82489                                   |subfxp_636                                                      |    34|
|36    |        sub82504                                   |subfxp_637                                                      |    34|
|37    |      stage10                                      |codeBlock83277                                                  |   205|
|38    |        add83289                                   |addfxp_628                                                      |    34|
|39    |        add83304                                   |addfxp_629                                                      |    34|
|40    |        shiftFIFO_85162                            |shiftRegFIFO__parameterized0_630                                |     4|
|41    |        sub83319                                   |subfxp_631                                                      |    34|
|42    |        sub83334                                   |subfxp_632                                                      |    34|
|43    |      stage11                                      |rc83359                                                         |   421|
|44    |        instPerm85163                              |perm83357                                                       |   421|
|45    |          nextReg_85180                            |nextReg__parameterized1_616                                     |    15|
|46    |          nextReg_85184                            |nextReg__parameterized2_617                                     |    17|
|47    |          s1mem0                                   |memMod_dist__parameterized3_618                                 |    35|
|48    |          s1mem1                                   |memMod_dist__parameterized3_619                                 |    35|
|49    |          s2mem0                                   |memMod_dist__parameterized3_620                                 |    35|
|50    |          s2mem1                                   |memMod_dist__parameterized3_621                                 |    35|
|51    |          shiftFIFO_85168                          |shiftRegFIFO_622                                                |     2|
|52    |          shiftFIFO_85169                          |shiftRegFIFO__parameterized0_623                                |     1|
|53    |          shiftFIFO_85181                          |shiftRegFIFO__parameterized1_624                                |     3|
|54    |          shiftFIFO_85185                          |shiftRegFIFO__parameterized0_625                                |     2|
|55    |          shiftFIFO_85196                          |shiftRegFIFO__parameterized10_626                               |     8|
|56    |          sw                                       |swNet83357                                                      |   195|
|57    |          writeIntReg                              |shiftRegFIFO__parameterized1_627                                |     2|
|58    |      stage12                                      |DirSum_83596                                                    |   260|
|59    |        codeBlockIsnt85201                         |codeBlock83362                                                  |   252|
|60    |          add83519                                 |addfxp_609                                                      |    34|
|61    |          instD6inst0_83558                        |D6_83558                                                        |    17|
|62    |          instD8inst0_83594                        |D8_83594                                                        |    17|
|63    |          m83461                                   |multfix_610                                                     |    24|
|64    |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__9   |     8|
|65    |          m83483                                   |multfix_611                                                     |     8|
|66    |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel__4    |     8|
|67    |          m83501                                   |multfix_612                                                     |     8|
|68    |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel      |     8|
|69    |          m83512                                   |multfix_613                                                     |     8|
|70    |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__4   |     8|
|71    |          shiftFIFO_85204                          |shiftRegFIFO__parameterized5_614                                |     1|
|72    |          sub83490                                 |subfxp_615                                                      |    18|
|73    |      stage13                                      |codeBlock83599                                                  |   205|
|74    |        add83611                                   |addfxp_604                                                      |    34|
|75    |        add83626                                   |addfxp_605                                                      |    34|
|76    |        shiftFIFO_85207                            |shiftRegFIFO__parameterized0_606                                |     4|
|77    |        sub83641                                   |subfxp_607                                                      |    34|
|78    |        sub83656                                   |subfxp_608                                                      |    34|
|79    |      stage14                                      |rc83681                                                         |   442|
|80    |        instPerm85208                              |perm83679                                                       |   442|
|81    |          nextReg_85225                            |nextReg_592                                                     |    17|
|82    |          nextReg_85229                            |nextReg__parameterized0_593                                     |    19|
|83    |          s1mem0                                   |memMod_dist_594                                                 |    37|
|84    |          s1mem1                                   |memMod_dist_595                                                 |    37|
|85    |          s2mem0                                   |memMod_dist_596                                                 |    37|
|86    |          s2mem1                                   |memMod_dist_597                                                 |    37|
|87    |          shiftFIFO_85213                          |shiftRegFIFO_598                                                |     2|
|88    |          shiftFIFO_85214                          |shiftRegFIFO__parameterized0_599                                |     1|
|89    |          shiftFIFO_85226                          |shiftRegFIFO__parameterized1_600                                |     3|
|90    |          shiftFIFO_85230                          |shiftRegFIFO__parameterized0_601                                |     2|
|91    |          shiftFIFO_85241                          |shiftRegFIFO__parameterized3_602                                |    10|
|92    |          sw                                       |swNet83679                                                      |   195|
|93    |          writeIntReg                              |shiftRegFIFO__parameterized1_603                                |     2|
|94    |      stage15                                      |DirSum_83981                                                    |   264|
|95    |        codeBlockIsnt85246                         |codeBlock83683                                                  |   254|
|96    |          add83840                                 |addfxp_585                                                      |    34|
|97    |          instD2inst0_83911                        |D2_83911                                                        |    17|
|98    |          instD4inst0_83979                        |D4_83979                                                        |    17|
|99    |          m83782                                   |multfix_586                                                     |    24|
|100   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__7   |     8|
|101   |          m83804                                   |multfix_587                                                     |     8|
|102   |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel__2    |     8|
|103   |          m83822                                   |multfix_588                                                     |     8|
|104   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__8   |     8|
|105   |          m83833                                   |multfix_589                                                     |     8|
|106   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__5   |     8|
|107   |          shiftFIFO_85249                          |shiftRegFIFO__parameterized5_590                                |     1|
|108   |          sub83811                                 |subfxp_591                                                      |    18|
|109   |      stage16                                      |codeBlock83984                                                  |   205|
|110   |        add83996                                   |addfxp_580                                                      |    34|
|111   |        add84011                                   |addfxp_581                                                      |    34|
|112   |        shiftFIFO_85252                            |shiftRegFIFO__parameterized0_582                                |     4|
|113   |        sub84026                                   |subfxp_583                                                      |    34|
|114   |        sub84041                                   |subfxp_584                                                      |    34|
|115   |      stage17                                      |rc84066                                                         |   444|
|116   |        instPerm85253                              |perm84064                                                       |   444|
|117   |          nextReg_85270                            |nextReg_568                                                     |    17|
|118   |          nextReg_85274                            |nextReg__parameterized0_569                                     |    19|
|119   |          s1mem0                                   |memMod_dist_570                                                 |    37|
|120   |          s1mem1                                   |memMod_dist_571                                                 |    37|
|121   |          s2mem0                                   |memMod_dist_572                                                 |    37|
|122   |          s2mem1                                   |memMod_dist_573                                                 |    37|
|123   |          shiftFIFO_85258                          |shiftRegFIFO_574                                                |     2|
|124   |          shiftFIFO_85259                          |shiftRegFIFO__parameterized0_575                                |     1|
|125   |          shiftFIFO_85271                          |shiftRegFIFO__parameterized1_576                                |     3|
|126   |          shiftFIFO_85275                          |shiftRegFIFO__parameterized0_577                                |     4|
|127   |          shiftFIFO_85286                          |shiftRegFIFO__parameterized3_578                                |    10|
|128   |          sw                                       |swNet84064                                                      |   195|
|129   |          writeIntReg                              |shiftRegFIFO__parameterized1_579                                |     2|
|130   |      stage2                                       |rc82529                                                         |   367|
|131   |        instPerm85052                              |perm82527                                                       |   367|
|132   |          s1mem0                                   |memMod_dist__parameterized0_557                                 |    35|
|133   |          s1mem1                                   |memMod_dist__parameterized0_558                                 |    35|
|134   |          s2mem0                                   |memMod_dist__parameterized0_559                                 |    35|
|135   |          s2mem1                                   |memMod_dist__parameterized0_560                                 |    35|
|136   |          shiftFIFO_85057                          |shiftRegFIFO_561                                                |     2|
|137   |          shiftFIFO_85058                          |shiftRegFIFO__parameterized0_562                                |     1|
|138   |          shiftFIFO_85067                          |shiftRegFIFO__parameterized0_563                                |     4|
|139   |          shiftFIFO_85069                          |shiftRegFIFO__parameterized4_564                                |     5|
|140   |          shiftFIFO_85070                          |shiftRegFIFO__parameterized0_565                                |     2|
|141   |          shiftFIFO_85081                          |shiftRegFIFO_566                                                |     2|
|142   |          sw                                       |swNet82527                                                      |   195|
|143   |          writeIntReg                              |shiftRegFIFO__parameterized1_567                                |     2|
|144   |      stage3                                       |DirSum_82710                                                    |   208|
|145   |        codeBlockIsnt85082                         |codeBlock82532                                                  |   207|
|146   |          add82689                                 |addfxp_550                                                      |    34|
|147   |          instD18inst0_82700                       |D18_82700                                                       |     3|
|148   |          instD20inst0_82708                       |D20_82708                                                       |     4|
|149   |          m82631                                   |multfix_551                                                     |    24|
|150   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__2   |     8|
|151   |          m82653                                   |multfix_552                                                     |     8|
|152   |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel__1    |     8|
|153   |          m82671                                   |multfix_553                                                     |     8|
|154   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__1   |     8|
|155   |          m82682                                   |multfix_554                                                     |     8|
|156   |            \q_reg[1]                              |\dft_top/stage3/codeBlockIsnt85082/m82682/q_reg[1]_funnel       |     8|
|157   |          shiftFIFO_85085                          |shiftRegFIFO__parameterized5_555                                |     1|
|158   |          sub82660                                 |subfxp_556                                                      |    18|
|159   |      stage4                                       |codeBlock82713                                                  |   202|
|160   |        add82725                                   |addfxp_545                                                      |    34|
|161   |        add82740                                   |addfxp_546                                                      |    34|
|162   |        shiftFIFO_85088                            |shiftRegFIFO__parameterized0_547                                |     1|
|163   |        sub82755                                   |subfxp_548                                                      |    34|
|164   |        sub82770                                   |subfxp_549                                                      |    34|
|165   |      stage5                                       |rc82795                                                         |   380|
|166   |        instPerm85089                              |perm82793                                                       |   380|
|167   |          s1mem0                                   |memMod_dist__parameterized1_534                                 |    35|
|168   |          s1mem1                                   |memMod_dist__parameterized1_535                                 |    35|
|169   |          s2mem0                                   |memMod_dist__parameterized1_536                                 |    35|
|170   |          s2mem1                                   |memMod_dist__parameterized1_537                                 |    35|
|171   |          shiftFIFO_85094                          |shiftRegFIFO_538                                                |     2|
|172   |          shiftFIFO_85095                          |shiftRegFIFO__parameterized0_539                                |     1|
|173   |          shiftFIFO_85104                          |shiftRegFIFO_540                                                |     5|
|174   |          shiftFIFO_85106                          |shiftRegFIFO__parameterized1_541                                |     5|
|175   |          shiftFIFO_85107                          |shiftRegFIFO__parameterized0_542                                |     2|
|176   |          shiftFIFO_85118                          |shiftRegFIFO__parameterized6_543                                |     4|
|177   |          sw                                       |swNet82793                                                      |   195|
|178   |          writeIntReg                              |shiftRegFIFO__parameterized1_544                                |     2|
|179   |      stage6                                       |DirSum_82984                                                    |   254|
|180   |        codeBlockIsnt85119                         |codeBlock82798                                                  |   250|
|181   |          add82955                                 |addfxp_527                                                      |    34|
|182   |          instD14inst0_82970                       |D14_82970                                                       |    17|
|183   |          instD16inst0_82982                       |D16_82982                                                       |    17|
|184   |          m82897                                   |multfix_528                                                     |    24|
|185   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__11  |     8|
|186   |          m82919                                   |multfix_529                                                     |     8|
|187   |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel       |     8|
|188   |          m82937                                   |multfix_530                                                     |     8|
|189   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__10  |     8|
|190   |          m82948                                   |multfix_531                                                     |     8|
|191   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__12  |     8|
|192   |          shiftFIFO_85122                          |shiftRegFIFO__parameterized5_532                                |     1|
|193   |          sub82926                                 |subfxp_533                                                      |    18|
|194   |      stage7                                       |codeBlock82987                                                  |   202|
|195   |        add82999                                   |addfxp_522                                                      |    34|
|196   |        add83014                                   |addfxp_523                                                      |    34|
|197   |        shiftFIFO_85125                            |shiftRegFIFO__parameterized0_524                                |     1|
|198   |        sub83029                                   |subfxp_525                                                      |    34|
|199   |        sub83044                                   |subfxp_526                                                      |    34|
|200   |      stage8                                       |rc83069                                                         |   388|
|201   |        instPerm85126                              |perm83067                                                       |   388|
|202   |          s1mem0                                   |memMod_dist__parameterized2_511                                 |    35|
|203   |          s1mem1                                   |memMod_dist__parameterized2_512                                 |    35|
|204   |          s2mem0                                   |memMod_dist__parameterized2_513                                 |    35|
|205   |          s2mem1                                   |memMod_dist__parameterized2_514                                 |    35|
|206   |          shiftFIFO_85131                          |shiftRegFIFO_515                                                |     2|
|207   |          shiftFIFO_85132                          |shiftRegFIFO__parameterized0_516                                |     1|
|208   |          shiftFIFO_85141                          |shiftRegFIFO__parameterized5_517                                |     5|
|209   |          shiftFIFO_85143                          |shiftRegFIFO__parameterized7_518                                |     5|
|210   |          shiftFIFO_85144                          |shiftRegFIFO__parameterized0_519                                |     2|
|211   |          shiftFIFO_85155                          |shiftRegFIFO__parameterized8_520                                |     6|
|212   |          sw                                       |swNet83067                                                      |   195|
|213   |          writeIntReg                              |shiftRegFIFO__parameterized1_521                                |     2|
|214   |      stage9                                       |DirSum_83274                                                    |   257|
|215   |        codeBlockIsnt85156                         |codeBlock83072                                                  |   251|
|216   |          add83229                                 |addfxp_504                                                      |    34|
|217   |          instD10inst0_83252                       |D10_83252                                                       |    17|
|218   |          instD12inst0_83272                       |D12_83272                                                       |    17|
|219   |          m83171                                   |multfix_505                                                     |    24|
|220   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__13  |     8|
|221   |          m83193                                   |multfix_506                                                     |     8|
|222   |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel__3    |     8|
|223   |          m83211                                   |multfix_507                                                     |     8|
|224   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__3   |     8|
|225   |          m83222                                   |multfix_508                                                     |     8|
|226   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__6   |     8|
|227   |          shiftFIFO_85159                          |shiftRegFIFO__parameterized5_509                                |     1|
|228   |          sub83200                                 |subfxp_510                                                      |    18|
|229   |  wbram_inst                                       |wbram                                                           |    13|
|230   |  uart_top_inst                                    |uart_top                                                        |   699|
|231   |    uart_regs_inst                                 |uart_regs                                                       |   640|
|232   |      i_uart_sync_flops                            |uart_sync_flops                                                 |     3|
|233   |      receiver                                     |uart_receiver                                                   |   357|
|234   |        fifo_rx                                    |uart_rfifo                                                      |   214|
|235   |          rfifo                                    |raminfr_503                                                     |    20|
|236   |      transmitter                                  |uart_transmitter                                                |    96|
|237   |        fifo_tx                                    |uart_tfifo                                                      |    48|
|238   |          tfifo                                    |raminfr                                                         |    11|
|239   |    uart_wb_inst                                   |uart_wb                                                         |    59|
|240   |  sha256_top_inst                                  |sha256_top                                                      |  3965|
|241   |    sha256                                         |sha256                                                          |  3207|
|242   |      w_mem_inst                                   |sha256_w_mem                                                    |  1476|
|243   |  des3_top_inst                                    |des3_top                                                        |  1451|
|244   |    des3                                           |des3                                                            |  1111|
|245   |  aes_top_inst                                     |aes_top                                                         | 13152|
|246   |    aes                                            |aes_192                                                         | 12288|
|247   |      a0                                           |expand_key_type_D_192                                           |   627|
|248   |        S4_0                                       |S4_500                                                          |    82|
|249   |          S_1                                      |S_501                                                           |    41|
|250   |          S_3                                      |S_502                                                           |    41|
|251   |      a1                                           |expand_key_type_B_192                                           |   481|
|252   |      a10                                          |expand_key_type_B_192_124                                       |   449|
|253   |      a11                                          |expand_key_type_A_192                                           |   130|
|254   |        S4_0                                       |S4_497                                                          |     2|
|255   |          S_1                                      |S_498                                                           |     1|
|256   |          S_3                                      |S_499                                                           |     1|
|257   |      a2                                           |expand_key_type_A_192_125                                       |   643|
|258   |        S4_0                                       |S4_494                                                          |   194|
|259   |          S_1                                      |S_495                                                           |    97|
|260   |          S_3                                      |S_496                                                           |    97|
|261   |      a3                                           |expand_key_type_C_192                                           |   594|
|262   |        S4_0                                       |S4_491                                                          |    82|
|263   |          S_1                                      |S_492                                                           |    41|
|264   |          S_3                                      |S_493                                                           |    41|
|265   |      a4                                           |expand_key_type_B_192_126                                       |   481|
|266   |      a5                                           |expand_key_type_A_192_127                                       |   643|
|267   |        S4_0                                       |S4_488                                                          |   194|
|268   |          S_1                                      |S_489                                                           |    97|
|269   |          S_3                                      |S_490                                                           |    97|
|270   |      a6                                           |expand_key_type_C_192_128                                       |   594|
|271   |        S4_0                                       |S4_485                                                          |    82|
|272   |          S_1                                      |S_486                                                           |    41|
|273   |          S_3                                      |S_487                                                           |    41|
|274   |      a7                                           |expand_key_type_B_192_129                                       |   481|
|275   |      a8                                           |expand_key_type_A_192_130                                       |   643|
|276   |        S4_0                                       |S4_482                                                          |   194|
|277   |          S_1                                      |S_483                                                           |    97|
|278   |          S_3                                      |S_484                                                           |    97|
|279   |      a9                                           |expand_key_type_C_192_131                                       |   594|
|280   |        S4_0                                       |S4_479                                                          |    82|
|281   |          S_1                                      |S_480                                                           |    41|
|282   |          S_3                                      |S_481                                                           |    41|
|283   |      r1                                           |one_round                                                       |   464|
|284   |        t0                                         |table_lookup_449                                                |    36|
|285   |          t0                                       |T_472                                                           |    10|
|286   |            s0                                     |S_477                                                           |     9|
|287   |            s4                                     |xS_478                                                          |     1|
|288   |          t1                                       |T_473                                                           |     8|
|289   |          t2                                       |T_474                                                           |    18|
|290   |            s0                                     |S_475                                                           |     9|
|291   |            s4                                     |xS_476                                                          |     1|
|292   |        t1                                         |table_lookup_450                                                |   164|
|293   |          t0                                       |T_465                                                           |    74|
|294   |            s0                                     |S_470                                                           |    33|
|295   |            s4                                     |xS_471                                                          |    33|
|296   |          t1                                       |T_466                                                           |     8|
|297   |          t2                                       |T_467                                                           |    82|
|298   |            s0                                     |S_468                                                           |    65|
|299   |            s4                                     |xS_469                                                          |    17|
|300   |        t2                                         |table_lookup_451                                                |    68|
|301   |          t0                                       |T_459                                                           |    34|
|302   |            s0                                     |S_463                                                           |    33|
|303   |            s4                                     |xS_464                                                          |     1|
|304   |          t2                                       |T_460                                                           |    34|
|305   |            s0                                     |S_461                                                           |    33|
|306   |            s4                                     |xS_462                                                          |     1|
|307   |        t3                                         |table_lookup_452                                                |    68|
|308   |          t0                                       |T_453                                                           |    34|
|309   |            s0                                     |S_457                                                           |    33|
|310   |            s4                                     |xS_458                                                          |     1|
|311   |          t2                                       |T_454                                                           |    34|
|312   |            s0                                     |S_455                                                           |    33|
|313   |            s4                                     |xS_456                                                          |     1|
|314   |      r10                                          |one_round_132                                                   |   464|
|315   |        t0                                         |table_lookup_419                                                |    36|
|316   |          t0                                       |T_442                                                           |    10|
|317   |            s0                                     |S_447                                                           |     9|
|318   |            s4                                     |xS_448                                                          |     1|
|319   |          t1                                       |T_443                                                           |     8|
|320   |          t2                                       |T_444                                                           |    18|
|321   |            s0                                     |S_445                                                           |     9|
|322   |            s4                                     |xS_446                                                          |     1|
|323   |        t1                                         |table_lookup_420                                                |   164|
|324   |          t0                                       |T_435                                                           |    74|
|325   |            s0                                     |S_440                                                           |    33|
|326   |            s4                                     |xS_441                                                          |    33|
|327   |          t1                                       |T_436                                                           |     8|
|328   |          t2                                       |T_437                                                           |    82|
|329   |            s0                                     |S_438                                                           |    65|
|330   |            s4                                     |xS_439                                                          |    17|
|331   |        t2                                         |table_lookup_421                                                |    68|
|332   |          t0                                       |T_429                                                           |    34|
|333   |            s0                                     |S_433                                                           |    33|
|334   |            s4                                     |xS_434                                                          |     1|
|335   |          t2                                       |T_430                                                           |    34|
|336   |            s0                                     |S_431                                                           |    33|
|337   |            s4                                     |xS_432                                                          |     1|
|338   |        t3                                         |table_lookup_422                                                |    68|
|339   |          t0                                       |T_423                                                           |    34|
|340   |            s0                                     |S_427                                                           |    33|
|341   |            s4                                     |xS_428                                                          |     1|
|342   |          t2                                       |T_424                                                           |    34|
|343   |            s0                                     |S_425                                                           |    33|
|344   |            s4                                     |xS_426                                                          |     1|
|345   |      r11                                          |one_round_133                                                   |   464|
|346   |        t0                                         |table_lookup_389                                                |    36|
|347   |          t0                                       |T_413                                                           |    18|
|348   |            s0                                     |S_417                                                           |    17|
|349   |            s4                                     |xS_418                                                          |     1|
|350   |          t2                                       |T_414                                                           |    18|
|351   |            s0                                     |S_415                                                           |    17|
|352   |            s4                                     |xS_416                                                          |     1|
|353   |        t1                                         |table_lookup_390                                                |   164|
|354   |          t0                                       |T_405                                                           |    74|
|355   |            s0                                     |S_411                                                           |    33|
|356   |            s4                                     |xS_412                                                          |    33|
|357   |          t1                                       |T_406                                                           |     8|
|358   |          t2                                       |T_407                                                           |    74|
|359   |            s0                                     |S_409                                                           |    33|
|360   |            s4                                     |xS_410                                                          |    33|
|361   |          t3                                       |T_408                                                           |     8|
|362   |        t2                                         |table_lookup_391                                                |    68|
|363   |          t0                                       |T_399                                                           |    34|
|364   |            s0                                     |S_403                                                           |    33|
|365   |            s4                                     |xS_404                                                          |     1|
|366   |          t2                                       |T_400                                                           |    34|
|367   |            s0                                     |S_401                                                           |    33|
|368   |            s4                                     |xS_402                                                          |     1|
|369   |        t3                                         |table_lookup_392                                                |    68|
|370   |          t0                                       |T_393                                                           |    34|
|371   |            s0                                     |S_397                                                           |    33|
|372   |            s4                                     |xS_398                                                          |     1|
|373   |          t2                                       |T_394                                                           |    34|
|374   |            s0                                     |S_395                                                           |    33|
|375   |            s4                                     |xS_396                                                          |     1|
|376   |      r2                                           |one_round_134                                                   |   464|
|377   |        t0                                         |table_lookup_359                                                |    36|
|378   |          t0                                       |T_383                                                           |    18|
|379   |            s0                                     |S_387                                                           |    17|
|380   |            s4                                     |xS_388                                                          |     1|
|381   |          t2                                       |T_384                                                           |    18|
|382   |            s0                                     |S_385                                                           |    17|
|383   |            s4                                     |xS_386                                                          |     1|
|384   |        t1                                         |table_lookup_360                                                |   164|
|385   |          t0                                       |T_375                                                           |    74|
|386   |            s0                                     |S_381                                                           |    33|
|387   |            s4                                     |xS_382                                                          |    33|
|388   |          t1                                       |T_376                                                           |     8|
|389   |          t2                                       |T_377                                                           |    74|
|390   |            s0                                     |S_379                                                           |    33|
|391   |            s4                                     |xS_380                                                          |    33|
|392   |          t3                                       |T_378                                                           |     8|
|393   |        t2                                         |table_lookup_361                                                |    68|
|394   |          t0                                       |T_369                                                           |    34|
|395   |            s0                                     |S_373                                                           |    33|
|396   |            s4                                     |xS_374                                                          |     1|
|397   |          t2                                       |T_370                                                           |    34|
|398   |            s0                                     |S_371                                                           |    33|
|399   |            s4                                     |xS_372                                                          |     1|
|400   |        t3                                         |table_lookup_362                                                |    68|
|401   |          t0                                       |T_363                                                           |    34|
|402   |            s0                                     |S_367                                                           |    33|
|403   |            s4                                     |xS_368                                                          |     1|
|404   |          t2                                       |T_364                                                           |    34|
|405   |            s0                                     |S_365                                                           |    33|
|406   |            s4                                     |xS_366                                                          |     1|
|407   |      r3                                           |one_round_135                                                   |   464|
|408   |        t0                                         |table_lookup_329                                                |    36|
|409   |          t0                                       |T_351                                                           |    10|
|410   |            s0                                     |S_357                                                           |     1|
|411   |            s4                                     |xS_358                                                          |     1|
|412   |          t1                                       |T_352                                                           |     8|
|413   |          t2                                       |T_353                                                           |    10|
|414   |            s0                                     |S_355                                                           |     1|
|415   |            s4                                     |xS_356                                                          |     1|
|416   |          t3                                       |T_354                                                           |     8|
|417   |        t1                                         |table_lookup_330                                                |   164|
|418   |          t0                                       |T_345                                                           |    82|
|419   |            s0                                     |S_349                                                           |    65|
|420   |            s4                                     |xS_350                                                          |    17|
|421   |          t2                                       |T_346                                                           |    82|
|422   |            s0                                     |S_347                                                           |    65|
|423   |            s4                                     |xS_348                                                          |    17|
|424   |        t2                                         |table_lookup_331                                                |    68|
|425   |          t0                                       |T_339                                                           |    34|
|426   |            s0                                     |S_343                                                           |    33|
|427   |            s4                                     |xS_344                                                          |     1|
|428   |          t2                                       |T_340                                                           |    34|
|429   |            s0                                     |S_341                                                           |    33|
|430   |            s4                                     |xS_342                                                          |     1|
|431   |        t3                                         |table_lookup_332                                                |    68|
|432   |          t0                                       |T_333                                                           |    34|
|433   |            s0                                     |S_337                                                           |    33|
|434   |            s4                                     |xS_338                                                          |     1|
|435   |          t2                                       |T_334                                                           |    34|
|436   |            s0                                     |S_335                                                           |    33|
|437   |            s4                                     |xS_336                                                          |     1|
|438   |      r4                                           |one_round_136                                                   |   464|
|439   |        t0                                         |table_lookup_299                                                |    36|
|440   |          t0                                       |T_322                                                           |    10|
|441   |            s0                                     |S_327                                                           |     9|
|442   |            s4                                     |xS_328                                                          |     1|
|443   |          t1                                       |T_323                                                           |     8|
|444   |          t2                                       |T_324                                                           |    18|
|445   |            s0                                     |S_325                                                           |     9|
|446   |            s4                                     |xS_326                                                          |     1|
|447   |        t1                                         |table_lookup_300                                                |   164|
|448   |          t0                                       |T_315                                                           |    74|
|449   |            s0                                     |S_320                                                           |    33|
|450   |            s4                                     |xS_321                                                          |    33|
|451   |          t1                                       |T_316                                                           |     8|
|452   |          t2                                       |T_317                                                           |    82|
|453   |            s0                                     |S_318                                                           |    65|
|454   |            s4                                     |xS_319                                                          |    17|
|455   |        t2                                         |table_lookup_301                                                |    68|
|456   |          t0                                       |T_309                                                           |    34|
|457   |            s0                                     |S_313                                                           |    33|
|458   |            s4                                     |xS_314                                                          |     1|
|459   |          t2                                       |T_310                                                           |    34|
|460   |            s0                                     |S_311                                                           |    33|
|461   |            s4                                     |xS_312                                                          |     1|
|462   |        t3                                         |table_lookup_302                                                |    68|
|463   |          t0                                       |T_303                                                           |    34|
|464   |            s0                                     |S_307                                                           |    33|
|465   |            s4                                     |xS_308                                                          |     1|
|466   |          t2                                       |T_304                                                           |    34|
|467   |            s0                                     |S_305                                                           |    33|
|468   |            s4                                     |xS_306                                                          |     1|
|469   |      r5                                           |one_round_137                                                   |   464|
|470   |        t0                                         |table_lookup_269                                                |    36|
|471   |          t0                                       |T_293                                                           |    18|
|472   |            s0                                     |S_297                                                           |    17|
|473   |            s4                                     |xS_298                                                          |     1|
|474   |          t2                                       |T_294                                                           |    18|
|475   |            s0                                     |S_295                                                           |    17|
|476   |            s4                                     |xS_296                                                          |     1|
|477   |        t1                                         |table_lookup_270                                                |   164|
|478   |          t0                                       |T_285                                                           |    74|
|479   |            s0                                     |S_291                                                           |    33|
|480   |            s4                                     |xS_292                                                          |    33|
|481   |          t1                                       |T_286                                                           |     8|
|482   |          t2                                       |T_287                                                           |    74|
|483   |            s0                                     |S_289                                                           |    33|
|484   |            s4                                     |xS_290                                                          |    33|
|485   |          t3                                       |T_288                                                           |     8|
|486   |        t2                                         |table_lookup_271                                                |    68|
|487   |          t0                                       |T_279                                                           |    34|
|488   |            s0                                     |S_283                                                           |    33|
|489   |            s4                                     |xS_284                                                          |     1|
|490   |          t2                                       |T_280                                                           |    34|
|491   |            s0                                     |S_281                                                           |    33|
|492   |            s4                                     |xS_282                                                          |     1|
|493   |        t3                                         |table_lookup_272                                                |    68|
|494   |          t0                                       |T_273                                                           |    34|
|495   |            s0                                     |S_277                                                           |    33|
|496   |            s4                                     |xS_278                                                          |     1|
|497   |          t2                                       |T_274                                                           |    34|
|498   |            s0                                     |S_275                                                           |    33|
|499   |            s4                                     |xS_276                                                          |     1|
|500   |      r6                                           |one_round_138                                                   |   464|
|501   |        t0                                         |table_lookup_239                                                |    36|
|502   |          t0                                       |T_261                                                           |    10|
|503   |            s0                                     |S_267                                                           |     1|
|504   |            s4                                     |xS_268                                                          |     1|
|505   |          t1                                       |T_262                                                           |     8|
|506   |          t2                                       |T_263                                                           |    10|
|507   |            s0                                     |S_265                                                           |     1|
|508   |            s4                                     |xS_266                                                          |     1|
|509   |          t3                                       |T_264                                                           |     8|
|510   |        t1                                         |table_lookup_240                                                |   164|
|511   |          t0                                       |T_255                                                           |    82|
|512   |            s0                                     |S_259                                                           |    65|
|513   |            s4                                     |xS_260                                                          |    17|
|514   |          t2                                       |T_256                                                           |    82|
|515   |            s0                                     |S_257                                                           |    65|
|516   |            s4                                     |xS_258                                                          |    17|
|517   |        t2                                         |table_lookup_241                                                |    68|
|518   |          t0                                       |T_249                                                           |    34|
|519   |            s0                                     |S_253                                                           |    33|
|520   |            s4                                     |xS_254                                                          |     1|
|521   |          t2                                       |T_250                                                           |    34|
|522   |            s0                                     |S_251                                                           |    33|
|523   |            s4                                     |xS_252                                                          |     1|
|524   |        t3                                         |table_lookup_242                                                |    68|
|525   |          t0                                       |T_243                                                           |    34|
|526   |            s0                                     |S_247                                                           |    33|
|527   |            s4                                     |xS_248                                                          |     1|
|528   |          t2                                       |T_244                                                           |    34|
|529   |            s0                                     |S_245                                                           |    33|
|530   |            s4                                     |xS_246                                                          |     1|
|531   |      r7                                           |one_round_139                                                   |   464|
|532   |        t0                                         |table_lookup_209                                                |    36|
|533   |          t0                                       |T_232                                                           |    10|
|534   |            s0                                     |S_237                                                           |     9|
|535   |            s4                                     |xS_238                                                          |     1|
|536   |          t1                                       |T_233                                                           |     8|
|537   |          t2                                       |T_234                                                           |    18|
|538   |            s0                                     |S_235                                                           |     9|
|539   |            s4                                     |xS_236                                                          |     1|
|540   |        t1                                         |table_lookup_210                                                |   164|
|541   |          t0                                       |T_225                                                           |    74|
|542   |            s0                                     |S_230                                                           |    33|
|543   |            s4                                     |xS_231                                                          |    33|
|544   |          t1                                       |T_226                                                           |     8|
|545   |          t2                                       |T_227                                                           |    82|
|546   |            s0                                     |S_228                                                           |    65|
|547   |            s4                                     |xS_229                                                          |    17|
|548   |        t2                                         |table_lookup_211                                                |    68|
|549   |          t0                                       |T_219                                                           |    34|
|550   |            s0                                     |S_223                                                           |    33|
|551   |            s4                                     |xS_224                                                          |     1|
|552   |          t2                                       |T_220                                                           |    34|
|553   |            s0                                     |S_221                                                           |    33|
|554   |            s4                                     |xS_222                                                          |     1|
|555   |        t3                                         |table_lookup_212                                                |    68|
|556   |          t0                                       |T_213                                                           |    34|
|557   |            s0                                     |S_217                                                           |    33|
|558   |            s4                                     |xS_218                                                          |     1|
|559   |          t2                                       |T_214                                                           |    34|
|560   |            s0                                     |S_215                                                           |    33|
|561   |            s4                                     |xS_216                                                          |     1|
|562   |      r8                                           |one_round_140                                                   |   464|
|563   |        t0                                         |table_lookup_179                                                |    36|
|564   |          t0                                       |T_203                                                           |    18|
|565   |            s0                                     |S_207                                                           |    17|
|566   |            s4                                     |xS_208                                                          |     1|
|567   |          t2                                       |T_204                                                           |    18|
|568   |            s0                                     |S_205                                                           |    17|
|569   |            s4                                     |xS_206                                                          |     1|
|570   |        t1                                         |table_lookup_180                                                |   164|
|571   |          t0                                       |T_195                                                           |    74|
|572   |            s0                                     |S_201                                                           |    33|
|573   |            s4                                     |xS_202                                                          |    33|
|574   |          t1                                       |T_196                                                           |     8|
|575   |          t2                                       |T_197                                                           |    74|
|576   |            s0                                     |S_199                                                           |    33|
|577   |            s4                                     |xS_200                                                          |    33|
|578   |          t3                                       |T_198                                                           |     8|
|579   |        t2                                         |table_lookup_181                                                |    68|
|580   |          t0                                       |T_189                                                           |    34|
|581   |            s0                                     |S_193                                                           |    33|
|582   |            s4                                     |xS_194                                                          |     1|
|583   |          t2                                       |T_190                                                           |    34|
|584   |            s0                                     |S_191                                                           |    33|
|585   |            s4                                     |xS_192                                                          |     1|
|586   |        t3                                         |table_lookup_182                                                |    68|
|587   |          t0                                       |T_183                                                           |    34|
|588   |            s0                                     |S_187                                                           |    33|
|589   |            s4                                     |xS_188                                                          |     1|
|590   |          t2                                       |T_184                                                           |    34|
|591   |            s0                                     |S_185                                                           |    33|
|592   |            s4                                     |xS_186                                                          |     1|
|593   |      r9                                           |one_round_141                                                   |   464|
|594   |        t0                                         |table_lookup                                                    |    36|
|595   |          t0                                       |T_171                                                           |    10|
|596   |            s0                                     |S_177                                                           |     1|
|597   |            s4                                     |xS_178                                                          |     1|
|598   |          t1                                       |T_172                                                           |     8|
|599   |          t2                                       |T_173                                                           |    10|
|600   |            s0                                     |S_175                                                           |     1|
|601   |            s4                                     |xS_176                                                          |     1|
|602   |          t3                                       |T_174                                                           |     8|
|603   |        t1                                         |table_lookup_152                                                |   164|
|604   |          t0                                       |T_165                                                           |    82|
|605   |            s0                                     |S_169                                                           |    65|
|606   |            s4                                     |xS_170                                                          |    17|
|607   |          t2                                       |T_166                                                           |    82|
|608   |            s0                                     |S_167                                                           |    65|
|609   |            s4                                     |xS_168                                                          |    17|
|610   |        t2                                         |table_lookup_153                                                |    68|
|611   |          t0                                       |T_159                                                           |    34|
|612   |            s0                                     |S_163                                                           |    33|
|613   |            s4                                     |xS_164                                                          |     1|
|614   |          t2                                       |T_160                                                           |    34|
|615   |            s0                                     |S_161                                                           |    33|
|616   |            s4                                     |xS_162                                                          |     1|
|617   |        t3                                         |table_lookup_154                                                |    68|
|618   |          t0                                       |T                                                               |    34|
|619   |            s0                                     |S_157                                                           |    33|
|620   |            s4                                     |xS_158                                                          |     1|
|621   |          t2                                       |T_155                                                           |    34|
|622   |            s0                                     |S_156                                                           |    33|
|623   |            s4                                     |xS                                                              |     1|
|624   |      rf                                           |final_round                                                     |   360|
|625   |        S4_1                                       |S4                                                              |     2|
|626   |          S_1                                      |S_150                                                           |     1|
|627   |          S_3                                      |S_151                                                           |     1|
|628   |        S4_2                                       |S4_142                                                          |     2|
|629   |          S_1                                      |S_148                                                           |     1|
|630   |          S_3                                      |S_149                                                           |     1|
|631   |        S4_3                                       |S4_143                                                          |     2|
|632   |          S_1                                      |S_146                                                           |     1|
|633   |          S_3                                      |S_147                                                           |     1|
|634   |        S4_4                                       |S4_144                                                          |     2|
|635   |          S_1                                      |S                                                               |     1|
|636   |          S_3                                      |S_145                                                           |     1|
|637   |  idft_top_top_inst                                |idft_top_top                                                    |  5601|
|638   |    idft_top                                       |idft_top                                                        |  5353|
|639   |      stage0                                       |rc7079                                                          |   446|
|640   |        instPerm9645                               |perm7077                                                        |   446|
|641   |          nextReg_9662                             |nextReg_112                                                     |    18|
|642   |          nextReg_9666                             |nextReg__parameterized0_113                                     |    19|
|643   |          s1mem0                                   |memMod_dist_114                                                 |    37|
|644   |          s1mem1                                   |memMod_dist_115                                                 |    37|
|645   |          s2mem0                                   |memMod_dist_116                                                 |    37|
|646   |          s2mem1                                   |memMod_dist_117                                                 |    37|
|647   |          shiftFIFO_9650                           |shiftRegFIFO_118                                                |     2|
|648   |          shiftFIFO_9651                           |shiftRegFIFO__parameterized0_119                                |     1|
|649   |          shiftFIFO_9663                           |shiftRegFIFO__parameterized1_120                                |     3|
|650   |          shiftFIFO_9667                           |shiftRegFIFO__parameterized0_121                                |     1|
|651   |          shiftFIFO_9678                           |shiftRegFIFO__parameterized3_122                                |    10|
|652   |          sw                                       |swNet7077                                                       |   195|
|653   |          writeIntReg                              |shiftRegFIFO__parameterized1_123                                |     2|
|654   |      stage1                                       |codeBlock7081                                                   |   203|
|655   |        add7093                                    |addfxp_107                                                      |    34|
|656   |        add7108                                    |addfxp_108                                                      |    34|
|657   |        shiftFIFO_9685                             |shiftRegFIFO__parameterized0_109                                |     2|
|658   |        sub7123                                    |subfxp_110                                                      |    34|
|659   |        sub7138                                    |subfxp_111                                                      |    34|
|660   |      stage10                                      |codeBlock7911                                                   |   205|
|661   |        add7923                                    |addfxp_102                                                      |    34|
|662   |        add7938                                    |addfxp_103                                                      |    34|
|663   |        shiftFIFO_9796                             |shiftRegFIFO__parameterized0_104                                |     4|
|664   |        sub7953                                    |subfxp_105                                                      |    34|
|665   |        sub7968                                    |subfxp_106                                                      |    34|
|666   |      stage11                                      |rc7993                                                          |   421|
|667   |        instPerm9797                               |perm7991                                                        |   421|
|668   |          nextReg_9814                             |nextReg__parameterized1                                         |    15|
|669   |          nextReg_9818                             |nextReg__parameterized2                                         |    17|
|670   |          s1mem0                                   |memMod_dist__parameterized3                                     |    35|
|671   |          s1mem1                                   |memMod_dist__parameterized3_94                                  |    35|
|672   |          s2mem0                                   |memMod_dist__parameterized3_95                                  |    35|
|673   |          s2mem1                                   |memMod_dist__parameterized3_96                                  |    35|
|674   |          shiftFIFO_9802                           |shiftRegFIFO_97                                                 |     2|
|675   |          shiftFIFO_9803                           |shiftRegFIFO__parameterized0_98                                 |     1|
|676   |          shiftFIFO_9815                           |shiftRegFIFO__parameterized1_99                                 |     3|
|677   |          shiftFIFO_9819                           |shiftRegFIFO__parameterized0_100                                |     2|
|678   |          shiftFIFO_9830                           |shiftRegFIFO__parameterized10                                   |     8|
|679   |          sw                                       |swNet7991                                                       |   195|
|680   |          writeIntReg                              |shiftRegFIFO__parameterized1_101                                |     2|
|681   |      stage12                                      |DirSum_8230                                                     |   260|
|682   |        codeBlockIsnt9835                          |codeBlock7996                                                   |   252|
|683   |          add8153                                  |addfxp_87                                                       |    34|
|684   |          instD6inst0_8192                         |D6_8192                                                         |    17|
|685   |          instD8inst0_8228                         |D8_8228                                                         |    17|
|686   |          m8095                                    |multfix_88                                                      |    24|
|687   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__25  |     8|
|688   |          m8117                                    |multfix_89                                                      |     8|
|689   |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel__5    |     8|
|690   |          m8135                                    |multfix_90                                                      |     8|
|691   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__22  |     8|
|692   |          m8146                                    |multfix_91                                                      |     8|
|693   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__26  |     8|
|694   |          shiftFIFO_9838                           |shiftRegFIFO__parameterized5_92                                 |     1|
|695   |          sub8124                                  |subfxp_93                                                       |    18|
|696   |      stage13                                      |codeBlock8233                                                   |   205|
|697   |        add8245                                    |addfxp_82                                                       |    34|
|698   |        add8260                                    |addfxp_83                                                       |    34|
|699   |        shiftFIFO_9841                             |shiftRegFIFO__parameterized0_84                                 |     4|
|700   |        sub8275                                    |subfxp_85                                                       |    34|
|701   |        sub8290                                    |subfxp_86                                                       |    34|
|702   |      stage14                                      |rc8315                                                          |   442|
|703   |        instPerm9842                               |perm8313                                                        |   442|
|704   |          nextReg_9859                             |nextReg_70                                                      |    17|
|705   |          nextReg_9863                             |nextReg__parameterized0_71                                      |    19|
|706   |          s1mem0                                   |memMod_dist_72                                                  |    37|
|707   |          s1mem1                                   |memMod_dist_73                                                  |    37|
|708   |          s2mem0                                   |memMod_dist_74                                                  |    37|
|709   |          s2mem1                                   |memMod_dist_75                                                  |    37|
|710   |          shiftFIFO_9847                           |shiftRegFIFO_76                                                 |     2|
|711   |          shiftFIFO_9848                           |shiftRegFIFO__parameterized0_77                                 |     1|
|712   |          shiftFIFO_9860                           |shiftRegFIFO__parameterized1_78                                 |     3|
|713   |          shiftFIFO_9864                           |shiftRegFIFO__parameterized0_79                                 |     2|
|714   |          shiftFIFO_9875                           |shiftRegFIFO__parameterized3_80                                 |    10|
|715   |          sw                                       |swNet8313                                                       |   195|
|716   |          writeIntReg                              |shiftRegFIFO__parameterized1_81                                 |     2|
|717   |      stage15                                      |DirSum_8615                                                     |   264|
|718   |        codeBlockIsnt9880                          |codeBlock8317                                                   |   254|
|719   |          add8474                                  |addfxp_63                                                       |    34|
|720   |          instD2inst0_8545                         |D2_8545                                                         |    17|
|721   |          instD4inst0_8613                         |D4_8613                                                         |    17|
|722   |          m8416                                    |multfix_64                                                      |    24|
|723   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__21  |     8|
|724   |          m8438                                    |multfix_65                                                      |     8|
|725   |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel__8    |     8|
|726   |          m8456                                    |multfix_66                                                      |     8|
|727   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__23  |     8|
|728   |          m8467                                    |multfix_67                                                      |     8|
|729   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__27  |     8|
|730   |          shiftFIFO_9883                           |shiftRegFIFO__parameterized5_68                                 |     1|
|731   |          sub8445                                  |subfxp_69                                                       |    18|
|732   |      stage16                                      |codeBlock8618                                                   |   205|
|733   |        add8630                                    |addfxp_58                                                       |    34|
|734   |        add8645                                    |addfxp_59                                                       |    34|
|735   |        shiftFIFO_9886                             |shiftRegFIFO__parameterized0_60                                 |     4|
|736   |        sub8660                                    |subfxp_61                                                       |    34|
|737   |        sub8675                                    |subfxp_62                                                       |    34|
|738   |      stage17                                      |rc8700                                                          |   444|
|739   |        instPerm9887                               |perm8698                                                        |   444|
|740   |          nextReg_9904                             |nextReg                                                         |    17|
|741   |          nextReg_9908                             |nextReg__parameterized0                                         |    19|
|742   |          s1mem0                                   |memMod_dist                                                     |    37|
|743   |          s1mem1                                   |memMod_dist_50                                                  |    37|
|744   |          s2mem0                                   |memMod_dist_51                                                  |    37|
|745   |          s2mem1                                   |memMod_dist_52                                                  |    37|
|746   |          shiftFIFO_9892                           |shiftRegFIFO_53                                                 |     2|
|747   |          shiftFIFO_9893                           |shiftRegFIFO__parameterized0_54                                 |     1|
|748   |          shiftFIFO_9905                           |shiftRegFIFO__parameterized1_55                                 |     3|
|749   |          shiftFIFO_9909                           |shiftRegFIFO__parameterized0_56                                 |     4|
|750   |          shiftFIFO_9920                           |shiftRegFIFO__parameterized3                                    |    10|
|751   |          sw                                       |swNet8698                                                       |   195|
|752   |          writeIntReg                              |shiftRegFIFO__parameterized1_57                                 |     2|
|753   |      stage2                                       |rc7163                                                          |   367|
|754   |        instPerm9686                               |perm7161                                                        |   367|
|755   |          s1mem0                                   |memMod_dist__parameterized0                                     |    35|
|756   |          s1mem1                                   |memMod_dist__parameterized0_41                                  |    35|
|757   |          s2mem0                                   |memMod_dist__parameterized0_42                                  |    35|
|758   |          s2mem1                                   |memMod_dist__parameterized0_43                                  |    35|
|759   |          shiftFIFO_9691                           |shiftRegFIFO_44                                                 |     2|
|760   |          shiftFIFO_9692                           |shiftRegFIFO__parameterized0_45                                 |     1|
|761   |          shiftFIFO_9701                           |shiftRegFIFO__parameterized0_46                                 |     4|
|762   |          shiftFIFO_9703                           |shiftRegFIFO__parameterized4                                    |     5|
|763   |          shiftFIFO_9704                           |shiftRegFIFO__parameterized0_47                                 |     2|
|764   |          shiftFIFO_9715                           |shiftRegFIFO_48                                                 |     2|
|765   |          sw                                       |swNet7161                                                       |   195|
|766   |          writeIntReg                              |shiftRegFIFO__parameterized1_49                                 |     2|
|767   |      stage3                                       |DirSum_7344                                                     |   208|
|768   |        codeBlockIsnt9716                          |codeBlock7166                                                   |   207|
|769   |          add7323                                  |addfxp_34                                                       |    34|
|770   |          instD18inst0_7334                        |D18_7334                                                        |     4|
|771   |          instD20inst0_7342                        |D20_7342                                                        |     3|
|772   |          m7265                                    |multfix_35                                                      |    24|
|773   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__18  |     8|
|774   |          m7287                                    |multfix_36                                                      |     8|
|775   |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel__6    |     8|
|776   |          m7305                                    |multfix_37                                                      |     8|
|777   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__15  |     8|
|778   |          m7316                                    |multfix_38                                                      |     8|
|779   |            \q_reg[1]                              |\idft_top/stage3/codeBlockIsnt9716/m7316/q_reg[1]_funnel        |     8|
|780   |          shiftFIFO_9719                           |shiftRegFIFO__parameterized5_39                                 |     1|
|781   |          sub7294                                  |subfxp_40                                                       |    18|
|782   |      stage4                                       |codeBlock7347                                                   |   202|
|783   |        add7359                                    |addfxp_29                                                       |    34|
|784   |        add7374                                    |addfxp_30                                                       |    34|
|785   |        shiftFIFO_9722                             |shiftRegFIFO__parameterized0_31                                 |     1|
|786   |        sub7389                                    |subfxp_32                                                       |    34|
|787   |        sub7404                                    |subfxp_33                                                       |    34|
|788   |      stage5                                       |rc7429                                                          |   380|
|789   |        instPerm9723                               |perm7427                                                        |   380|
|790   |          s1mem0                                   |memMod_dist__parameterized1                                     |    35|
|791   |          s1mem1                                   |memMod_dist__parameterized1_20                                  |    35|
|792   |          s2mem0                                   |memMod_dist__parameterized1_21                                  |    35|
|793   |          s2mem1                                   |memMod_dist__parameterized1_22                                  |    35|
|794   |          shiftFIFO_9728                           |shiftRegFIFO_23                                                 |     2|
|795   |          shiftFIFO_9729                           |shiftRegFIFO__parameterized0_24                                 |     1|
|796   |          shiftFIFO_9738                           |shiftRegFIFO_25                                                 |     5|
|797   |          shiftFIFO_9740                           |shiftRegFIFO__parameterized1_26                                 |     5|
|798   |          shiftFIFO_9741                           |shiftRegFIFO__parameterized0_27                                 |     2|
|799   |          shiftFIFO_9752                           |shiftRegFIFO__parameterized6                                    |     4|
|800   |          sw                                       |swNet7427                                                       |   195|
|801   |          writeIntReg                              |shiftRegFIFO__parameterized1_28                                 |     2|
|802   |      stage6                                       |DirSum_7618                                                     |   254|
|803   |        codeBlockIsnt9753                          |codeBlock7432                                                   |   250|
|804   |          add7589                                  |addfxp_13                                                       |    34|
|805   |          instD14inst0_7604                        |D14_7604                                                        |    17|
|806   |          instD16inst0_7616                        |D16_7616                                                        |    17|
|807   |          m7531                                    |multfix_14                                                      |    24|
|808   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__24  |     8|
|809   |          m7553                                    |multfix_15                                                      |     8|
|810   |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel__7    |     8|
|811   |          m7571                                    |multfix_16                                                      |     8|
|812   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__17  |     8|
|813   |          m7582                                    |multfix_17                                                      |     8|
|814   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__20  |     8|
|815   |          shiftFIFO_9756                           |shiftRegFIFO__parameterized5_18                                 |     1|
|816   |          sub7560                                  |subfxp_19                                                       |    18|
|817   |      stage7                                       |codeBlock7621                                                   |   202|
|818   |        add7633                                    |addfxp_8                                                        |    34|
|819   |        add7648                                    |addfxp_9                                                        |    34|
|820   |        shiftFIFO_9759                             |shiftRegFIFO__parameterized0_10                                 |     1|
|821   |        sub7663                                    |subfxp_11                                                       |    34|
|822   |        sub7678                                    |subfxp_12                                                       |    34|
|823   |      stage8                                       |rc7703                                                          |   388|
|824   |        instPerm9760                               |perm7701                                                        |   388|
|825   |          s1mem0                                   |memMod_dist__parameterized2                                     |    35|
|826   |          s1mem1                                   |memMod_dist__parameterized2_3                                   |    35|
|827   |          s2mem0                                   |memMod_dist__parameterized2_4                                   |    35|
|828   |          s2mem1                                   |memMod_dist__parameterized2_5                                   |    35|
|829   |          shiftFIFO_9765                           |shiftRegFIFO                                                    |     2|
|830   |          shiftFIFO_9766                           |shiftRegFIFO__parameterized0                                    |     1|
|831   |          shiftFIFO_9775                           |shiftRegFIFO__parameterized5_6                                  |     5|
|832   |          shiftFIFO_9777                           |shiftRegFIFO__parameterized7                                    |     5|
|833   |          shiftFIFO_9778                           |shiftRegFIFO__parameterized0_7                                  |     2|
|834   |          shiftFIFO_9789                           |shiftRegFIFO__parameterized8                                    |     6|
|835   |          sw                                       |swNet7701                                                       |   195|
|836   |          writeIntReg                              |shiftRegFIFO__parameterized1                                    |     2|
|837   |      stage9                                       |DirSum_7908                                                     |   257|
|838   |        codeBlockIsnt9790                          |codeBlock7706                                                   |   251|
|839   |          add7863                                  |addfxp                                                          |    34|
|840   |          instD10inst0_7886                        |D10_7886                                                        |    17|
|841   |          instD12inst0_7906                        |D12_7906                                                        |    17|
|842   |          m7805                                    |multfix                                                         |    24|
|843   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__19  |     8|
|844   |          m7827                                    |multfix_0                                                       |     8|
|845   |            \q_reg[1]                              |\dft_top/stage6/codeBlockIsnt85119/m82919/q_reg[1]_funnel__9    |     8|
|846   |          m7845                                    |multfix_1                                                       |     8|
|847   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__16  |     8|
|848   |          m7856                                    |multfix_2                                                       |     8|
|849   |            \q_reg[1]                              |\dft_top/stage12/codeBlockIsnt85201/m83501/q_reg[1]_funnel__14  |     8|
|850   |          shiftFIFO_9793                           |shiftRegFIFO__parameterized5                                    |     1|
|851   |          sub7834                                  |subfxp                                                          |    18|
|852   |  fir_top_inst                                     |fir_top                                                         |  5079|
|853   |    FIR_filter                                     |FIR_filter                                                      |  2289|
|854   |      my_FIR_filter_firBlock_left                  |FIR_filter_firBlock_left                                        |  1059|
|855   |        my_FIR_filter_firBlock_left_MultiplyBlock  |FIR_filter_firBlock_left_MultiplyBlock                          |   542|
|856   |      my_FIR_filter_firBlock_right                 |FIR_filter_firBlock_right                                       |   710|
|857   |        my_FIR_filter_firBlock_right_MultiplyBlock |FIR_filter_firBlock_right_MultiplyBlock                         |   390|
+------+---------------------------------------------------+----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:35 ; elapsed = 00:05:59 . Memory (MB): peak = 2387.727 ; gain = 2126.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:08 ; elapsed = 00:05:18 . Memory (MB): peak = 2387.727 ; gain = 986.637
Synthesis Optimization Complete : Time (s): cpu = 00:03:35 ; elapsed = 00:05:59 . Memory (MB): peak = 2387.727 ; gain = 2126.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a0/S4_0/S_1/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a0/S4_0/S_3/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a11/S4_0/S_1/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a11/S4_0/S_3/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a2/S4_0/S_1/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a2/S4_0/S_3/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a3/S4_0/S_1/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a3/S4_0/S_3/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a5/S4_0/S_1/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a5/S4_0/S_3/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a6/S4_0/S_1/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a6/S4_0/S_3/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a8/S4_0/S_1/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a8/S4_0/S_3/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a9/S4_0/S_1/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/a9/S4_0/S_3/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t0/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t0/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t0/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t0/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t1/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t1/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t1/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t1/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t2/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t2/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t2/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t2/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t3/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t3/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t3/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r1/t3/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t0/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t0/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t0/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t0/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t1/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t1/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t1/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t1/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t2/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t2/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t2/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t2/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t3/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t3/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t3/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r10/t3/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t0/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t0/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t0/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t0/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t1/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t1/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t1/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t1/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t2/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t2/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t2/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t2/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t3/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t3/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t3/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r11/t3/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t0/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t0/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t0/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t0/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t1/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t1/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t1/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t1/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t2/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t2/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t2/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t2/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t3/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t3/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t3/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r2/t3/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t0/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t0/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t0/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t0/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t1/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t1/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t1/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t1/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t2/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t2/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t2/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t2/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t3/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t3/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t3/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r3/t3/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r4/t0/t0/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r4/t0/t0/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r4/t0/t2/s0/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_top_inst/aes/r4/t0/t2/s4/out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2434.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 40 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 114 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 120 instances

INFO: [Common 17-83] Releasing license: Synthesis
1083 Infos, 364 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:50 ; elapsed = 00:06:17 . Memory (MB): peak = 2434.188 ; gain = 2177.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2434.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/wb_soc_soccom/wb_soc_soccom.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 2434.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 18 18:33:35 2020...
