/* SoC level DTS fixup file */

#define CONFIG_NUM_IRQ_PRIO_BITS		ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#ifdef ST_STM32_OTGFS_50000000_BASE_ADDRESS
#define CONFIG_USB_BASE_ADDRESS			ST_STM32_OTGFS_50000000_BASE_ADDRESS
#define CONFIG_USB_IRQ				ST_STM32_OTGFS_50000000_IRQ_OTGFS
#define CONFIG_USB_IRQ_PRI			ST_STM32_OTGFS_50000000_IRQ_OTGFS_PRIORITY
#define CONFIG_USB_NUM_BIDIR_ENDPOINTS		ST_STM32_OTGFS_50000000_NUM_BIDIR_ENDPOINTS
#define CONFIG_USB_RAM_SIZE			ST_STM32_OTGFS_50000000_RAM_SIZE
#endif /* ST_STM32_OTGFS_50000000_BASE_ADDRESS */

#ifdef ST_STM32_OTGHS_40040000_BASE_ADDRESS
#define CONFIG_USB_HS_BASE_ADDRESS		ST_STM32_OTGHS_40040000_BASE_ADDRESS
#define CONFIG_USB_IRQ				ST_STM32_OTGHS_40040000_IRQ_OTGHS
#define CONFIG_USB_IRQ_PRI			ST_STM32_OTGHS_40040000_IRQ_OTGHS_PRIORITY
#define CONFIG_USB_NUM_BIDIR_ENDPOINTS		ST_STM32_OTGHS_40040000_NUM_BIDIR_ENDPOINTS
#define CONFIG_USB_RAM_SIZE			ST_STM32_OTGHS_40040000_RAM_SIZE
#endif /* ST_STM32_OTGHS_40040000_BASE_ADDRESS */

/* End of SoC Level DTS fixup file */
