Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 14:56:25 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file humidity_timing_summary_routed.rpt -pb humidity_timing_summary_routed.pb -rpx humidity_timing_summary_routed.rpx -warn_on_violation
| Design       : humidity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN/r_1kHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_FND/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.655        0.000                      0                  232        0.180        0.000                      0                  232        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.655        0.000                      0                  232        0.180        0.000                      0                  232        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 U_DHT11/cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/FSM_sequential_fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.989ns (37.424%)  route 3.326ns (62.576%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    U_DHT11/CLK
    SLICE_X2Y20          FDCE                                         r  U_DHT11/cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  U_DHT11/cnt_reg_reg[8]/Q
                         net (fo=9, routed)           0.844     6.468    U_DHT11/cnt_reg[8]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.323     6.791 f  U_DHT11/FSM_sequential_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.824     7.615    U_DHT11/FSM_sequential_fsm_state[2]_i_4_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.356     7.971 r  U_DHT11/FSM_sequential_fsm_state[2]_i_2/O
                         net (fo=5, routed)           0.848     8.818    U_DHT11/U_Tick/FSM_sequential_fsm_state_reg[2]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.376     9.194 r  U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.356     9.550    U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_7_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.332     9.882 r  U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.455    10.337    U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_3_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.124    10.461 r  U_DHT11/U_Tick/FSM_sequential_fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.461    U_DHT11/U_Tick_n_5
    SLICE_X3Y21          FDCE                                         r  U_DHT11/FSM_sequential_fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507    14.848    U_DHT11/CLK
    SLICE_X3Y21          FDCE                                         r  U_DHT11/FSM_sequential_fsm_state_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.029    15.116    U_DHT11/FSM_sequential_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 U_DHT11/cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/FSM_sequential_fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.989ns (37.541%)  route 3.309ns (62.459%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    U_DHT11/CLK
    SLICE_X2Y20          FDCE                                         r  U_DHT11/cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  U_DHT11/cnt_reg_reg[8]/Q
                         net (fo=9, routed)           0.844     6.468    U_DHT11/cnt_reg[8]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.323     6.791 f  U_DHT11/FSM_sequential_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.824     7.615    U_DHT11/FSM_sequential_fsm_state[2]_i_4_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.356     7.971 r  U_DHT11/FSM_sequential_fsm_state[2]_i_2/O
                         net (fo=5, routed)           0.848     8.818    U_DHT11/U_Tick/FSM_sequential_fsm_state_reg[2]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.376     9.194 r  U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.356     9.550    U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_7_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.332     9.882 r  U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.439    10.321    U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_3_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I2_O)        0.124    10.445 r  U_DHT11/U_Tick/FSM_sequential_fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.445    U_DHT11/U_Tick_n_6
    SLICE_X4Y20          FDCE                                         r  U_DHT11/FSM_sequential_fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.506    14.847    U_DHT11/CLK
    SLICE_X4Y20          FDCE                                         r  U_DHT11/FSM_sequential_fsm_state_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.029    15.101    U_DHT11/FSM_sequential_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 U_DHT11/cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/FSM_sequential_fsm_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.983ns (37.470%)  route 3.309ns (62.530%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    U_DHT11/CLK
    SLICE_X2Y20          FDCE                                         r  U_DHT11/cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  U_DHT11/cnt_reg_reg[8]/Q
                         net (fo=9, routed)           0.844     6.468    U_DHT11/cnt_reg[8]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.323     6.791 f  U_DHT11/FSM_sequential_fsm_state[2]_i_4/O
                         net (fo=1, routed)           0.824     7.615    U_DHT11/FSM_sequential_fsm_state[2]_i_4_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.356     7.971 r  U_DHT11/FSM_sequential_fsm_state[2]_i_2/O
                         net (fo=5, routed)           0.848     8.818    U_DHT11/U_Tick/FSM_sequential_fsm_state_reg[2]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.376     9.194 r  U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_7/O
                         net (fo=1, routed)           0.356     9.550    U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_7_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.332     9.882 r  U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_3/O
                         net (fo=3, routed)           0.439    10.321    U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_3_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I3_O)        0.118    10.439 r  U_DHT11/U_Tick/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.439    U_DHT11/U_Tick_n_4
    SLICE_X4Y20          FDCE                                         r  U_DHT11/FSM_sequential_fsm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.506    14.847    U_DHT11/CLK
    SLICE_X4Y20          FDCE                                         r  U_DHT11/FSM_sequential_fsm_state_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.075    15.147    U_DHT11/FSM_sequential_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 U_DHT11/cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/cnt_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.510ns (31.522%)  route 3.280ns (68.478%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.623     5.144    U_DHT11/CLK
    SLICE_X4Y19          FDCE                                         r  U_DHT11/cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_DHT11/cnt_reg_reg[3]/Q
                         net (fo=8, routed)           0.874     6.437    U_DHT11/cnt_reg[3]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.299     6.736 f  U_DHT11/data_reg[39]_i_6/O
                         net (fo=2, routed)           0.599     7.335    U_DHT11/data_reg[39]_i_6_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     7.459 f  U_DHT11/FSM_sequential_fsm_state[2]_i_12/O
                         net (fo=3, routed)           0.729     8.188    U_DHT11/FSM_sequential_fsm_state[2]_i_12_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124     8.312 r  U_DHT11/cnt_reg[10]_i_7/O
                         net (fo=1, routed)           0.000     8.312    U_DHT11/cnt_reg[10]_i_7_n_0
    SLICE_X3Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     8.529 r  U_DHT11/cnt_reg_reg[10]_i_4/O
                         net (fo=11, routed)          1.079     9.608    U_DHT11/cnt_reg_reg[10]_i_4_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.327     9.935 r  U_DHT11/cnt_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.935    U_DHT11/cnt_reg[6]_i_1_n_0
    SLICE_X3Y19          FDCE                                         r  U_DHT11/cnt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508    14.849    U_DHT11/CLK
    SLICE_X3Y19          FDCE                                         r  U_DHT11/cnt_reg_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.047    15.121    U_DHT11/cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 U_DHT11/cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.482ns (31.499%)  route 3.223ns (68.501%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.623     5.144    U_DHT11/CLK
    SLICE_X4Y19          FDCE                                         r  U_DHT11/cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_DHT11/cnt_reg_reg[3]/Q
                         net (fo=8, routed)           0.874     6.437    U_DHT11/cnt_reg[3]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.299     6.736 f  U_DHT11/data_reg[39]_i_6/O
                         net (fo=2, routed)           0.599     7.335    U_DHT11/data_reg[39]_i_6_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     7.459 f  U_DHT11/FSM_sequential_fsm_state[2]_i_12/O
                         net (fo=3, routed)           0.729     8.188    U_DHT11/FSM_sequential_fsm_state[2]_i_12_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124     8.312 r  U_DHT11/cnt_reg[10]_i_7/O
                         net (fo=1, routed)           0.000     8.312    U_DHT11/cnt_reg[10]_i_7_n_0
    SLICE_X3Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     8.529 r  U_DHT11/cnt_reg_reg[10]_i_4/O
                         net (fo=11, routed)          1.021     9.550    U_DHT11/cnt_reg_reg[10]_i_4_n_0
    SLICE_X4Y19          LUT4 (Prop_lut4_I0_O)        0.299     9.849 r  U_DHT11/cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.849    U_DHT11/cnt_reg[2]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  U_DHT11/cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.506    14.847    U_DHT11/CLK
    SLICE_X4Y19          FDCE                                         r  U_DHT11/cnt_reg_reg[2]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.029    15.138    U_DHT11/cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 U_DHT11/cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.510ns (31.904%)  route 3.223ns (68.096%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.623     5.144    U_DHT11/CLK
    SLICE_X4Y19          FDCE                                         r  U_DHT11/cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_DHT11/cnt_reg_reg[3]/Q
                         net (fo=8, routed)           0.874     6.437    U_DHT11/cnt_reg[3]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.299     6.736 f  U_DHT11/data_reg[39]_i_6/O
                         net (fo=2, routed)           0.599     7.335    U_DHT11/data_reg[39]_i_6_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     7.459 f  U_DHT11/FSM_sequential_fsm_state[2]_i_12/O
                         net (fo=3, routed)           0.729     8.188    U_DHT11/FSM_sequential_fsm_state[2]_i_12_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124     8.312 r  U_DHT11/cnt_reg[10]_i_7/O
                         net (fo=1, routed)           0.000     8.312    U_DHT11/cnt_reg[10]_i_7_n_0
    SLICE_X3Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     8.529 r  U_DHT11/cnt_reg_reg[10]_i_4/O
                         net (fo=11, routed)          1.021     9.550    U_DHT11/cnt_reg_reg[10]_i_4_n_0
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.327     9.877 r  U_DHT11/cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.877    U_DHT11/cnt_reg[3]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  U_DHT11/cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.506    14.847    U_DHT11/CLK
    SLICE_X4Y19          FDCE                                         r  U_DHT11/cnt_reg_reg[3]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.075    15.184    U_DHT11/cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 U_DHT11/U_Tick/tick_10us_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/bit_cnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.684%)  route 3.378ns (80.316%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.629     5.150    U_DHT11/U_Tick/CLK
    SLICE_X3Y17          FDCE                                         r  U_DHT11/U_Tick/tick_10us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_DHT11/U_Tick/tick_10us_reg/Q
                         net (fo=7, routed)           1.449     7.056    U_DHT11/U_Tick/tick
    SLICE_X4Y20          LUT2 (Prop_lut2_I0_O)        0.124     7.180 r  U_DHT11/U_Tick/data_reg[39]_i_3/O
                         net (fo=2, routed)           0.964     8.143    U_DHT11/U_Tick/data_reg[39]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  U_DHT11/U_Tick/data_reg[39]_i_1/O
                         net (fo=41, routed)          0.393     8.661    U_DHT11/U_Tick/bit_cnt_reg_reg[5][0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.785 r  U_DHT11/U_Tick/bit_cnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.572     9.357    U_DHT11/bit_cnt_next
    SLICE_X4Y22          FDCE                                         r  U_DHT11/bit_cnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503    14.844    U_DHT11/CLK
    SLICE_X4Y22          FDCE                                         r  U_DHT11/bit_cnt_reg_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.864    U_DHT11/bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 U_DHT11/U_Tick/tick_10us_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/bit_cnt_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.684%)  route 3.378ns (80.316%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.629     5.150    U_DHT11/U_Tick/CLK
    SLICE_X3Y17          FDCE                                         r  U_DHT11/U_Tick/tick_10us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_DHT11/U_Tick/tick_10us_reg/Q
                         net (fo=7, routed)           1.449     7.056    U_DHT11/U_Tick/tick
    SLICE_X4Y20          LUT2 (Prop_lut2_I0_O)        0.124     7.180 r  U_DHT11/U_Tick/data_reg[39]_i_3/O
                         net (fo=2, routed)           0.964     8.143    U_DHT11/U_Tick/data_reg[39]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  U_DHT11/U_Tick/data_reg[39]_i_1/O
                         net (fo=41, routed)          0.393     8.661    U_DHT11/U_Tick/bit_cnt_reg_reg[5][0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.785 r  U_DHT11/U_Tick/bit_cnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.572     9.357    U_DHT11/bit_cnt_next
    SLICE_X4Y22          FDCE                                         r  U_DHT11/bit_cnt_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503    14.844    U_DHT11/CLK
    SLICE_X4Y22          FDCE                                         r  U_DHT11/bit_cnt_reg_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.864    U_DHT11/bit_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 U_DHT11/U_Tick/tick_10us_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/bit_cnt_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.684%)  route 3.378ns (80.316%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.629     5.150    U_DHT11/U_Tick/CLK
    SLICE_X3Y17          FDCE                                         r  U_DHT11/U_Tick/tick_10us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_DHT11/U_Tick/tick_10us_reg/Q
                         net (fo=7, routed)           1.449     7.056    U_DHT11/U_Tick/tick
    SLICE_X4Y20          LUT2 (Prop_lut2_I0_O)        0.124     7.180 r  U_DHT11/U_Tick/data_reg[39]_i_3/O
                         net (fo=2, routed)           0.964     8.143    U_DHT11/U_Tick/data_reg[39]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  U_DHT11/U_Tick/data_reg[39]_i_1/O
                         net (fo=41, routed)          0.393     8.661    U_DHT11/U_Tick/bit_cnt_reg_reg[5][0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.785 r  U_DHT11/U_Tick/bit_cnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.572     9.357    U_DHT11/bit_cnt_next
    SLICE_X4Y22          FDCE                                         r  U_DHT11/bit_cnt_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503    14.844    U_DHT11/CLK
    SLICE_X4Y22          FDCE                                         r  U_DHT11/bit_cnt_reg_reg[4]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.864    U_DHT11/bit_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 U_DHT11/U_Tick/tick_10us_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/bit_cnt_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.684%)  route 3.378ns (80.316%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.629     5.150    U_DHT11/U_Tick/CLK
    SLICE_X3Y17          FDCE                                         r  U_DHT11/U_Tick/tick_10us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_DHT11/U_Tick/tick_10us_reg/Q
                         net (fo=7, routed)           1.449     7.056    U_DHT11/U_Tick/tick
    SLICE_X4Y20          LUT2 (Prop_lut2_I0_O)        0.124     7.180 r  U_DHT11/U_Tick/data_reg[39]_i_3/O
                         net (fo=2, routed)           0.964     8.143    U_DHT11/U_Tick/data_reg[39]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  U_DHT11/U_Tick/data_reg[39]_i_1/O
                         net (fo=41, routed)          0.393     8.661    U_DHT11/U_Tick/bit_cnt_reg_reg[5][0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     8.785 r  U_DHT11/U_Tick/bit_cnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.572     9.357    U_DHT11/bit_cnt_next
    SLICE_X4Y22          FDCE                                         r  U_DHT11/bit_cnt_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503    14.844    U_DHT11/CLK
    SLICE_X4Y22          FDCE                                         r  U_DHT11/bit_cnt_reg_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.864    U_DHT11/bit_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.498%)  route 0.128ns (47.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580     1.463    U_DHT11/CLK
    SLICE_X4Y25          FDCE                                         r  U_DHT11/data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  U_DHT11/data_reg_reg[22]/Q
                         net (fo=2, routed)           0.128     1.732    U_DHT11/data_reg_reg_n_0_[22]
    SLICE_X4Y26          FDCE                                         r  U_DHT11/data_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.849     1.976    U_DHT11/CLK
    SLICE_X4Y26          FDCE                                         r  U_DHT11/data_reg_reg[23]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.075     1.552    U_DHT11/data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.583     1.466    U_DHT11/CLK
    SLICE_X5Y27          FDCE                                         r  U_DHT11/data_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_DHT11/data_reg_reg[28]/Q
                         net (fo=2, routed)           0.113     1.720    U_DHT11/p_0_in[4]
    SLICE_X6Y26          FDCE                                         r  U_DHT11/humidity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.849     1.976    U_DHT11/CLK
    SLICE_X6Y26          FDCE                                         r  U_DHT11/humidity_reg[4]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.063     1.540    U_DHT11/humidity_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_DHT11/U_Tick/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Tick/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.590     1.473    U_DHT11/U_Tick/CLK
    SLICE_X3Y16          FDCE                                         r  U_DHT11/U_Tick/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_DHT11/U_Tick/counter_reg[1]/Q
                         net (fo=6, routed)           0.132     1.746    U_DHT11/U_Tick/counter_reg[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  U_DHT11/U_Tick/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.791    U_DHT11/U_Tick/p_0_in__0[4]
    SLICE_X2Y16          FDCE                                         r  U_DHT11/U_Tick/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     1.986    U_DHT11/U_Tick/CLK
    SLICE_X2Y16          FDCE                                         r  U_DHT11/U_Tick/counter_reg[4]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.120     1.606    U_DHT11/U_Tick/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580     1.463    U_DHT11/CLK
    SLICE_X5Y25          FDCE                                         r  U_DHT11/data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  U_DHT11/data_reg_reg[21]/Q
                         net (fo=2, routed)           0.128     1.732    U_DHT11/data_reg_reg_n_0_[21]
    SLICE_X4Y25          FDCE                                         r  U_DHT11/data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.848     1.975    U_DHT11/CLK
    SLICE_X4Y25          FDCE                                         r  U_DHT11/data_reg_reg[22]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.070     1.546    U_DHT11/data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_DHT11/U_Tick/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_Tick/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.590     1.473    U_DHT11/U_Tick/CLK
    SLICE_X3Y16          FDCE                                         r  U_DHT11/U_Tick/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_DHT11/U_Tick/counter_reg[1]/Q
                         net (fo=6, routed)           0.136     1.750    U_DHT11/U_Tick/counter_reg[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I1_O)        0.045     1.795 r  U_DHT11/U_Tick/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    U_DHT11/U_Tick/p_0_in__0[3]
    SLICE_X2Y16          FDCE                                         r  U_DHT11/U_Tick/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     1.986    U_DHT11/U_Tick/CLK
    SLICE_X2Y16          FDCE                                         r  U_DHT11/U_Tick/counter_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     1.607    U_DHT11/U_Tick/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.262%)  route 0.095ns (36.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.467    U_DHT11/CLK
    SLICE_X6Y29          FDCE                                         r  U_DHT11/data_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_DHT11/data_reg_reg[37]/Q
                         net (fo=2, routed)           0.095     1.726    U_DHT11/p_0_in[13]
    SLICE_X7Y29          FDCE                                         r  U_DHT11/humidity_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    U_DHT11/CLK
    SLICE_X7Y29          FDCE                                         r  U_DHT11/humidity_reg[13]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X7Y29          FDCE (Hold_fdce_C_D)         0.055     1.535    U_DHT11/humidity_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_DHT11/cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/cnt_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.209ns (70.494%)  route 0.087ns (29.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    U_DHT11/CLK
    SLICE_X2Y20          FDCE                                         r  U_DHT11/cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  U_DHT11/cnt_reg_reg[7]/Q
                         net (fo=7, routed)           0.087     1.721    U_DHT11/cnt_reg[7]
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.045     1.766 r  U_DHT11/cnt_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.766    U_DHT11/cnt_reg[9]_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  U_DHT11/cnt_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     1.982    U_DHT11/CLK
    SLICE_X3Y20          FDCE                                         r  U_DHT11/cnt_reg_reg[9]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.092     1.574    U_DHT11/cnt_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.467    U_DHT11/CLK
    SLICE_X6Y29          FDCE                                         r  U_DHT11/data_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_DHT11/data_reg_reg[38]/Q
                         net (fo=2, routed)           0.112     1.743    U_DHT11/p_0_in[14]
    SLICE_X5Y29          FDCE                                         r  U_DHT11/humidity_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    U_DHT11/CLK
    SLICE_X5Y29          FDCE                                         r  U_DHT11/humidity_reg[14]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.070     1.551    U_DHT11/humidity_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/humidity_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.238%)  route 0.151ns (51.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.583     1.466    U_DHT11/CLK
    SLICE_X7Y28          FDCE                                         r  U_DHT11/data_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_DHT11/data_reg_reg[35]/Q
                         net (fo=2, routed)           0.151     1.758    U_DHT11/p_0_in[11]
    SLICE_X6Y28          FDCE                                         r  U_DHT11/humidity_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.852     1.979    U_DHT11/CLK
    SLICE_X6Y28          FDCE                                         r  U_DHT11/humidity_reg[11]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y28          FDCE (Hold_fdce_C_D)         0.086     1.565    U_DHT11/humidity_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.573%)  route 0.117ns (45.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580     1.463    U_DHT11/CLK
    SLICE_X5Y25          FDCE                                         r  U_DHT11/data_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  U_DHT11/data_reg_reg[19]/Q
                         net (fo=2, routed)           0.117     1.721    U_DHT11/data_reg_reg_n_0_[19]
    SLICE_X5Y26          FDCE                                         r  U_DHT11/celcius_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.849     1.976    U_DHT11/CLK
    SLICE_X5Y26          FDCE                                         r  U_DHT11/celcius_reg[11]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.047     1.524    U_DHT11/celcius_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y15    U_BTN/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    U_BTN/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    U_BTN/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    U_BTN/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    U_BTN/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    U_BTN/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    U_BTN/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    U_BTN/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y14    U_BTN/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    U_BTN/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_BTN/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_BTN/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_BTN/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    U_BTN/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    U_BTN/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    U_BTN/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    U_BTN/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_BTN/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    U_BTN/edge_detect_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    U_BTN/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_BTN/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_BTN/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_BTN/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    U_BTN/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    U_BTN/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    U_BTN/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    U_BTN/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    U_BTN/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    U_BTN/counter_reg[6]/C



