// Seed: 196388009
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1
);
  logic id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd3,
    parameter id_3 = 32'd37
) (
    _id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  and primCall (id_19, id_6, id_4, id_5, id_11, id_18, id_8, id_13, id_9);
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire _id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_6,
      id_18,
      id_11
  );
  wire [id_2 : id_3] id_21;
  wire id_22;
  wire [1 'b0 : id_1] id_23;
endmodule
