timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_57920576_0_0_1678212187 INV_57920576_0_0_1678212187_0 1 0 602 0 -1 6048
use STAGE2_INV_62673116_0_0_1678212188 STAGE2_INV_62673116_0_0_1678212188_0 1 0 0 0 -1 3024
node "OUT" 0 0 1806 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 688 756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "GND" 0 0 688 2268 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_828_1568#" 5 628.509 828 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 116480 4272 0 0 0 0 0 0 0 0
node "m1_1086_4256#" 9 1049.9 1086 4256 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40880 1684 173600 6536 0 0 0 0 0 0 0 0
node "m1_1430_2408#" 5 -172.115 1430 2408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 116480 4272 0 0 0 0 0 0 0 0
node "m1_656_4508#" 6 431.046 656 4508 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27664 1100 107072 4048 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_1430_2408#" "m1_828_1568#" 100.336
cap "m1_656_4508#" "m1_828_1568#" 230.377
cap "m1_828_1568#" "m1_1086_4256#" 27.5214
cap "m1_656_4508#" "m1_1430_2408#" 49.95
cap "m1_1430_2408#" "m1_1086_4256#" 411.332
cap "m1_656_4508#" "m1_1086_4256#" 30.4993
cap "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "VDD" 5.01308
cap "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "OUT" -0.578704
cap "OUT" "STAGE2_INV_62673116_0_0_1678212188_0/m1_570_1400#" 0.182452
cap "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "OUT" -1.1074
cap "VDD" "GND" -4.58748
cap "OUT" "VDD" 7.84954
cap "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "VDD" -4.07977
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "GND" 371.376
cap "GND" "VDD" 19.658
cap "GND" "OUT" -0.355364
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 388.824
cap "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "OUT" -15.9038
cap "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "VDD" 44.2524
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "OUT" -2.66395
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "VDD" -17.888
cap "GND" "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" -274.255
cap "OUT" "GND" -38.9233
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" 2.24405
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "OUT" -3.1432
cap "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "OUT" -41.7687
cap "VDD" "GND" 818.78
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "VDD" 1.14323
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "GND" 0.256867
cap "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "VDD" 552.574
cap "OUT" "VDD" 230.144
cap "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_0/a_200_252#" "GND" -51.648
cap "GND" "INV_57920576_0_0_1678212187_0/m1_570_1400#" -2.93564
cap "STAGE2_INV_62673116_0_0_1678212188_0/NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_200_252#" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 0.842033
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 332.478
cap "GND" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 346.383
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" "INV_57920576_0_0_1678212187_0/m1_570_1400#" 30.1724
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "STAGE2_INV_62673116_0_0_1678212188_0/NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_200_252#" 0.700113
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "GND" 17.9205
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "INV_57920576_0_0_1678212187_0/m1_570_1400#" 76.8257
cap "INV_57920576_0_0_1678212187_0/m1_570_1400#" "GND" 38.2361
cap "GND" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 329.042
cap "INV_57920576_0_0_1678212187_0/m1_570_1400#" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 270.506
cap "GND" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 1.35582
cap "INV_57920576_0_0_1678212187_0/m1_570_1400#" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 129.063
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 98.16
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" "INV_57920576_0_0_1678212187_0/NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" 229.763
cap "INV_57920576_0_0_1678212187_0/m1_570_1400#" "INV_57920576_0_0_1678212187_0/NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" 534.78
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "INV_57920576_0_0_1678212187_0/NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" 24.746
cap "INV_57920576_0_0_1678212187_0/m1_570_1400#" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 47.9223
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 81.9707
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "INV_57920576_0_0_1678212187_0/m1_570_1400#" 58.8891
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" "INV_57920576_0_0_1678212187_0/m1_570_1400#" 30.7412
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 9.39145
cap "INV_57920576_0_0_1678212187_0/NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" "INV_57920576_0_0_1678212187_0/m1_570_1400#" -1.31049
cap "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" "INV_57920576_0_0_1678212187_0/NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" 5.06841
cap "INV_57920576_0_0_1678212187_0/m1_570_1400#" "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 45.1121
merge "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/w_0_0#" -1557.43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5376 -416 0 0 0 0 0 0 0 0
merge "STAGE2_INV_62673116_0_0_1678212188_0/PMOS_S_72546662_X5_Y1_1678212187_1678212188_1/w_0_0#" "VDD"
merge "VDD" "m1_1086_4256#"
merge "INV_57920576_0_0_1678212187_0/VSUBS" "STAGE2_INV_62673116_0_0_1678212188_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_62673116_0_0_1678212188_0/VSUBS" "VSUBS"
merge "INV_57920576_0_0_1678212187_0/PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "STAGE2_INV_62673116_0_0_1678212188_0/m1_570_1400#" -1405.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_62673116_0_0_1678212188_0/m1_570_1400#" "m1_828_1568#"
merge "INV_57920576_0_0_1678212187_0/NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" "STAGE2_INV_62673116_0_0_1678212188_0/NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" -1314.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -352 0 0 0 0 0 0 0 0
merge "STAGE2_INV_62673116_0_0_1678212188_0/NMOS_S_79666698_X5_Y1_1678212186_1678212188_0/a_147_462#" "GND"
merge "GND" "m1_656_4508#"
merge "INV_57920576_0_0_1678212187_0/m1_570_1400#" "STAGE2_INV_62673116_0_0_1678212188_0/NMOS_S_79666698_X5_Y1_1678212186_1678212188_1/a_200_252#" -628.92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_62673116_0_0_1678212188_0/NMOS_S_79666698_X5_Y1_1678212186_1678212188_1/a_200_252#" "OUT"
merge "OUT" "m1_1430_2408#"
