\hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef}{}\doxysection{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+Type\+Def Struct Reference}
\label{struct__ADI__FPGA__BACKDOOR__TypeDef}\index{\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a6850441fb3575401c407463f3448188e}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a6850441fb3575401c407463f3448188e}} 
volatile const uint16\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}128\mbox{]}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__TypeDef_a839c8f225768d9dd0a457b1b10f81881}{R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+S\+ET}}
\item 
\mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a551337ee6eb4ebbecea179e09f3c8768}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a551337ee6eb4ebbecea179e09f3c8768}} 
volatile const uint16\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__TypeDef_a2734f19ca6691c4c6a2a44dbc91f5cae}{R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+LE}}
\item 
\mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a12d99c9eb148a5d55beb254116dec6c6}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a12d99c9eb148a5d55beb254116dec6c6}} 
volatile const uint16\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__TypeDef_a2eaebe9e2d4a3484edf5420a014087d0}{R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+D\+E\+B\+U\+G1}}
\item 
\mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_ac9f548ff184c88f1343c43df291a19ae}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_ac9f548ff184c88f1343c43df291a19ae}} 
volatile const uint16\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__TypeDef_a7cab66a5f7975b1e732da9abc728870e}{R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H0}}
\item 
\mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a7798dac8efef287225e200a567b4dfd1}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a7798dac8efef287225e200a567b4dfd1}} 
volatile const uint16\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__TypeDef_aea5398c797e13b410ed63083736f6890}{R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H1}}
\item 
\mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_af5b9965927cc33e33c89bb0159868dfc}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_af5b9965927cc33e33c89bb0159868dfc}} 
volatile const uint16\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__TypeDef_a19d0b56d6679097226f27e3ca1dac804}{R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H2}}
\item 
\mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a7728a57116c0f4abe520746e10306680}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a7728a57116c0f4abe520746e10306680}} 
volatile const uint16\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__TypeDef_a7880c69bf5f651837b1f70ffeef81feb}{R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H3}}
\item 
\mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_af812438264b8b7cbb678119b22dbb9d3}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_af812438264b8b7cbb678119b22dbb9d3}} 
volatile const uint16\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{struct__ADI__FPGA__BACKDOOR__TypeDef_ae15d5cc1471f5b9b3059c4718c6601bf}{R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+SS}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a2734f19ca6691c4c6a2a44dbc91f5cae}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a2734f19ca6691c4c6a2a44dbc91f5cae}} 
\index{\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}!REGMAP1\_BACKDOOR\_ENABLE@{REGMAP1\_BACKDOOR\_ENABLE}}
\index{REGMAP1\_BACKDOOR\_ENABLE@{REGMAP1\_BACKDOOR\_ENABLE}!\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REGMAP1\_BACKDOOR\_ENABLE}{REGMAP1\_BACKDOOR\_ENABLE}}
{\footnotesize\ttfamily volatile uint16\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+Type\+Def\+::\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+LE}

82 Selects Memory for Backdoor Load \mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a839c8f225768d9dd0a457b1b10f81881}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a839c8f225768d9dd0a457b1b10f81881}} 
\index{\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}!REGMAP1\_BACKDOOR\_RESET@{REGMAP1\_BACKDOOR\_RESET}}
\index{REGMAP1\_BACKDOOR\_RESET@{REGMAP1\_BACKDOOR\_RESET}!\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REGMAP1\_BACKDOOR\_RESET}{REGMAP1\_BACKDOOR\_RESET}}
{\footnotesize\ttfamily volatile uint16\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+Type\+Def\+::\+R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+S\+ET}

80 Control H\+SP Reset During Backdoor \mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a2eaebe9e2d4a3484edf5420a014087d0}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a2eaebe9e2d4a3484edf5420a014087d0}} 
\index{\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}!REGMAP1\_FPGA\_DEBUG1@{REGMAP1\_FPGA\_DEBUG1}}
\index{REGMAP1\_FPGA\_DEBUG1@{REGMAP1\_FPGA\_DEBUG1}!\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REGMAP1\_FPGA\_DEBUG1}{REGMAP1\_FPGA\_DEBUG1}}
{\footnotesize\ttfamily volatile uint16\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+Type\+Def\+::\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+D\+E\+B\+U\+G1}

84 F\+P\+GA Debug Register for H\+SP A\+EB \mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a7cab66a5f7975b1e732da9abc728870e}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a7cab66a5f7975b1e732da9abc728870e}} 
\index{\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}!REGMAP1\_FPGA\_SCRATCH0@{REGMAP1\_FPGA\_SCRATCH0}}
\index{REGMAP1\_FPGA\_SCRATCH0@{REGMAP1\_FPGA\_SCRATCH0}!\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REGMAP1\_FPGA\_SCRATCH0}{REGMAP1\_FPGA\_SCRATCH0}}
{\footnotesize\ttfamily volatile uint16\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+Type\+Def\+::\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H0}

86 F\+P\+GA Scratch Register \mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_aea5398c797e13b410ed63083736f6890}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_aea5398c797e13b410ed63083736f6890}} 
\index{\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}!REGMAP1\_FPGA\_SCRATCH1@{REGMAP1\_FPGA\_SCRATCH1}}
\index{REGMAP1\_FPGA\_SCRATCH1@{REGMAP1\_FPGA\_SCRATCH1}!\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REGMAP1\_FPGA\_SCRATCH1}{REGMAP1\_FPGA\_SCRATCH1}}
{\footnotesize\ttfamily volatile uint16\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+Type\+Def\+::\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H1}

88 F\+P\+GA Scratch Register \mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a19d0b56d6679097226f27e3ca1dac804}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a19d0b56d6679097226f27e3ca1dac804}} 
\index{\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}!REGMAP1\_FPGA\_SCRATCH2@{REGMAP1\_FPGA\_SCRATCH2}}
\index{REGMAP1\_FPGA\_SCRATCH2@{REGMAP1\_FPGA\_SCRATCH2}!\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REGMAP1\_FPGA\_SCRATCH2}{REGMAP1\_FPGA\_SCRATCH2}}
{\footnotesize\ttfamily volatile uint16\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+Type\+Def\+::\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H2}

8A F\+P\+GA Scratch Register \mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_a7880c69bf5f651837b1f70ffeef81feb}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_a7880c69bf5f651837b1f70ffeef81feb}} 
\index{\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}!REGMAP1\_FPGA\_SCRATCH3@{REGMAP1\_FPGA\_SCRATCH3}}
\index{REGMAP1\_FPGA\_SCRATCH3@{REGMAP1\_FPGA\_SCRATCH3}!\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REGMAP1\_FPGA\_SCRATCH3}{REGMAP1\_FPGA\_SCRATCH3}}
{\footnotesize\ttfamily volatile uint16\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+Type\+Def\+::\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H3}

8C F\+P\+GA Scratch Register \mbox{\Hypertarget{struct__ADI__FPGA__BACKDOOR__TypeDef_ae15d5cc1471f5b9b3059c4718c6601bf}\label{struct__ADI__FPGA__BACKDOOR__TypeDef_ae15d5cc1471f5b9b3059c4718c6601bf}} 
\index{\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}!REGMAP1\_HSP\_BYPASS@{REGMAP1\_HSP\_BYPASS}}
\index{REGMAP1\_HSP\_BYPASS@{REGMAP1\_HSP\_BYPASS}!\_ADI\_FPGA\_BACKDOOR\_TypeDef@{\_ADI\_FPGA\_BACKDOOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{REGMAP1\_HSP\_BYPASS}{REGMAP1\_HSP\_BYPASS}}
{\footnotesize\ttfamily volatile uint16\+\_\+t \+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+Type\+Def\+::\+R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+SS}

8E F\+P\+GA H\+SP Bypass Enable 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
fpga\+\_\+backdoor\+\_\+device.\+h\end{DoxyCompactItemize}
