<dec f='linux/drivers/gpu/drm/i915/intel_drv.h' l='1891' type='int intel_enable_sagv(struct drm_i915_private * dev_priv)'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='12400' u='c' c='intel_atomic_commit_tail'/>
<def f='linux/drivers/gpu/drm/i915/intel_pm.c' l='3591' ll='3626' type='int intel_enable_sagv(struct drm_i915_private * dev_priv)'/>
<doc f='linux/drivers/gpu/drm/i915/intel_pm.c' l='3580'>/*
 * SAGV dynamically adjusts the system agent voltage and clock frequencies
 * depending on power and performance requirements. The display engine access
 * to system memory is blocked during the adjustment time. Because of the
 * blocking time, having this enabled can cause full system hangs and/or pipe
 * underruns if we don&apos;t meet all of the following requirements:
 *
 *  - &lt;= 1 pipe enabled
 *  - All planes can enable watermarks for latencies &gt;= SAGV engine block time
 *  - We&apos;re not using an interlaced display configuration
 */</doc>
