{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 7.4000"
  ],
  "cts__clock__skew__hold": 1.0544,
  "cts__clock__skew__hold__post_repair": 1.0481,
  "cts__clock__skew__hold__pre_repair": 1.0481,
  "cts__clock__skew__setup": 1.0545,
  "cts__clock__skew__setup__post_repair": 1.0481,
  "cts__clock__skew__setup__pre_repair": 1.0481,
  "cts__design__instance__area": 108167.5234,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 107368.3203,
  "cts__design__instance__area__pre_repair": 107368.3203,
  "cts__design__instance__area__stdcell": 108167.5234,
  "cts__design__instance__area__stdcell__post_repair": 107368.3203,
  "cts__design__instance__area__stdcell__pre_repair": 107368.3203,
  "cts__design__instance__count": 13844,
  "cts__design__instance__count__hold_buffer": 112.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 13729,
  "cts__design__instance__count__pre_repair": 13729,
  "cts__design__instance__count__setup_buffer": 3.0,
  "cts__design__instance__count__stdcell": 13844,
  "cts__design__instance__count__stdcell__post_repair": 13729,
  "cts__design__instance__count__stdcell__pre_repair": 13729,
  "cts__design__instance__displacement__max": 14.8,
  "cts__design__instance__displacement__mean": 0.0975,
  "cts__design__instance__displacement__total": 1356.3645,
  "cts__design__instance__utilization": 0.4964,
  "cts__design__instance__utilization__post_repair": 0.4927,
  "cts__design__instance__utilization__pre_repair": 0.4927,
  "cts__design__instance__utilization__stdcell": 0.4964,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4927,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4927,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0057,
  "cts__power__internal__total__post_repair": 0.0056,
  "cts__power__internal__total__pre_repair": 0.0056,
  "cts__power__leakage__total": 0.0001,
  "cts__power__leakage__total__post_repair": 0.0001,
  "cts__power__leakage__total__pre_repair": 0.0001,
  "cts__power__switching__total": 0.0045,
  "cts__power__switching__total__post_repair": 0.0044,
  "cts__power__switching__total__pre_repair": 0.0044,
  "cts__power__total": 0.0102,
  "cts__power__total__post_repair": 0.0102,
  "cts__power__total__pre_repair": 0.0102,
  "cts__route__wirelength__estimated": 350384.3275,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.1305,
  "cts__timing__drv__max_cap_limit__post_repair": 0.109,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.109,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.2012,
  "cts__timing__drv__max_slew_limit__post_repair": 0.1572,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.1572,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -4.34,
  "cts__timing__setup__tns__pre_repair": -4.34,
  "cts__timing__setup__ws": 0.03,
  "cts__timing__setup__ws__post_repair": -0.41,
  "cts__timing__setup__ws__pre_repair": -0.41,
  "detailedplace__cpu__total": 12.02,
  "detailedplace__design__instance__area": 106960.3203,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 106960.3203,
  "detailedplace__design__instance__count": 13644,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 13644,
  "detailedplace__design__instance__displacement__max": 32.5,
  "detailedplace__design__instance__displacement__mean": 2.3355,
  "detailedplace__design__instance__displacement__total": 31871.146,
  "detailedplace__design__instance__utilization": 0.4909,
  "detailedplace__design__instance__utilization__stdcell": 0.4909,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 381984.0,
  "detailedplace__power__internal__total": 0.0055,
  "detailedplace__power__leakage__total": 0.0001,
  "detailedplace__power__switching__total": 0.0038,
  "detailedplace__power__total": 0.0094,
  "detailedplace__route__wirelength__estimated": 346804.902,
  "detailedplace__runtime__total": "0:12.56",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.109,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.1572,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 0.8,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 7339,
  "detailedroute__route__drc_errors__iter:2": 1159,
  "detailedroute__route__drc_errors__iter:3": 982,
  "detailedroute__route__drc_errors__iter:4": 3,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 12732,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 103185,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 103185,
  "detailedroute__route__wirelength": 464152,
  "detailedroute__route__wirelength__iter:1": 467272,
  "detailedroute__route__wirelength__iter:2": 465169,
  "detailedroute__route__wirelength__iter:3": 464152,
  "detailedroute__route__wirelength__iter:4": 464149,
  "detailedroute__route__wirelength__iter:5": 464152,
  "finish__clock__skew__hold": 0.8759,
  "finish__clock__skew__setup": 0.8759,
  "finish__cpu__total": 33.57,
  "finish__design__instance__area": 108167.5234,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 108167.5234,
  "finish__design__instance__count": 13844,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 13844,
  "finish__design__instance__utilization": 0.4964,
  "finish__design__instance__utilization__stdcell": 0.4964,
  "finish__design__io": 264,
  "finish__mem__peak": 633336.0,
  "finish__power__internal__total": 0.0057,
  "finish__power__leakage__total": 0.0001,
  "finish__power__switching__total": 0.0035,
  "finish__power__total": 0.0093,
  "finish__runtime__total": "0:35.06",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.2077,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.2726,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 0.79,
  "finish__timing__wns_percent_delay": 15.332164,
  "floorplan__cpu__total": 3.3,
  "floorplan__design__instance__area": 82794.2422,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 82794.2422,
  "floorplan__design__instance__count": 12079,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 12079,
  "floorplan__design__instance__utilization": 0.38,
  "floorplan__design__instance__utilization__stdcell": 0.38,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 318984.0,
  "floorplan__power__internal__total": 0.0055,
  "floorplan__power__leakage__total": 0.0001,
  "floorplan__power__switching__total": 0.0028,
  "floorplan__power__total": 0.0084,
  "floorplan__runtime__total": "0:03.66",
  "floorplan__timing__setup__tns": -27256.0,
  "floorplan__timing__setup__ws": -12.9,
  "globalplace__design__instance__area": 84013.4375,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 84013.4375,
  "globalplace__design__instance__count": 13349,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 13349,
  "globalplace__design__instance__utilization": 0.3856,
  "globalplace__design__instance__utilization__stdcell": 0.3856,
  "globalplace__design__io": 264,
  "globalplace__power__internal__total": 0.0055,
  "globalplace__power__leakage__total": 0.0001,
  "globalplace__power__switching__total": 0.0032,
  "globalplace__power__total": 0.0088,
  "globalplace__timing__setup__tns": -30962.5293,
  "globalplace__timing__setup__ws": -13.54,
  "globalroute__clock__skew__hold": 1.0563,
  "globalroute__clock__skew__setup": 1.0564,
  "globalroute__design__instance__area": 108167.5234,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 108167.5234,
  "globalroute__design__instance__count": 13844,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 13844,
  "globalroute__design__instance__utilization": 0.4964,
  "globalroute__design__instance__utilization__stdcell": 0.4964,
  "globalroute__design__io": 264,
  "globalroute__power__internal__total": 0.0057,
  "globalroute__power__leakage__total": 0.0001,
  "globalroute__power__switching__total": 0.0047,
  "globalroute__power__total": 0.0105,
  "globalroute__timing__clock__slack": -0.071,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.1129,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.1888,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -0.12,
  "globalroute__timing__setup__ws": -0.07,
  "placeopt__cpu__total": 17.39,
  "placeopt__design__instance__area": 106960.3203,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 84013.4375,
  "placeopt__design__instance__area__stdcell": 106960.3203,
  "placeopt__design__instance__area__stdcell__pre_opt": 84013.4375,
  "placeopt__design__instance__count": 13644,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 13349,
  "placeopt__design__instance__count__stdcell": 13644,
  "placeopt__design__instance__count__stdcell__pre_opt": 13349,
  "placeopt__design__instance__utilization": 0.4909,
  "placeopt__design__instance__utilization__pre_opt": 0.3856,
  "placeopt__design__instance__utilization__stdcell": 0.4909,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3856,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 404044.0,
  "placeopt__power__internal__total": 0.0055,
  "placeopt__power__internal__total__pre_opt": 0.0055,
  "placeopt__power__leakage__total": 0.0001,
  "placeopt__power__leakage__total__pre_opt": 0.0001,
  "placeopt__power__switching__total": 0.0037,
  "placeopt__power__switching__total__pre_opt": 0.0032,
  "placeopt__power__total": 0.0092,
  "placeopt__power__total__pre_opt": 0.0088,
  "placeopt__runtime__total": "0:17.99",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.125,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.1681,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": -30962.5293,
  "placeopt__timing__setup__ws": 0.93,
  "placeopt__timing__setup__ws__pre_opt": -13.54,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2022-09-29 20:20",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "8ca6516a-28ec-40ce-b29b-07c25fbbd97b",
  "run__flow__variant": "base",
  "synth__cpu__total": 117.43,
  "synth__design__instance__area__stdcell": 87631.68,
  "synth__design__instance__count__stdcell": 13243.0,
  "synth__mem__peak": 237192.0,
  "synth__runtime__total": "2:00.66",
  "total_time": "0:03:09.930000"
}