==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 321.852 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:24:9)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:38:9)
ERROR: [HLS 207-3339] no matching function for call to 'mem2stream' (kernels/train.cpp:119:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'const aes_word_t *' (aka 'const ap_uint<32> *') to 'const float *' for 1st argument (kernels/reader.h:7:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_conv_params' (kernels/train.cpp:131:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [6][1][5][5]' to 'data_t (&)[6][1][5][5]' for 3rd argument (kernels/utils.h:9:6)
ERROR: [HLS 207-3339] no matching function for call to 'conv2d' (kernels/train.cpp:132:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/conv2d.h:15:6)
ERROR: [HLS 207-3339] no matching function for call to 'avg_pool' (kernels/train.cpp:141:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/avg_pool.h:14:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_conv_params' (kernels/train.cpp:152:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [16][6][5][5]' to 'data_t (&)[16][6][5][5]' for 3rd argument (kernels/utils.h:9:6)
ERROR: [HLS 207-3339] no matching function for call to 'conv2d' (kernels/train.cpp:153:9)
ERROR: [HLS 207-3339] no matching function for call to 'avg_pool' (kernels/train.cpp:162:9)
ERROR: [HLS 207-3339] no matching function for call to 'flatten' (kernels/train.cpp:171:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/flatten.h:14:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:182:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [256][120]' to 'data_t (&)[256][120]' for 3rd argument (kernels/utils.h:31:6)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:183:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/fc.h:15:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:194:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [120][84]' to 'data_t (&)[120][84]' for 3rd argument (kernels/utils.h:31:6)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:195:9)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:206:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [84][10]' to 'data_t (&)[84][10]' for 3rd argument (kernels/utils.h:31:6)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:207:9)
ERROR: [HLS 207-3339] no matching function for call to 'stream_from_ddr' (kernels/train.cpp:220:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'aes_word_t *' (aka 'ap_uint<32> *') to 'const float *' for 1st argument (kernels/reader.h:22:6)
ERROR: [HLS 207-3339] no matching function for call to 'stream_from_ddr' (kernels/train.cpp:221:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'const aes_word_t *' (aka 'const ap_uint<32> *') to 'const float *' for 1st argument (kernels/reader.h:22:6)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:273:9)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 1.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.668 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:24:9)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:38:9)
ERROR: [HLS 207-3339] no matching function for call to 'load_conv_params' (kernels/train.cpp:133:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'const float *' to 'const aes_word_t *' (aka 'const ap_uint<32> *') for 1st argument (kernels/utils.h:9:6)
ERROR: [HLS 207-3339] no matching function for call to 'conv2d' (kernels/train.cpp:134:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/conv2d.h:15:6)
ERROR: [HLS 207-3339] no matching function for call to 'avg_pool' (kernels/train.cpp:143:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/avg_pool.h:14:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_conv_params' (kernels/train.cpp:154:9)
ERROR: [HLS 207-3339] no matching function for call to 'conv2d' (kernels/train.cpp:155:9)
ERROR: [HLS 207-3339] no matching function for call to 'avg_pool' (kernels/train.cpp:164:9)
ERROR: [HLS 207-3339] no matching function for call to 'flatten' (kernels/train.cpp:173:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/flatten.h:14:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:184:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'const float *' to 'const aes_word_t *' (aka 'const ap_uint<32> *') for 1st argument (kernels/utils.h:31:6)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:185:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/fc.h:15:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:196:9)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:197:9)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:208:9)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:209:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:275:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:281:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:74)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:92)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
ERROR: [HLS 207-2796] cannot combine with previous 'type-name' declaration specifier (kernels/conv2d.h:9:20)
WARNING: [HLS 207-4064] typedef requires a name (kernels/conv2d.h:9:1)
ERROR: [HLS 207-2796] cannot combine with previous 'type-name' declaration specifier (kernels/avg_pool.h:8:20)
WARNING: [HLS 207-4064] typedef requires a name (kernels/avg_pool.h:8:1)
ERROR: [HLS 207-2796] cannot combine with previous 'type-name' declaration specifier (kernels/flatten.h:8:20)
WARNING: [HLS 207-4064] typedef requires a name (kernels/flatten.h:8:1)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
ERROR: [HLS 207-2796] cannot combine with previous 'type-name' declaration specifier (kernels/fc.h:9:20)
WARNING: [HLS 207-4064] typedef requires a name (kernels/fc.h:9:1)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:24:9)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:38:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:275:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:281:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:74)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:92)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:105)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:118)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:132)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:286:142)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:286:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:52)
ERROR: [HLS 207-3801] unknown type name 'conv1_dW' (kernels/train.cpp:289:66)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:9)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.668 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:24:9)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:38:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:275:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:281:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:74)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:92)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:105)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:118)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:132)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:286:142)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:286:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:52)
ERROR: [HLS 207-3801] unknown type name 'conv1_dW' (kernels/train.cpp:289:66)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:289:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:290:31)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:290:43)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:290:9)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:275:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:281:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:74)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:92)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:105)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:118)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:132)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:286:142)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:286:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:52)
ERROR: [HLS 207-3801] unknown type name 'conv1_dW' (kernels/train.cpp:289:66)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:289:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:290:31)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:290:43)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:290:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:290:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:291:52)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-7] expected '}' (kernels/train.cpp:299:2)
INFO: [HLS 207-66] to match this '{' (kernels/train.cpp:42:12)
ERROR: [HLS 207-3325] use of overloaded operator '+=' is ambiguous (with operand types 'ap_int<64>' and 'float') (kernels/avg_pool.h:41:29)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 24, 24, 6>' requested here (kernels/train.cpp:143:9)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1733:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1734:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1735:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1736:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1737:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1738:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1739:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1740:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1741:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1742:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1743:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1744:124)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 8, 8, 16>' requested here (kernels/train.cpp:164:9)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-3325] use of overloaded operator '+=' is ambiguous (with operand types 'ap_int<64>' and 'float') (kernels/avg_pool.h:41:29)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 24, 24, 6>' requested here (kernels/train.cpp:143:9)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1733:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1734:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1735:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1736:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1737:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1738:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1739:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1740:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1741:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1742:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1743:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1744:124)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 8, 8, 16>' requested here (kernels/train.cpp:164:9)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.766 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-3325] use of overloaded operator '+=' is ambiguous (with operand types 'ap_int<64>' and 'float') (kernels/avg_pool.h:41:29)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 24, 24, 6>' requested here (kernels/train.cpp:143:9)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1733:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1734:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1735:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1736:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1737:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1738:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1739:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1740:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1741:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1742:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1743:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1744:124)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 8, 8, 16>' requested here (kernels/train.cpp:164:9)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-3325] use of overloaded operator '+=' is ambiguous (with operand types 'ap_int<64>' and 'float') (kernels/avg_pool.h:41:29)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 24, 24, 6>' requested here (kernels/train.cpp:143:9)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1733:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1734:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1735:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1736:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1737:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1738:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1739:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1740:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1741:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1742:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1743:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1744:124)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 8, 8, 16>' requested here (kernels/train.cpp:164:9)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.812 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 374.668 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:116:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:117:18)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:131:18)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernels/conv2d_bwd.h:159:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (kernels/conv2d_bwd.h:159:9)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file kernels/train.cpp
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/build/build_train_LeNet5.tcl:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.62 seconds. CPU system time: 0.38 seconds. Elapsed time: 3 seconds; current allocated memory: 377.910 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'lenet5_top'
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:04; Allocated memory: 3.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.688 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:116:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:117:18)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:131:18)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernels/conv2d_bwd.h:159:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (kernels/conv2d_bwd.h:159:9)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file kernels/train.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.58 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.96 seconds; current allocated memory: 377.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 44,534 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 432,193 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 430,180 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 430,238 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 428,553 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 449,111 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 444,519 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 444,519 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 444,519 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 446,784 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 446,332 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 445,285 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void bias_grad<6, 24, 24>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (kernels/conv2d_bwd.h:23:0)
WARNING: [HLS 214-273] In function 'void weight_grad<6, 1, 5, 24, 24>(float (*) [((5) + (24)) - (1)][((5) + (24)) - (1)], hls::stream<float, 0>&, float (*) [1][5][5])', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (kernels/conv2d_bwd.h:41:0)
WARNING: [HLS 214-273] In function 'void bias_grad<16, 8, 8>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (kernels/conv2d_bwd.h:23:0)
WARNING: [HLS 214-273] In function 'void weight_grad<16, 6, 5, 8, 8>(float (*) [((5) + (8)) - (1)][((5) + (8)) - (1)], hls::stream<float, 0>&, float (*) [6][5][5])', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (kernels/conv2d_bwd.h:41:0)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float (*) [((5) + (8)) - (1)][((5) + (8)) - (1)], hls::stream<float, 0>&, float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:161:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 8, 8>(hls::stream<float, 0>&, float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:160:2)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float (*) [((5) + (24)) - (1)][((5) + (24)) - (1)], hls::stream<float, 0>&, float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:161:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 24, 24>(hls::stream<float, 0>&, float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:160:2)
INFO: [HLS 214-131] Inlining function 'void stream_from_ddr<10>(float const*, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'void stream_from_ddr<10>(float const*, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:223:9)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'logits' for cosimulation. (kernels/train.cpp:57:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:57:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:14:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:41:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:43:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:59:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:60:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:61:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:93:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:94:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:95:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:50:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (kernels/reader.h:13:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (kernels/flatten.h:17:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:34:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_1' is marked as complete unroll implied by the pipeline pragma (kernels/reader.h:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (kernels/update.h:26:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (kernels/update.h:27:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (kernels/update.h:26:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (kernels/update.h:27:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (kernels/update.h:26:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (kernels/update.h:27:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (kernels/update.h:41:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (kernels/update.h:42:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_4' (kernels/update.h:43:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (kernels/update.h:41:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (kernels/update.h:42:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_4' (kernels/update.h:43:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (kernels/conv2d_bwd.h:59:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_9' (kernels/conv2d_bwd.h:60:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_10' (kernels/conv2d_bwd.h:61:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_7' (kernels/conv2d_bwd.h:93:34) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_8' (kernels/conv2d_bwd.h:94:38) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_9' (kernels/conv2d_bwd.h:95:42) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (kernels/conv2d_bwd.h:59:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_9' (kernels/conv2d_bwd.h:60:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_10' (kernels/conv2d_bwd.h:61:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_7' (kernels/conv2d_bwd.h:93:34) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_8' (kernels/conv2d_bwd.h:94:38) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_9' (kernels/conv2d_bwd.h:95:42) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_7' (kernels/fc_bwd.h:50:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_7' (kernels/fc_bwd.h:50:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_7' (kernels/fc_bwd.h:50:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (kernels/reader.h:13:19) in function 'mem2stream<10>' completely with a factor of 10 (kernels/reader.h:10:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_13_1' (kernels/reader.h:13:19) in function 'mem2stream<10>' has been removed because the loop is unrolled completely (kernels/reader.h:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (kernels/flatten.h:17:22) in function 'flatten<4, 4, 16>' completely with a factor of 256 (kernels/flatten.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_3' (kernels/conv2d.h:34:19) in function 'conv2d<16, 6, 5, 12>' completely with a factor of 6 (kernels/conv2d.h:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_3' (kernels/conv2d.h:34:19) in function 'conv2d<6, 1, 5, 28>' completely with a factor of 1 (kernels/conv2d.h:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (kernels/reader.h:13:19) in function 'mem2stream<784>' completely with a factor of 784 (kernels/reader.h:10:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_13_1' (kernels/reader.h:13:19) in function 'mem2stream<784>' has been removed because the loop is unrolled completely (kernels/reader.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 1, 5, 28>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float const*, float, int)' (kernels/conv2d.h:21:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void avg_pool<2, 2, 24, 24, 6>(hls::stream<float, 0>&, hls::stream<float, 0>&)' (kernels/avg_pool.h:17:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<16, 6, 5, 12>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float const*, float, int)' (kernels/conv2d.h:21:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void avg_pool<2, 2, 8, 8, 16>(hls::stream<float, 0>&, hls::stream<float, 0>&)' (kernels/avg_pool.h:17:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void fc<256, 120>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [120], float const*, bool, float, int)' (kernels/fc.h:22:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void fc<120, 84>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [84], float const*, bool, float, int)' (kernels/fc.h:22:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void fc<84, 10>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [10], float const*, bool, float, int)' (kernels/fc.h:22:0)
INFO: [HLS 214-178] Inlining function 'void load_conv_params<6, 1, 5, 5>(float const*, float const*, float (&) [6][1][5][5], float (&) [6])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 24, 24, 6>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void load_conv_params<16, 6, 5, 5>(float const*, float const*, float (&) [16][6][5][5], float (&) [16])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 8, 8, 16>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void load_fc_params<256, 120>(float const*, float const*, float (&) [256][120], float (&) [120])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void load_fc_params<120, 84>(float const*, float const*, float (&) [120][84], float (&) [84])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void load_fc_params<84, 10>(float const*, float const*, float (&) [84][10], float (&) [10])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool_backward<2, 2, 8, 8, 16>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool_backward<2, 2, 24, 24, 6>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE11grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:131:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:117:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:116:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE11grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:131:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:117:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:116:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17avg_pool_backwardILi2ELi2ELi24ELi24ELi6EEvRN3hls6streamIfLi0EEES3_E8x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17avg_pool_backwardILi2ELi2ELi24ELi24ELi6EEvRN3hls6streamIfLi0EEES3_E12grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17avg_pool_backwardILi2ELi2ELi8ELi8ELi16EEvRN3hls6streamIfLi0EEES3_E8x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17avg_pool_backwardILi2ELi2ELi8ELi8ELi16EEvRN3hls6streamIfLi0EEES3_E12grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi8ELi8ELi16EEvRN3hls6streamIfLi0EEES3_E5plane': Complete partitioning on dimension 1. (kernels/avg_pool.h:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi24ELi24ELi6EEvRN3hls6streamIfLi0EEES3_E5plane': Complete partitioning on dimension 1. (kernels/avg_pool.h:22:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:26:8)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/fc.h:26:8)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight': Complete partitioning on dimension 1. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_bias': Complete partitioning on dimension 1. (kernels/train.cpp:131:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight': Complete partitioning on dimension 1. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_bias': Complete partitioning on dimension 1. (kernels/train.cpp:153:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_bias': Complete partitioning on dimension 1. (kernels/train.cpp:183:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_bias': Complete partitioning on dimension 1. (kernels/train.cpp:195:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_bias': Complete partitioning on dimension 1. (kernels/train.cpp:207:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_3> at kernels/conv2d_bwd.h:81:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_135_6> at kernels/conv2d_bwd.h:135:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_150_9> at kernels/conv2d_bwd.h:150:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_46_4> at kernels/conv2d_bwd.h:46:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_5> at kernels/fc_bwd.h:41:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_54_8> at kernels/conv2d.h:54:46 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_8> at kernels/avg_pool.h:40:38 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_2> at kernels/utils.h:40:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_1> at kernels/flatten_bwd.h:11:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_31_6> at kernels/avg_pool_bwd.h:31:30 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_87_4'. (kernels/conv2d_bwd.h:87:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)::dX' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)::dX' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)::x_pad' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)::x_pad' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)::dX (.178)' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)::dX (.178)' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)::x_pad (.179)' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)::x_pad (.179)' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_10' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_10' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_10' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_11' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_11' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_11' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_12' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_12' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_12' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_13' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_13' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_13' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_14' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_14' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_14' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_15' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_15' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_15' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_6' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_6' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_6' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_7' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_7' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_7' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_8' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_8' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_8' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_9' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_9' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_9' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc1_weight' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc1_weight' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc2_weight' due to pipeline pragma (kernels/fc_bwd.h:48:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc2_weight' due to pipeline pragma (kernels/fc_bwd.h:48:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_weight' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc3_weight' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc3_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc2_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc2_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc2_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc1_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc1_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc1_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:267:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:267:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:267:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad.179': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX.178': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_5': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_4': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_3': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_2': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_1': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_0': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_5': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_4': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_3': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_2': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_1': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_0': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_3': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_4': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_5': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_6': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_7': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_8': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_9': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_10': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_11': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_12': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_13': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_14': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_15': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_weight': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:182:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_weight': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:194:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_weight': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:206:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:231:8)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:232:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:239:8)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:240:15)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:08:24; Allocated memory: 28.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.746 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.94 seconds. CPU system time: 0.57 seconds. Elapsed time: 8.51 seconds; current allocated memory: 382.207 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 3,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 596,618 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,663 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,611 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,607 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 5,086,022 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 606,267 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 606,044 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 605,684 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 716,274 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 624,046 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 625,312 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 625,688 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 4, 4>(float const (*) [4][4], float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float const (*) [8][8], float const (*) [((8) - (5)) + (1)][((8) - (5)) + (1)], float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 20, 20>(float const (*) [20][20], float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float const (*) [24][24], float const (*) [((24) - (5)) + (1)][((24) - (5)) + (1)], float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'probs' for cosimulation. (kernels/train.cpp:57:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:57:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:20:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:15:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:64:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:65:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:66:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:101:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:102:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:103:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:51:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (kernels/flatten.h:16:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_7' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:43:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<84, 10>' completely with a factor of 840 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<120, 84>' completely with a factor of 10080 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<256, 120>' completely with a factor of 30720 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (kernels/flatten.h:16:22) in function 'flatten<4, 4, 16>' completely with a factor of 256 (kernels/flatten.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-178] Inlining function 'exp_approx(float)' into 'void softmax<10>(float const*, float*)' (kernels/softmax.h:21:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 6, 24, 24>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 16, 8, 8>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void softmax<10>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc3_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:150:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc2_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:156:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc1_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:162:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi16ELi8ELi8EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi6ELi24ELi24EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:33:19)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (kernels/fc_bwd.h:24:8)
INFO: [HLS 214-248] Applying array_partition to 'grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:19:11)
INFO: [HLS 214-248] Applying array_partition to 'x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:30:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:141:11)
INFO: [HLS 214-248] Applying array_partition to 'grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:155:11)
INFO: [HLS 214-248] Applying array_partition to 'grads': Complete partitioning on dimension 1. (kernels/train.cpp:142:21)
INFO: [HLS 214-248] Applying array_partition to 'fc3_grads': Complete partitioning on dimension 1. (kernels/train.cpp:147:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 2. (kernels/train.cpp:148:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:149:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_grads': Complete partitioning on dimension 1. (kernels/train.cpp:153:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 2. (kernels/train.cpp:154:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:155:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dW': Complete partitioning on dimension 2. (kernels/train.cpp:160:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:161:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_53_1> at kernels/update.h:53:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_3> at kernels/conv2d_bwd.h:86:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_133_3> at kernels/conv2d_bwd.h:133:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_7> at kernels/conv2d_bwd.h:146:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_10> at kernels/conv2d_bwd.h:159:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_4> at kernels/conv2d_bwd.h:48:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/avg_pool_bwd.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_6> at kernels/avg_pool_bwd.h:34:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernels/fc_bwd.h:27:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/conv2d.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_60_11> at kernels/conv2d.h:60:43 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_7> at kernels/conv2d.h:38:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_1> at kernels/softmax.h:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_2> at kernels/softmax.h:30:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_4> at kernels/softmax.h:43:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_3> at kernels/softmax.h:39:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at kernels/flatten_bwd.h:14:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_95_4'. (kernels/conv2d_bwd.h:95:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pool2_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'flat_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:185:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:185:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=1' for array 'conv1_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=150 dim=1' for array 'conv2_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fc1_updated_bias' due to pipeline pragma (kernels/train.cpp:202:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'fc2_updated_bias' due to pipeline pragma (kernels/train.cpp:207:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'fc3_updated_weight' due to pipeline pragma (kernels/update.h:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_updated_bias' due to pipeline pragma (kernels/train.cpp:212:15)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad33': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'pool2_out': Complete partitioning on dimension 1. (kernels/train.cpp:114:15)
INFO: [HLS 214-248] Applying array_partition to 'flat_out': Complete partitioning on dimension 1. (kernels/train.cpp:119:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dW': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:174:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:175:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:185:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:186:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_weight': Cyclic partitioning with factor 25 on dimension 1. (kernels/train.cpp:191:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:192:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_weight': Cyclic partitioning with factor 150 on dimension 1. (kernels/train.cpp:196:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:197:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_updated_bias': Cyclic partitioning with factor 4 on dimension 1. (kernels/train.cpp:202:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_updated_bias': Cyclic partitioning with factor 2 on dimension 1. (kernels/train.cpp:207:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_weight': Cyclic partitioning with factor 8 on dimension 1. (kernels/train.cpp:211:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:212:15)
INFO: [HLS 214-115] Multiple burst reads of length 72 and bit width 256 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:132:27)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:53:22)
INFO: [HLS 214-115] Multiple burst reads of length 1920 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
INFO: [HLS 214-115] Multiple burst reads of length 630 and bit width 512 has been inferred on bundle 'HBM4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
WARNING: [HLS 214-287] Basic block in function general_update<256, 120> has more than 200000 instructions. (kernels/update.h:32:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 905.32 seconds. CPU system time: 7.21 seconds. Elapsed time: 912.59 seconds; current allocated memory: 742.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 742.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 22.26 seconds; current allocated memory: 888.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 973.48 seconds. CPU system time: 0.22 seconds. Elapsed time: 973.77 seconds; current allocated memory: 1.252 GB.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.1' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.2' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.3' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.4' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.5' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.6' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.7' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.8' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.9' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.10' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.11' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.12' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.13' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.14' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.15' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.16' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.17' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.18' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.19' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.20' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.21' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.22' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.23' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.24' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_1' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_2' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_3' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_4' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_5' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.1' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.2' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.3' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.4' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.5' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.6' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.7' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.8' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.9' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.10' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.11' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.12' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.13' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.14' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 374.746 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.88 seconds. CPU system time: 0.48 seconds. Elapsed time: 9.36 seconds; current allocated memory: 382.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 3,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 596,618 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,663 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:03; Allocated memory: 23.680 MB.
INFO: [Common 17-344] 'source' was cancelled
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.746 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:04; Allocated memory: 8.000 MB.
INFO: [Common 17-344] 'source' was cancelled
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.746 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.19 seconds. CPU system time: 0.56 seconds. Elapsed time: 9.74 seconds; current allocated memory: 381.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 3,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 596,618 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,663 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,611 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,607 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 5,086,022 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 606,267 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 606,044 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 605,684 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 716,274 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 624,046 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 625,312 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 625,688 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 4, 4>(float const (*) [4][4], float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float const (*) [8][8], float const (*) [((8) - (5)) + (1)][((8) - (5)) + (1)], float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 20, 20>(float const (*) [20][20], float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float const (*) [24][24], float const (*) [((24) - (5)) + (1)][((24) - (5)) + (1)], float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'probs' for cosimulation. (kernels/train.cpp:57:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:57:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:20:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:15:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:64:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:65:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:66:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:101:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:102:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:103:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:51:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (kernels/flatten.h:16:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_7' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:43:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<84, 10>' completely with a factor of 840 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<120, 84>' completely with a factor of 10080 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<256, 120>' completely with a factor of 30720 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (kernels/flatten.h:16:22) in function 'flatten<4, 4, 16>' completely with a factor of 256 (kernels/flatten.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-178] Inlining function 'exp_approx(float)' into 'void softmax<10>(float const*, float*)' (kernels/softmax.h:21:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 6, 24, 24>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 16, 8, 8>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void softmax<10>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc3_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:150:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc2_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:156:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc1_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:162:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi16ELi8ELi8EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi6ELi24ELi24EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:33:19)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (kernels/fc_bwd.h:24:8)
INFO: [HLS 214-248] Applying array_partition to 'grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:19:11)
INFO: [HLS 214-248] Applying array_partition to 'x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:30:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:141:11)
INFO: [HLS 214-248] Applying array_partition to 'grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:155:11)
INFO: [HLS 214-248] Applying array_partition to 'grads': Complete partitioning on dimension 1. (kernels/train.cpp:142:21)
INFO: [HLS 214-248] Applying array_partition to 'fc3_grads': Complete partitioning on dimension 1. (kernels/train.cpp:147:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 2. (kernels/train.cpp:148:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:149:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_grads': Complete partitioning on dimension 1. (kernels/train.cpp:153:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 2. (kernels/train.cpp:154:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:155:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dW': Complete partitioning on dimension 2. (kernels/train.cpp:160:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:161:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_53_1> at kernels/update.h:53:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_3> at kernels/conv2d_bwd.h:86:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_133_3> at kernels/conv2d_bwd.h:133:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_7> at kernels/conv2d_bwd.h:146:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_10> at kernels/conv2d_bwd.h:159:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_4> at kernels/conv2d_bwd.h:48:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/avg_pool_bwd.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_6> at kernels/avg_pool_bwd.h:34:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernels/fc_bwd.h:27:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/conv2d.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_60_11> at kernels/conv2d.h:60:43 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_7> at kernels/conv2d.h:38:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_1> at kernels/softmax.h:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_2> at kernels/softmax.h:30:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_4> at kernels/softmax.h:43:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_3> at kernels/softmax.h:39:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at kernels/flatten_bwd.h:14:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_95_4'. (kernels/conv2d_bwd.h:95:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pool2_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'flat_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:185:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:185:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=1' for array 'conv1_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=150 dim=1' for array 'conv2_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fc1_updated_bias' due to pipeline pragma (kernels/train.cpp:202:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'fc2_updated_bias' due to pipeline pragma (kernels/train.cpp:207:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'fc3_updated_weight' due to pipeline pragma (kernels/update.h:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_updated_bias' due to pipeline pragma (kernels/train.cpp:212:15)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad33': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'pool2_out': Complete partitioning on dimension 1. (kernels/train.cpp:114:15)
INFO: [HLS 214-248] Applying array_partition to 'flat_out': Complete partitioning on dimension 1. (kernels/train.cpp:119:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dW': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:174:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:175:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:185:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:186:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_weight': Cyclic partitioning with factor 25 on dimension 1. (kernels/train.cpp:191:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:192:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_weight': Cyclic partitioning with factor 150 on dimension 1. (kernels/train.cpp:196:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:197:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_updated_bias': Cyclic partitioning with factor 4 on dimension 1. (kernels/train.cpp:202:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_updated_bias': Cyclic partitioning with factor 2 on dimension 1. (kernels/train.cpp:207:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_weight': Cyclic partitioning with factor 8 on dimension 1. (kernels/train.cpp:211:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:212:15)
INFO: [HLS 214-115] Multiple burst reads of length 72 and bit width 256 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:132:27)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:53:22)
INFO: [HLS 214-115] Multiple burst reads of length 1920 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
INFO: [HLS 214-115] Multiple burst reads of length 630 and bit width 512 has been inferred on bundle 'HBM4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
WARNING: [HLS 214-287] Basic block in function general_update<256, 120> has more than 200000 instructions. (kernels/update.h:32:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1086.49 seconds. CPU system time: 10.89 seconds. Elapsed time: 1101.1 seconds; current allocated memory: 737.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 737.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 23.68 seconds. CPU system time: 0.09 seconds. Elapsed time: 23.77 seconds; current allocated memory: 818.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 938.68 seconds. CPU system time: 0.25 seconds. Elapsed time: 938.96 seconds; current allocated memory: 1.239 GB.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.1' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.2' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.3' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.4' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.5' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.6' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.7' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.8' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.9' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.10' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.11' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.12' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.13' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.14' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.15' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.16' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.17' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.18' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.19' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.20' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.21' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.22' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.23' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.24' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_1' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_2' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_3' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_4' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_5' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.1' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.2' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.3' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.4' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.5' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.6' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.7' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.8' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.9' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.10' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.11' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.12' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.13' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.14' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.15' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.16' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.17' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.789 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.04 seconds. CPU system time: 0.66 seconds. Elapsed time: 10.92 seconds; current allocated memory: 381.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 3,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 596,618 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,663 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,611 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 552,607 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 5,086,022 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 606,267 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 606,044 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 605,684 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 716,274 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 624,046 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 625,312 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 625,688 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 4, 4>(float const (*) [4][4], float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float const (*) [8][8], float const (*) [((8) - (5)) + (1)][((8) - (5)) + (1)], float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 20, 20>(float const (*) [20][20], float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float const (*) [24][24], float const (*) [((24) - (5)) + (1)][((24) - (5)) + (1)], float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'probs' for cosimulation. (kernels/train.cpp:57:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:57:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:20:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:15:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:64:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:65:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:66:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:101:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:102:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:103:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:51:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (kernels/flatten.h:16:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_7' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:43:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<84, 10>' completely with a factor of 840 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<120, 84>' completely with a factor of 10080 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<256, 120>' completely with a factor of 30720 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (kernels/flatten.h:16:22) in function 'flatten<4, 4, 16>' completely with a factor of 256 (kernels/flatten.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-178] Inlining function 'exp_approx(float)' into 'void softmax<10>(float const*, float*)' (kernels/softmax.h:21:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 6, 24, 24>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 16, 8, 8>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void softmax<10>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc3_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:150:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc2_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:156:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc1_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:162:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi16ELi8ELi8EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi6ELi24ELi24EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:33:19)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (kernels/fc_bwd.h:24:8)
INFO: [HLS 214-248] Applying array_partition to 'grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:19:11)
INFO: [HLS 214-248] Applying array_partition to 'x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:30:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:141:11)
INFO: [HLS 214-248] Applying array_partition to 'grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:155:11)
INFO: [HLS 214-248] Applying array_partition to 'grads': Complete partitioning on dimension 1. (kernels/train.cpp:142:21)
INFO: [HLS 214-248] Applying array_partition to 'fc3_grads': Complete partitioning on dimension 1. (kernels/train.cpp:147:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 2. (kernels/train.cpp:148:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:149:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_grads': Complete partitioning on dimension 1. (kernels/train.cpp:153:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 2. (kernels/train.cpp:154:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:155:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dW': Complete partitioning on dimension 2. (kernels/train.cpp:160:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:161:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_53_1> at kernels/update.h:53:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_3> at kernels/conv2d_bwd.h:86:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_133_3> at kernels/conv2d_bwd.h:133:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_7> at kernels/conv2d_bwd.h:146:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_10> at kernels/conv2d_bwd.h:159:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_4> at kernels/conv2d_bwd.h:48:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/avg_pool_bwd.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_6> at kernels/avg_pool_bwd.h:34:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernels/fc_bwd.h:27:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/conv2d.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_60_11> at kernels/conv2d.h:60:43 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_7> at kernels/conv2d.h:38:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_1> at kernels/softmax.h:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_2> at kernels/softmax.h:30:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_4> at kernels/softmax.h:43:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_3> at kernels/softmax.h:39:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at kernels/flatten_bwd.h:14:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_95_4'. (kernels/conv2d_bwd.h:95:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pool2_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'flat_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=1' for array 'conv1_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=150 dim=1' for array 'conv2_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fc1_updated_bias' due to pipeline pragma (kernels/train.cpp:202:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'fc2_updated_bias' due to pipeline pragma (kernels/train.cpp:207:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'fc3_updated_weight' due to pipeline pragma (kernels/update.h:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_updated_bias' due to pipeline pragma (kernels/train.cpp:212:15)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad33': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'pool2_out': Complete partitioning on dimension 1. (kernels/train.cpp:114:15)
INFO: [HLS 214-248] Applying array_partition to 'flat_out': Complete partitioning on dimension 1. (kernels/train.cpp:119:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dW': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:174:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:175:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:185:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:186:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_weight': Cyclic partitioning with factor 25 on dimension 1. (kernels/train.cpp:191:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:192:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_weight': Cyclic partitioning with factor 150 on dimension 1. (kernels/train.cpp:196:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:197:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_updated_bias': Cyclic partitioning with factor 4 on dimension 1. (kernels/train.cpp:202:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_updated_bias': Cyclic partitioning with factor 2 on dimension 1. (kernels/train.cpp:207:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_weight': Cyclic partitioning with factor 8 on dimension 1. (kernels/train.cpp:211:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:212:15)
INFO: [HLS 214-115] Multiple burst reads of length 72 and bit width 256 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:132:27)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:53:22)
INFO: [HLS 214-115] Multiple burst reads of length 1920 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
INFO: [HLS 214-115] Multiple burst reads of length 630 and bit width 512 has been inferred on bundle 'HBM4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
WARNING: [HLS 214-287] Basic block in function general_update<256, 120> has more than 200000 instructions. (kernels/update.h:32:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 958.59 seconds. CPU system time: 10.97 seconds. Elapsed time: 972.78 seconds; current allocated memory: 737.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 737.414 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 23.05 seconds. CPU system time: 0.16 seconds. Elapsed time: 23.22 seconds; current allocated memory: 834.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 903.97 seconds. CPU system time: 0.3 seconds. Elapsed time: 904.28 seconds; current allocated memory: 1.228 GB.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.1' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.2' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.3' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.4' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.5' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.6' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.7' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.8' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.9' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.10' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.11' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.12' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.13' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.14' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.15' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.16' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.17' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.18' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.19' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.20' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.21' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.22' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.23' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.24' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_1' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_2' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_3' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_4' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_5' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.1' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.2' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.3' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.4' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.5' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.6' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.7' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.8' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.9' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.10' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.11' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.12' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.13' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.14' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.15' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.16' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.17' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.898 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.89 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.67 seconds; current allocated memory: 381.551 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 2,572 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 594,838 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 550,997 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 551,002 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 551,002 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 5,084,118 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 561,718 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 561,718 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 561,718 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 604,370 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 604,143 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 603,789 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 713,106 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 621,134 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 622,321 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 621,247 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 4, 4>(float const (*) [4][4], float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float const (*) [8][8], float const (*) [((8) - (5)) + (1)][((8) - (5)) + (1)], float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 20, 20>(float const (*) [20][20], float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float const (*) [24][24], float const (*) [((24) - (5)) + (1)][((24) - (5)) + (1)], float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'probs' for cosimulation. (kernels/train.cpp:61:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:61:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:20:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:15:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:64:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:65:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:66:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:101:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:102:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:103:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:51:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<84, 10>' completely with a factor of 840 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<120, 84>' completely with a factor of 10080 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<256, 120>' completely with a factor of 30720 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:61:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc3_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:121:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc2_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:127:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc1_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:133:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (kernels/fc_bwd.h:24:8)
INFO: [HLS 214-248] Applying array_partition to 'grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:19:11)
INFO: [HLS 214-248] Applying array_partition to 'x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:30:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:141:11)
INFO: [HLS 214-248] Applying array_partition to 'grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:155:11)
INFO: [HLS 214-248] Applying array_partition to 'grads': Complete partitioning on dimension 1. (kernels/train.cpp:113:14)
INFO: [HLS 214-248] Applying array_partition to 'fc3_grads': Complete partitioning on dimension 1. (kernels/train.cpp:118:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 2. (kernels/train.cpp:119:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:120:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_grads': Complete partitioning on dimension 1. (kernels/train.cpp:124:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 2. (kernels/train.cpp:125:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:126:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dW': Complete partitioning on dimension 2. (kernels/train.cpp:131:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:132:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_53_1> at kernels/update.h:53:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_3> at kernels/conv2d_bwd.h:86:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_133_3> at kernels/conv2d_bwd.h:133:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_7> at kernels/conv2d_bwd.h:146:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_10> at kernels/conv2d_bwd.h:159:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_4> at kernels/conv2d_bwd.h:48:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/avg_pool_bwd.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_6> at kernels/avg_pool_bwd.h:34:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernels/fc_bwd.h:27:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at kernels/flatten_bwd.h:14:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_95_4'. (kernels/conv2d_bwd.h:95:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:156:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:156:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=1' for array 'conv1_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=150 dim=1' for array 'conv2_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fc1_updated_bias' due to pipeline pragma (kernels/train.cpp:173:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'fc2_updated_bias' due to pipeline pragma (kernels/train.cpp:178:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'fc3_updated_weight' due to pipeline pragma (kernels/update.h:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_updated_bias' due to pipeline pragma (kernels/train.cpp:183:15)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad33': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dW': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:145:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:146:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:156:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:157:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_weight': Cyclic partitioning with factor 25 on dimension 1. (kernels/train.cpp:162:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:163:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_weight': Cyclic partitioning with factor 150 on dimension 1. (kernels/train.cpp:167:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:168:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_updated_bias': Cyclic partitioning with factor 4 on dimension 1. (kernels/train.cpp:173:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_updated_bias': Cyclic partitioning with factor 2 on dimension 1. (kernels/train.cpp:178:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_weight': Cyclic partitioning with factor 8 on dimension 1. (kernels/train.cpp:182:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:183:15)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/fc_bwd.h:40:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/fc_bwd.h:48:22)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 72 and bit width 256 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:132:27)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:53:22)
INFO: [HLS 214-115] Multiple burst reads of length 1920 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
INFO: [HLS 214-115] Multiple burst reads of length 630 and bit width 512 has been inferred on bundle 'HBM4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
WARNING: [HLS 214-287] Basic block in function general_update<256, 120> has more than 200000 instructions. (kernels/update.h:32:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 901.77 seconds. CPU system time: 9.73 seconds. Elapsed time: 913.41 seconds; current allocated memory: 737.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 737.438 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 21.9 seconds. CPU system time: 0.1 seconds. Elapsed time: 22.02 seconds; current allocated memory: 861.137 MB.
