
##Week1 assignment

Design logic gates using hdl


##Elementary logic gates
Not, And, Or, Xor Mux, DMux

##16-bit variants
Not16

And16

Or16

Mux16


##Multi-way variants

Or8Way

Mux4Way16

Mux8Way16

DMux4Way

DMux8Way
