$date
	Sun Oct 23 02:31:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#592582
b110 &
b110 %
1$
b110 !
1"
#592583
0"
#592586
b11 &
b11 %
#592590
b1010 &
b1010 %
#592594
b101 &
b101 %
#592598
b10000 &
b10000 %
#592602
b1000 &
b1000 %
#592606
b100 &
b100 %
#592610
b10 &
b10 %
#592614
b1 &
1#
b1 %
#592618
b0 &
b0 %
0#
0$
#1603891
b10100 !
1"
#1603894
b10100 &
b10100 %
1$
#1603895
0"
#1603898
b1010 &
b1010 %
#1603902
b101 &
b101 %
#1603906
b10000 &
b10000 %
#1603910
b1000 &
b1000 %
#1603914
b100 &
b100 %
#1603918
b10 &
b10 %
#1603922
b1 &
b1 %
1#
#1603926
b0 &
0#
b0 %
0$
#2548739
b10110 !
1"
#2548742
b10110 &
b10110 %
1$
#2548743
0"
#2548746
b1011 &
b1011 %
#2548750
b100010 &
b100010 %
#2548754
b10001 &
b10001 %
#2548758
b110100 &
b110100 %
#2548762
b11010 &
b11010 %
#2548766
b1101 &
b1101 %
#2548770
b101000 &
b101000 %
#2548774
b10100 &
b10100 %
#2548778
b1010 &
b1010 %
#2548782
b101 &
b101 %
#2548786
b10000 &
b10000 %
#2548790
b1000 &
b1000 %
#2548794
b100 &
b100 %
#2548798
b10 &
b10 %
#2548802
b1 &
b1 %
1#
#2548806
b0 &
0#
b0 %
0$
#4500012
