Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct 16 14:34:23 2018
| Host         : 803-018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    61 |
| Minimum Number of register sites lost to control set restrictions |   383 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |              36 |           35 |
| No           | Yes                   | No                     |              93 |           35 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------+------------------------------+------------------+----------------+
|          Clock Signal         |       Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------+------------------------------+------------------+----------------+
|  update_set_IBUF_BUFG         |                          |                              |                1 |              1 |
|  input_num_reg[5]_i_4_n_0     |                          |                              |                1 |              1 |
|  testd/seg_reg[0]_LDC_i_1_n_0 |                          | testd/seg_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  testd/an_reg[6]_LDC_i_1_n_0  |                          | testd/an_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  testd/an_reg[5]_LDC_i_1_n_0  |                          | testd/an_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  testd/an_reg[4]_LDC_i_1_n_0  |                          | testd/an_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  testd/an_reg[2]_LDC_i_1_n_0  |                          | testd/an_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/sw_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/sw_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/sw_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/sw_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/sw_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/sw_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/sw_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  testd/an_reg[1]_LDC_i_1_n_0  |                          | testd/an_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/sw_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/seg[7]_i_1_n_0         |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_N_BUFG                   |                          | testd/an_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  testd/sw_reg[3]_LDC_i_1_n_0  |                          | testd/sw_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  testd/sw_reg[2]_LDC_i_1_n_0  |                          | testd/sw_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  testd/sw_reg[1]_LDC_i_1_n_0  |                          | testd/sw_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  testd/sw_reg[0]_LDC_i_1_n_0  |                          | testd/sw_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  testd/seg_reg[6]_LDC_i_1_n_0 |                          | testd/seg_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  testd/seg_reg[5]_LDC_i_1_n_0 |                          | testd/seg_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  testd/seg_reg[4]_LDC_i_1_n_0 |                          | testd/seg_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  testd/seg_reg[3]_LDC_i_1_n_0 |                          | testd/seg_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  testd/seg_reg[2]_LDC_i_1_n_0 |                          | testd/seg_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  testd/seg_reg[1]_LDC_i_1_n_0 |                          | testd/seg_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                |                          |                              |                2 |              2 |
|  clk_N_BUFG                   |                          | testd/an[7]_i_2_n_0          |                2 |              3 |
|  input_num_reg[5]_i_4_n_0     |                          | testb/now_num[5]_i_1_n_0     |                1 |              6 |
|  input_num_reg[5]_i_4_n_0     | input_num[5]_i_2_n_0     | input_num[5]_i_1_n_0         |                2 |              6 |
|  input_num_reg[5]_i_4_n_0     | testb/flag[5]_i_2_n_0    | testb/flag[5]_i_1_n_0        |                2 |              6 |
|  input_num_reg[5]_i_4_n_0     |                          | stop_led_OBUF                |                2 |              7 |
|  input_num_reg[5]_i_4_n_0     | testb/sum_num[9]_i_2_n_0 | testb/clear                  |                4 |             10 |
|  clk_N_BUFG                   |                          |                              |                9 |             22 |
|  clk_IBUF_BUFG                |                          | testc/counter[0]_i_1__0_n_0  |                8 |             32 |
|  clk_IBUF_BUFG                |                          | testa/counter[0]_i_1_n_0     |                8 |             32 |
+-------------------------------+--------------------------+------------------------------+------------------+----------------+


