INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_sync_read/ram_single_port_sync_read.srcs/sources_1/new/ram_sp_sync_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sp_sync_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_sync_read/ram_single_port_sync_read.srcs/sim_1/new/ram_sp_sync_read_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sp_sync_read_tb
