<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mod_PS.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mod_PS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mod_PS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mod_PS.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mod_PS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mod_PS.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mod_PS.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mod_PS.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mod_PS.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mod_PS.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mod_PS.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mod_PS.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mod_PS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mod_PS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mod_PS.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mod_PS.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mod_PS.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mod_PS.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mod_PS.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mod_PS.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mod_PS_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mod_PS_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mod_PS_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mod_PS_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mod_PS_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mod_PS_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mod_PS_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mod_PS_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mod_PS_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mod_PS_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mod_PS_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mod_PS_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mod_PS_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mod_PS_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mod_PS_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mod_PS_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mod_ps.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mod_ps.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mod_ps.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prueba_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="prueba_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="prueba_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1630273065" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1630273065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630350282" xil_pn:in_ck="-4183901713855589023" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1630350282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="mod_PS.vhd"/>
      <outfile xil_pn:name="prueba.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1630273085" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7060023066197135371" xil_pn:start_ts="1630273085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630273085" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4920225404460041821" xil_pn:start_ts="1630273085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630273065" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3692851388318187086" xil_pn:start_ts="1630273065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630350282" xil_pn:in_ck="-4183901713855589023" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1630350282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="mod_PS.vhd"/>
      <outfile xil_pn:name="prueba.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1630350286" xil_pn:in_ck="-4183901713855589023" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4570690976777716776" xil_pn:start_ts="1630350282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="prueba_beh.prj"/>
      <outfile xil_pn:name="prueba_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1630350287" xil_pn:in_ck="-6891839930294198962" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2564381337336144853" xil_pn:start_ts="1630350286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="prueba_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1630272978" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1630272978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630272978" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4586245397352010445" xil_pn:start_ts="1630272978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630272978" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3692851388318187086" xil_pn:start_ts="1630272978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630272978" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1630272978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630272978" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-503501300005279835" xil_pn:start_ts="1630272978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630272978" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1630272978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630272978" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4848584226916522884" xil_pn:start_ts="1630272978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630369819" xil_pn:in_ck="5219350921240402" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3809756818891755719" xil_pn:start_ts="1630369812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mod_PS.lso"/>
      <outfile xil_pn:name="mod_PS.ngc"/>
      <outfile xil_pn:name="mod_PS.ngr"/>
      <outfile xil_pn:name="mod_PS.prj"/>
      <outfile xil_pn:name="mod_PS.stx"/>
      <outfile xil_pn:name="mod_PS.syr"/>
      <outfile xil_pn:name="mod_PS.xst"/>
      <outfile xil_pn:name="mod_PS_vhdl.prj"/>
      <outfile xil_pn:name="mod_PS_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1630369530" xil_pn:in_ck="2037743332963144797" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3065098150574266426" xil_pn:start_ts="1630369530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630369825" xil_pn:in_ck="-8858844564032230971" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2139409904287662569" xil_pn:start_ts="1630369819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mod_PS.bld"/>
      <outfile xil_pn:name="mod_PS.ngd"/>
      <outfile xil_pn:name="mod_PS_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1630369829" xil_pn:in_ck="-8858844564032230970" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1630369825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mod_PS.pcf"/>
      <outfile xil_pn:name="mod_PS_map.map"/>
      <outfile xil_pn:name="mod_PS_map.mrp"/>
      <outfile xil_pn:name="mod_PS_map.ncd"/>
      <outfile xil_pn:name="mod_PS_map.ngm"/>
      <outfile xil_pn:name="mod_PS_map.xrpt"/>
      <outfile xil_pn:name="mod_PS_summary.xml"/>
      <outfile xil_pn:name="mod_PS_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1630369837" xil_pn:in_ck="-7885640148206638113" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1630369829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mod_PS.ncd"/>
      <outfile xil_pn:name="mod_PS.pad"/>
      <outfile xil_pn:name="mod_PS.par"/>
      <outfile xil_pn:name="mod_PS.ptwx"/>
      <outfile xil_pn:name="mod_PS.unroutes"/>
      <outfile xil_pn:name="mod_PS.xpi"/>
      <outfile xil_pn:name="mod_PS_pad.csv"/>
      <outfile xil_pn:name="mod_PS_pad.txt"/>
      <outfile xil_pn:name="mod_PS_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1630369843" xil_pn:in_ck="5219350921231525" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1630369837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mod_PS.ut"/>
      <outfile xil_pn:name="mod_ps.bgn"/>
      <outfile xil_pn:name="mod_ps.bit"/>
      <outfile xil_pn:name="mod_ps.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1630369837" xil_pn:in_ck="-8858844564032231102" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1630369834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mod_PS.twr"/>
      <outfile xil_pn:name="mod_PS.twx"/>
    </transform>
  </transforms>

</generated_project>
