# cs552project
A fully working Verilog implementation of 5 stage pipelined processor running the WISC-13 ISA. This was created for CS 552 (Computer Architecture) throughout the Spring 2017 semester at UW - Madison
