
---------- Begin Simulation Statistics ----------
final_tick                                 3876147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177186                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   347243                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.34                       # Real time elapsed on the host
host_tick_rate                               58431087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753939                       # Number of instructions simulated
sim_ops                                      23035092                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003876                       # Number of seconds simulated
sim_ticks                                  3876147000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12222055                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9785238                       # number of cc regfile writes
system.cpu.committedInsts                    11753939                       # Number of Instructions Simulated
system.cpu.committedOps                      23035092                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.659549                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.659549                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463634                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332573                       # number of floating regfile writes
system.cpu.idleCycles                          147179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122423                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2435825                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.280016                       # Inst execution rate
system.cpu.iew.exec_refs                      4909347                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     535540                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  561188                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4700134                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12457                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               718672                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27297061                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4373807                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            281468                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25427653                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2660                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                144979                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117228                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                150068                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            337                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41787                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80636                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33897182                       # num instructions consuming a value
system.cpu.iew.wb_count                      25260687                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627505                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21270657                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.258479                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25303284                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31884523                       # number of integer regfile reads
system.cpu.int_regfile_writes                19233673                       # number of integer regfile writes
system.cpu.ipc                               1.516188                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.516188                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166244      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17462766     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18970      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630589      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198426      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324130      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11148      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55468      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98693      0.38%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49206      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2555301      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              371462      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1867249      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178911      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25709121                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4664821                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9189367                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510796                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5044540                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      293780                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011427                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  126417     43.03%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.10%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     81      0.03%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   123      0.04%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               160      0.05%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24354      8.29%     51.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1457      0.50%     52.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            137292     46.73%     98.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3614      1.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21171836                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50140622                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20749891                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26514777                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27294790                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25709121                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2271                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4261963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12851                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2072                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6400430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7605116                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.380503                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.425606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1645439     21.64%     21.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              409206      5.38%     27.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              535906      7.05%     34.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1223671     16.09%     50.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1274974     16.76%     66.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              844518     11.10%     78.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              827997     10.89%     88.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              480618      6.32%     95.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              362787      4.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7605116                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.316324                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            283680                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           236163                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4700134                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              718672                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9783531                       # number of misc regfile reads
system.cpu.numCycles                          7752295                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12544                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       129981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       260987                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1355                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3721                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2883                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2219                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3721                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3721                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3721                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        19986                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        19986                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19986                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       660800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       660800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  660800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7442                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25806000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39448500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            119954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        93852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2242                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11051                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11051                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       117200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7749                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       384241                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                391990                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       319616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14030080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14349696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6381                       # Total snoops (count)
system.tol2bus.snoopTraffic                    184640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           137385                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009906                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099037                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 136024     99.01%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1361      0.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             137385                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          223704500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         192376999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4131499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               122765                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123560                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 795                       # number of overall hits
system.l2.overall_hits::.cpu.data              122765                       # number of overall hits
system.l2.overall_hits::total                  123560                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5486                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7444                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1958                       # number of overall misses
system.l2.overall_misses::.cpu.data              5486                       # number of overall misses
system.l2.overall_misses::total                  7444                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    158562500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    433449000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        592011500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    158562500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    433449000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       592011500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           128251                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               131004                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          128251                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              131004                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.711224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.042775                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056823                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.711224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.042775                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056823                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80981.869254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79010.025520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79528.680817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80981.869254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79010.025520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79528.680817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2883                       # number of writebacks
system.l2.writebacks::total                      2883                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7443                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7443                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    138992500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    378539500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    517532000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    138992500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    378539500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    517532000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.711224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.042768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.711224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.042768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056815                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70986.976507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69013.582498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69532.715303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70986.976507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69013.582498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69532.715303                       # average overall mshr miss latency
system.l2.replacements                           6379                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        90969                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            90969                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        90969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        90969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2240                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2240                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2240                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2240                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           78                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            78                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7330                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3721                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    288340500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     288340500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         11051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.336712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.336712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77490.056436                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77490.056436                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    251130500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    251130500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.336712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.336712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67490.056436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67490.056436                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    158562500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    158562500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.711224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.711224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80981.869254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80981.869254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    138992500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    138992500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.711224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.711224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70986.976507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70986.976507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        115435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            115435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1765                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1765                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    145108500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    145108500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       117200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        117200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.015060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82214.447592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82214.447592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    127409000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    127409000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.015051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72227.324263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72227.324263                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1999.807138                       # Cycle average of tags in use
system.l2.tags.total_refs                      260900                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8427                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.960009                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     197.408757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       256.582771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1545.815610                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.096391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.125285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.754793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976468                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1825                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2096267                       # Number of tag accesses
system.l2.tags.data_accesses                  2096267                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004422736000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          170                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2698                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2883                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7442                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2883                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     80                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2883                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.264706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.116971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           168     98.82%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           170                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.858824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.819068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.183245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              107     62.94%     62.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.18%     64.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42     24.71%     88.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      9.41%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           170                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  476288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               184512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    122.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3876059500                       # Total gap between requests
system.mem_ctrls.avgGap                     375405.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       125248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       345920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       183424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32312500.016124259681                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 89243261.413976296782                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 47321218.725708805025                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1957                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5485                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2883                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58444250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    154006000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  86685477750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29864.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28077.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30067803.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       125248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       351040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        476288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       125248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       125248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       184512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       184512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1957                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5485                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2883                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2883                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32312500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     90564161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        122876661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32312500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32312500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     47601910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        47601910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     47601910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32312500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     90564161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       170478571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7362                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2866                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           71                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          232                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                74412750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              36810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          212450250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10107.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28857.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5870                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2404                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1938                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   335.653251                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   203.909948                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   328.899900                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          634     32.71%     32.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          420     21.67%     54.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          234     12.07%     66.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          158      8.15%     74.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          106      5.47%     80.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           64      3.30%     83.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           58      2.99%     86.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      1.39%     87.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          237     12.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1938                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                471168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             183424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              121.555761                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               47.321219                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         6040440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3180210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       23569140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6347520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 305476080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    551646570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1023896160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1920156120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.377528                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2656358500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    129220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1090568500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         7911120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4174500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       28995540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8613000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 305476080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    540410730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1033357920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1928938890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.643379                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2680974750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    129220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1065952250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117228                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1143339                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  776077                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1323                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4247127                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1320022                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28316194                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2943                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 495745                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 247778                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 382489                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27328                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37113893                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69030422                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36656067                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6946812                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398799                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6715088                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2812464                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       751514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       751514                       # number of overall hits
system.cpu.icache.overall_hits::total          751514                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3823                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3823                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3823                       # number of overall misses
system.cpu.icache.overall_misses::total          3823                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    229249000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    229249000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    229249000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    229249000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       755337                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       755337                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       755337                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       755337                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59965.733717                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59965.733717                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59965.733717                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59965.733717                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1085                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.105263                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2242                       # number of writebacks
system.cpu.icache.writebacks::total              2242                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1068                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1068                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1068                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1068                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2755                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    171115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    171115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    171115500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    171115500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003647                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003647                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003647                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003647                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62110.889292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62110.889292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62110.889292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62110.889292                       # average overall mshr miss latency
system.cpu.icache.replacements                   2242                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       751514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751514                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3823                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3823                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    229249000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    229249000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       755337                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       755337                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59965.733717                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59965.733717                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1068                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1068                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    171115500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    171115500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62110.889292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62110.889292                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.686223                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              754268                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            273.880901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.686223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3024102                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3024102                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       80248                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  615058                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  543                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 337                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 264089                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  327                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4466043                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      536211                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           343                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           269                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      756058                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           881                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   808119                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2040683                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4024155                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                614931                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117228                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2391195                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2909                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28904803                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11535                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31938203                       # The number of ROB reads
system.cpu.rob.writes                        55091410                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3743175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3743175                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3745372                       # number of overall hits
system.cpu.dcache.overall_hits::total         3745372                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1094359                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1094359                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1094938                       # number of overall misses
system.cpu.dcache.overall_misses::total       1094938                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10526101995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10526101995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10526101995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10526101995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4837534                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4837534                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4840310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4840310                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.226222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.226222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.226212                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.226212                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9618.509095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9618.509095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9613.422856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9613.422856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13821                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               911                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.171240                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          177                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        90969                       # number of writebacks
system.cpu.dcache.writebacks::total             90969                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       966518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       966518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       966518                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       966518                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       128251                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       128251                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1905987497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1905987497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1917753997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1917753997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026496                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14909.047152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14909.047152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14953.130946                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14953.130946                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127739                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3298983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3298983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1083300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1083300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10132059500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10132059500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4382283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4382283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.247200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.247200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9352.958091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9352.958091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       966510                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       966510                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       116790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       116790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1523264000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1523264000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13042.760510                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13042.760510                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       444192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         444192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11059                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11059                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    394042495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    394042495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35630.933629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35630.933629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        11051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    382723497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    382723497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34632.476427                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34632.476427                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2197                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2197                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          579                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          579                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.208573                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.208573                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11766500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11766500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.147695                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.147695                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28698.780488                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28698.780488                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.446963                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3873623                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            128251                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.203453                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.446963                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19489491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19489491                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3876147000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3094053                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2930368                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117655                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2548405                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2544158                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.833347                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37181                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           12039                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8641                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3398                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          469                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4212507                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115483                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7011953                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.285118                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.542303                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2777863     39.62%     39.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          821925     11.72%     51.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          406996      5.80%     57.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          248392      3.54%     60.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          256259      3.65%     64.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           57238      0.82%     65.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           61958      0.88%     66.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           79551      1.13%     67.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2301771     32.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7011953                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753939                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035092                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539659                       # Number of memory references committed
system.cpu.commit.loads                       4085076                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257294                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468192                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134214      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318865     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245174      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286832      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035092                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2301771                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753939                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035092                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             863189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15976219                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3094053                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2589980                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6616262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  240076                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  679                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4896                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    755339                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21167                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7605116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.005185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.423469                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2078692     27.33%     27.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67747      0.89%     28.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1842225     24.22%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128664      1.69%     54.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   164333      2.16%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114689      1.51%     57.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   183169      2.41%     60.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212863      2.80%     63.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2812734     36.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7605116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.399114                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.060837                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
