Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/UnI/Fall 97/Computer Aided Design/CA/Quiz 1/MAC/TB_isim_beh.exe -prj D:/UnI/Fall 97/Computer Aided Design/CA/Quiz 1/MAC/TB_beh.prj work.TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/UnI/Fall 97/Computer Aided Design/CA/Quiz 1/MAC/reg.vhd" into library work
Parsing VHDL file "D:/UnI/Fall 97/Computer Aided Design/CA/Quiz 1/MAC/multiplier.vhd" into library work
Parsing VHDL file "D:/UnI/Fall 97/Computer Aided Design/CA/Quiz 1/MAC/adder.vhd" into library work
Parsing VHDL file "D:/UnI/Fall 97/Computer Aided Design/CA/Quiz 1/MAC/systemImplementation.vhd" into library work
Parsing VHDL file "D:/UnI/Fall 97/Computer Aided Design/CA/Quiz 1/MAC/TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity multiplier [multiplier_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity systemImplementation [systemimplementation_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable D:/UnI/Fall 97/Computer Aided Design/CA/Quiz 1/MAC/TB_isim_beh.exe
Fuse Memory Usage: 36768 KB
Fuse CPU Usage: 687 ms
