Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /media/parth/F/Parth/vivado/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto d4630b19a9564f949a2a12b56cc6a361 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_memory_v1_0_behav xil_defaultlib.axi_memory_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_memory_v1_0_S00_AXI(C_S_AXI_...
Compiling module xil_defaultlib.axi_memory_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_memory_v1_0_behav
