// Seed: 3885660087
module module_0 (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    output uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output uwire id_8,
    input tri id_9,
    input wand id_10,
    input wire id_11,
    input wor id_12,
    input supply0 id_13,
    output supply1 id_14,
    input wand id_15,
    input supply1 id_16
);
  wire id_18;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    inout supply0 id_1
);
  wor id_3 = id_0;
  assign id_3 = id_3;
  module_0(
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0
  );
endmodule
