# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 5
attribute \top 1
attribute \src "dut.sv:1.1-17.10"
module \top
  attribute \src "dut.sv:3.18-3.21"
  wire input 2 signed \clk
  attribute \src "dut.sv:3.23-3.25"
  wire input 3 signed \in
  attribute \init 8'00000000
  attribute \src "dut.sv:2.18-2.21"
  wire width 8 output 1 signed \out
  attribute \src "dut.sv:12.5-16.5"
  cell $dff $procdff$4
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D { \in \out [7:1] }
    connect \Q \out
  end
end
