{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599583017546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599583017547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 19:36:57 2020 " "Processing started: Tue Sep 08 19:36:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599583017547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583017547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabProject -c LabProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off LabProject -c LabProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583017547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599583018216 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 random.sv(43) " "Verilog HDL Expression warning at random.sv(43): truncated literal to match 26 bits" {  } { { "RTL/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/random.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/one_sec_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/timer_2_digits_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/timer_2_digits_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_2_digits_counter " "Found entity 1: timer_2_digits_counter" {  } { { "RTL/Text/timer_2_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_2_digits_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/digits_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/digits_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digits_mux " "Found entity 1: digits_mux" {  } { { "RTL/Text/digits_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/digits_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shots_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shots_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shots_mux " "Found entity 1: shots_mux" {  } { { "RTL/Shot/shots_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shots_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/trees_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/trees_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trees_mux " "Found entity 1: trees_mux" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birds_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birds_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birds_mux " "Found entity 1: birds_mux" {  } { { "RTL/Bird/birds_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birds_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sound_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sound_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sound_machine " "Found entity 1: sound_machine" {  } { { "RTL/sound_machine.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/sound_machine.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initial_y INITIAL_Y poopLogic.sv(12) " "Verilog HDL Declaration information at poopLogic.sv(12): object \"initial_y\" differs only in case from object \"INITIAL_Y\" in the same scope" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/pooplogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/pooplogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 poopLogic " "Found entity 1: poopLogic" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/poopdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/poopdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 poopDraw " "Found entity 1: poopDraw" {  } { { "RTL/Poop/poopDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/poopbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/poopbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 poopBMP " "Found entity 1: poopBMP" {  } { { "RTL/Poop/poopBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/poop_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/poop_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 POOP_TOP " "Found entity 1: POOP_TOP" {  } { { "RTL/Poop/POOP_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/poop_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/poop_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 poop_mux " "Found entity 1: poop_mux" {  } { { "RTL/Poop/poop_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poop_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/collision_player_poop.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/collision_player_poop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_poop " "Found entity 1: collision_player_poop" {  } { { "RTL/Poop/collision_player_poop.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/collision_player_poop.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/levels_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/levels_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levels_mux " "Found entity 1: levels_mux" {  } { { "RTL/Text/levels_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/levels_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/gameoverdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/gameoverdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverDraw " "Found entity 1: gameoverDraw" {  } { { "RTL/Text/gameoverDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/gameoverDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/gameoverbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/gameoverbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverBMP " "Found entity 1: gameoverBMP" {  } { { "RTL/Text/gameoverBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/gameoverBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/heartdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/heartdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heartDraw " "Found entity 1: heartDraw" {  } { { "RTL/Text/heartDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/heartDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/heartbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/heartbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heartBMP " "Found entity 1: heartBMP" {  } { { "RTL/Text/heartBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/heartBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/heart_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/heart_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart_mux " "Found entity 1: heart_mux" {  } { { "RTL/Text/heart_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/heart_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/bardraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/bardraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barDraw " "Found entity 1: barDraw" {  } { { "RTL/Text/barDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/barDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/bar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/bar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bar_mux " "Found entity 1: bar_mux" {  } { { "RTL/Text/bar_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/bar_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickuplogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickuplogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupLogic " "Found entity 1: pickupLogic" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupDraw " "Found entity 1: pickupDraw" {  } { { "RTL/Pickup/pickupDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupBMP " "Found entity 1: pickupBMP" {  } { { "RTL/Pickup/pickupBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickup_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickup_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PICKUP_TOP " "Found entity 1: PICKUP_TOP" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_pickup.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_pickup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_pickup " "Found entity 1: collision_player_pickup" {  } { { "RTL/VGA/collision_player_pickup.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_player_pickup.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_bar_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_bar_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_BAR_TOP " "Found entity 1: TOP_BAR_TOP" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ground_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ground_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GROUND_TOP " "Found entity 1: GROUND_TOP" {  } { { "RTL/GROUND_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLAYER_TOP " "Found entity 1: PLAYER_TOP" {  } { { "RTL/PLAYER_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TREE_TOP " "Found entity 1: TREE_TOP" {  } { { "RTL/TREE_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHOT_TOP " "Found entity 1: SHOT_TOP" {  } { { "RTL/SHOT_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIRD_TOP " "Found entity 1: BIRD_TOP" {  } { { "RTL/BIRD_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundLogic " "Found entity 1: dynamic_groundLogic" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_grounddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_grounddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundDraw " "Found entity 1: dynamic_groundDraw" {  } { { "RTL/VGA/dynamic_groundDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundBMP " "Found entity 1: dynamic_groundBMP" {  } { { "RTL/VGA/dynamic_groundBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdBMP " "Found entity 1: birdBMP" {  } { { "RTL/Bird/birdBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treebmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treebmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeBMP " "Found entity 1: treeBMP" {  } { { "RTL/Tree/treeBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029364 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RTL/VGA/digits_mux.sv " "Can't analyze file -- file RTL/VGA/digits_mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1599583029364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/Text/NumbersBitMap.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/decimal_down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/decimal_down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_down_counter " "Found entity 1: decimal_down_counter" {  } { { "RTL/Text/decimal_down_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/decimal_down_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/levelfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/levelfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelFSM " "Found entity 1: levelFSM" {  } { { "RTL/levelFsm.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/levelFsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GAME_TOP " "Found entity 1: GAME_TOP" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_tree " "Found entity 1: collision_player_tree" {  } { { "RTL/VGA/collision_player_tree.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_player_tree.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_bird_shot.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_bird_shot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_bird_shot " "Found entity 1: collision_bird_shot" {  } { { "RTL/VGA/collision_bird_shot.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_bird_shot.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeLogic " "Found entity 1: treeLogic" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treedraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treedraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeDraw " "Found entity 1: treeDraw" {  } { { "RTL/Tree/treeDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotLogic " "Found entity 1: shotLogic" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotDraw " "Found entity 1: shotDraw" {  } { { "RTL/Shot/shotDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029386 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "birdLogic.sv(3) " "Verilog HDL syntax warning at birdLogic.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1599583029387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdLogic " "Found entity 1: birdLogic" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdDraw " "Found entity 1: birdDraw" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerLogic " "Found entity 1: playerLogic" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerDraw " "Found entity 1: playerDraw" {  } { { "RTL/Player/playerDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/objects_mux_all.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599583029400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_architecture_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_architecture_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 game_architecture_TOP " "Found entity 1: game_architecture_TOP" {  } { { "RTL/game_architecture_TOP.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/game_architecture_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotBMP " "Found entity 1: shotBMP" {  } { { "RTL/Shot/shotBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599583029474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_ones timer_2_digits_counter.sv(39) " "Verilog HDL Implicit Net warning at timer_2_digits_counter.sv(39): created implicit net for \"tc_ones\"" {  } { { "RTL/Text/timer_2_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_2_digits_counter.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_tens timer_2_digits_counter.sv(54) " "Verilog HDL Implicit Net warning at timer_2_digits_counter.sv(54): created implicit net for \"tc_tens\"" {  } { { "RTL/Text/timer_2_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_2_digits_counter.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029474 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_BAR_TOP.sv(94) " "Verilog HDL Instantiation warning at TOP_BAR_TOP.sv(94): instance has no name" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1599583029494 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_BAR_TOP.sv(172) " "Verilog HDL Instantiation warning at TOP_BAR_TOP.sv(172): instance has no name" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 172 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1599583029494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GAME_TOP " "Elaborating entity \"GAME_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599583029577 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_collision 0 GAME_TOP.sv(78) " "Net \"player_collision\" at GAME_TOP.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599583029580 "|GAME_TOP"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029580 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:gamecontroller " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:gamecontroller\"" {  } { { "RTL/GAME_TOP.sv" "gamecontroller" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_64 game_controller.sv(40) " "Verilog HDL or VHDL warning at game_controller.sv(40): object \"bit_64\" assigned a value but never read" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583029585 "|GAME_TOP|game_controller:gamecontroller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "trees_to_add game_controller.sv(43) " "Verilog HDL warning at game_controller.sv(43): object trees_to_add used but never assigned" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1599583029585 "|GAME_TOP|game_controller:gamecontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_tree game_controller.sv(92) " "Verilog HDL Always Construct warning at game_controller.sv(92): inferring latch(es) for variable \"current_tree\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599583029585 "|GAME_TOP|game_controller:gamecontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_controller.sv(215) " "Verilog HDL assignment warning at game_controller.sv(215): truncated value with size 32 to match size of target (2)" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029585 "|GAME_TOP|game_controller:gamecontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelFSM game_controller:gamecontroller\|levelFSM:level_fsm " "Elaborating entity \"levelFSM\" for hierarchy \"game_controller:gamecontroller\|levelFSM:level_fsm\"" {  } { { "RTL/VGA/game_controller.sv" "level_fsm" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLAYER_TOP PLAYER_TOP:player_top " "Elaborating entity \"PLAYER_TOP\" for hierarchy \"PLAYER_TOP:player_top\"" {  } { { "RTL/GAME_TOP.sv" "player_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerLogic PLAYER_TOP:player_top\|playerLogic:playerlogic " "Elaborating entity \"playerLogic\" for hierarchy \"PLAYER_TOP:player_top\|playerLogic:playerlogic\"" {  } { { "RTL/PLAYER_TOP.sv" "playerlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE playerLogic.sv(32) " "Verilog HDL or VHDL warning at playerLogic.sv(32): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583029589 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint playerLogic.sv(43) " "Verilog HDL Always Construct warning at playerLogic.sv(43): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599583029589 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerLogic.sv(65) " "Verilog HDL assignment warning at playerLogic.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029589 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerLogic.sv(66) " "Verilog HDL assignment warning at playerLogic.sv(66): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029589 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029589 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029589 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029590 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object PLAYER_TOP:player_top\|square_object:playersquare " "Elaborating entity \"square_object\" for hierarchy \"PLAYER_TOP:player_top\|square_object:playersquare\"" {  } { { "RTL/PLAYER_TOP.sv" "playersquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerDraw PLAYER_TOP:player_top\|playerDraw:playerdraw " "Elaborating entity \"playerDraw\" for hierarchy \"PLAYER_TOP:player_top\|playerDraw:playerdraw\"" {  } { { "RTL/PLAYER_TOP.sv" "playerdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029593 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "regular_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"regular_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029608 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shielded_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shielded_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029608 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIRD_TOP BIRD_TOP:bird_top " "Elaborating entity \"BIRD_TOP\" for hierarchy \"BIRD_TOP:bird_top\"" {  } { { "RTL/GAME_TOP.sv" "bird_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029664 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029664 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029664 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029664 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029665 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdBMP BIRD_TOP:bird_top\|birdBMP:birdBMP " "Elaborating entity \"birdBMP\" for hierarchy \"BIRD_TOP:bird_top\|birdBMP:birdBMP\"" {  } { { "RTL/BIRD_TOP.sv" "birdBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029665 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029702 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029702 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029702 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[0\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[0\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[0\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583029707 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(126) " "Verilog HDL Case Statement information at birdLogic.sv(126): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599583029707 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599583029707 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(149) " "Verilog HDL assignment warning at birdLogic.sv(149): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029707 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(150) " "Verilog HDL assignment warning at birdLogic.sv(150): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029707 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029708 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029709 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029709 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[0\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[0\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[0\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029776 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[0].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029776 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029776 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029776 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029776 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[1\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[1\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[1\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583029780 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(126) " "Verilog HDL Case Statement information at birdLogic.sv(126): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599583029780 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599583029780 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(149) " "Verilog HDL assignment warning at birdLogic.sv(149): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029780 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(150) " "Verilog HDL assignment warning at birdLogic.sv(150): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029780 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029780 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029780 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029780 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029780 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029781 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[1\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[1\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[1\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029847 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[1].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029847 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029847 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029848 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029848 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[2\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[2\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[2\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583029851 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(126) " "Verilog HDL Case Statement information at birdLogic.sv(126): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(149) " "Verilog HDL assignment warning at birdLogic.sv(149): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(150) " "Verilog HDL assignment warning at birdLogic.sv(150): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029852 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029853 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029853 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029853 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029853 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029853 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029853 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029853 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029853 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[2\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[2\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[2\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029918 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[2].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029918 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029918 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029918 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029918 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[3\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[3\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[3\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029920 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583029922 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(126) " "Verilog HDL Case Statement information at birdLogic.sv(126): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599583029922 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599583029922 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(149) " "Verilog HDL assignment warning at birdLogic.sv(149): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(150) " "Verilog HDL assignment warning at birdLogic.sv(150): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029923 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583029924 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[3\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[3\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[3\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583029991 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[3].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029992 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583029992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birds_mux BIRD_TOP:bird_top\|birds_mux:birds_mux " "Elaborating entity \"birds_mux\" for hierarchy \"BIRD_TOP:bird_top\|birds_mux:birds_mux\"" {  } { { "RTL/BIRD_TOP.sv" "birds_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHOT_TOP SHOT_TOP:shot_top " "Elaborating entity \"SHOT_TOP\" for hierarchy \"SHOT_TOP:shot_top\"" {  } { { "RTL/GAME_TOP.sv" "shot_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583029995 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030007 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030007 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030007 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shot_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shot_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030007 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotBMP SHOT_TOP:shot_top\|shotBMP:shotBMP " "Elaborating entity \"shotBMP\" for hierarchy \"SHOT_TOP:shot_top\|shotBMP:shotBMP\"" {  } { { "RTL/SHOT_TOP.sv" "shotBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030008 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030012 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotLogic SHOT_TOP:shot_top\|shotLogic:generate_shots_id\[0\].shotlogic " "Elaborating entity \"shotLogic\" for hierarchy \"SHOT_TOP:shot_top\|shotLogic:generate_shots_id\[0\].shotlogic\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE shotLogic.sv(33) " "Verilog HDL or VHDL warning at shotLogic.sv(33): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030014 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE shotLogic.sv(34) " "Verilog HDL or VHDL warning at shotLogic.sv(34): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030015 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shotLogic.sv(79) " "Verilog HDL assignment warning at shotLogic.sv(79): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030015 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shotLogic.sv(80) " "Verilog HDL assignment warning at shotLogic.sv(80): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030015 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object SHOT_TOP:shot_top\|square_object:generate_shots_id\[0\].shotssquare " "Elaborating entity \"square_object\" for hierarchy \"SHOT_TOP:shot_top\|square_object:generate_shots_id\[0\].shotssquare\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotssquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotDraw SHOT_TOP:shot_top\|shotDraw:generate_shots_id\[0\].shotdraw " "Elaborating entity \"shotDraw\" for hierarchy \"SHOT_TOP:shot_top\|shotDraw:generate_shots_id\[0\].shotdraw\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030017 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shots_mux SHOT_TOP:shot_top\|shots_mux:shots_mux " "Elaborating entity \"shots_mux\" for hierarchy \"SHOT_TOP:shot_top\|shots_mux:shots_mux\"" {  } { { "RTL/SHOT_TOP.sv" "shots_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TREE_TOP TREE_TOP:tree_top " "Elaborating entity \"TREE_TOP\" for hierarchy \"TREE_TOP:tree_top\"" {  } { { "RTL/GAME_TOP.sv" "tree_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030040 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030188 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030188 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030189 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tree_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tree_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030189 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeBMP TREE_TOP:tree_top\|treeBMP:treeBMP " "Elaborating entity \"treeBMP\" for hierarchy \"TREE_TOP:tree_top\|treeBMP:treeBMP\"" {  } { { "RTL/TREE_TOP.sv" "treeBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030189 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030234 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030237 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030239 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030239 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030239 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TREE_TOP:tree_top\|square_object:generate_trees_id\[0\].treessquare " "Elaborating entity \"square_object\" for hierarchy \"TREE_TOP:tree_top\|square_object:generate_trees_id\[0\].treessquare\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treessquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeDraw TREE_TOP:tree_top\|treeDraw:generate_trees_id\[0\].treedraw " "Elaborating entity \"treeDraw\" for hierarchy \"TREE_TOP:tree_top\|treeDraw:generate_trees_id\[0\].treedraw\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treedraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030242 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030295 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[1\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030299 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030299 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030299 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[2\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030305 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030305 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030305 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[3\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030313 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030313 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030313 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[4\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030320 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030320 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030320 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[5\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030326 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030328 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030328 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030328 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[6\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030335 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030335 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030335 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[7\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030344 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030344 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030345 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[8\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030354 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030354 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030354 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[9\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030361 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030361 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030361 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[10\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030369 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030369 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030369 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[11\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030378 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030378 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030378 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[12\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030385 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030385 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030385 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[13\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030391 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030392 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030392 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030392 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[14\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030399 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030399 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030400 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[15\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030407 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(81) " "Verilog HDL assignment warning at treeLogic.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030407 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(82) " "Verilog HDL assignment warning at treeLogic.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030407 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trees_mux TREE_TOP:tree_top\|trees_mux:trees_mux " "Elaborating entity \"trees_mux\" for hierarchy \"TREE_TOP:tree_top\|trees_mux:trees_mux\"" {  } { { "RTL/TREE_TOP.sv" "trees_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030413 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[0\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[0\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[0\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[0\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[0\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[0\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[0\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[0\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[1\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[1\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[1\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[1\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[1\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[1\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[1\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[1\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[2\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[2\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[2\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[2\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[2\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[2\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[2\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[2\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[3\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[3\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[3\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[3\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[3\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[3\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[3\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[3\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[4\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[4\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[4\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[4\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[4\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[4\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[4\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[4\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[5\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[5\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[5\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[5\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[5\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[5\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[5\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[5\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[6\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[6\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[6\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[6\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030416 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[6\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[6\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[6\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[6\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[7\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[7\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[7\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[7\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[7\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[7\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[7\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[7\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[8\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[8\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[8\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[8\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[8\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[8\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[8\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[8\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[9\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[9\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[9\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[9\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[9\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[9\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[9\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[9\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[10\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[10\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[10\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[10\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[10\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[10\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[10\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[10\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[11\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[11\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[11\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[11\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[11\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[11\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[11\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[11\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[12\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[12\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[12\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[12\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[12\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[12\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[12\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[12\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[13\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[13\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[13\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[13\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030417 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[13\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[13\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[13\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[13\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[14\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[14\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[14\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[14\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[14\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[14\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[14\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[14\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[15\]\[0\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[15\]\[0\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[15\]\[1\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[15\]\[1\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[15\]\[2\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[15\]\[2\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[15\]\[3\] trees_mux.sv(41) " "Inferred latch for \"order_to_tree_num\[15\]\[3\]\" at trees_mux.sv(41)" {  } { { "RTL/Tree/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/trees_mux.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GROUND_TOP GROUND_TOP:ground_top " "Elaborating entity \"GROUND_TOP\" for hierarchy \"GROUND_TOP:ground_top\"" {  } { { "RTL/GAME_TOP.sv" "ground_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030419 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dynamic_ground_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dynamic_ground_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundBMP GROUND_TOP:ground_top\|dynamic_groundBMP:dynamic_groundBMP " "Elaborating entity \"dynamic_groundBMP\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundBMP:dynamic_groundBMP\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030463 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030504 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundLogic GROUND_TOP:ground_top\|dynamic_groundLogic:dynamic_groundlogic " "Elaborating entity \"dynamic_groundLogic\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundLogic:dynamic_groundlogic\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE dynamic_groundLogic.sv(27) " "Verilog HDL or VHDL warning at dynamic_groundLogic.sv(27): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030507 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE dynamic_groundLogic.sv(28) " "Verilog HDL or VHDL warning at dynamic_groundLogic.sv(28): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583030507 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dynamic_groundLogic.sv(66) " "Verilog HDL assignment warning at dynamic_groundLogic.sv(66): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030507 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dynamic_groundLogic.sv(67) " "Verilog HDL assignment warning at dynamic_groundLogic.sv(67): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030507 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object GROUND_TOP:ground_top\|square_object:dynamic_ground_square " "Elaborating entity \"square_object\" for hierarchy \"GROUND_TOP:ground_top\|square_object:dynamic_ground_square\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_ground_square" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundDraw GROUND_TOP:ground_top\|dynamic_groundDraw:dynamic_groundDraw " "Elaborating entity \"dynamic_groundDraw\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundDraw:dynamic_groundDraw\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundDraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030510 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030584 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_BAR_TOP TOP_BAR_TOP:top_bar_top " "Elaborating entity \"TOP_BAR_TOP\" for hierarchy \"TOP_BAR_TOP:top_bar_top\"" {  } { { "RTL/GAME_TOP.sv" "top_bar_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030586 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "TOP_BAR_TOP.sv(126) " "Verilog HDL warning at TOP_BAR_TOP.sv(126): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 126 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1599583030763 "|GAME_TOP|TOP_BAR_TOP:top_bar_top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "digit_number_offset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"digit_number_offset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030763 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "heartoffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"heartoffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030763 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "heart_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"heart_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030763 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gameover_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gameover_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_2_digits_counter TOP_BAR_TOP:top_bar_top\|timer_2_digits_counter:timer_inst " "Elaborating entity \"timer_2_digits_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|timer_2_digits_counter:timer_inst\"" {  } { { "RTL/TOP_BAR_TOP.sv" "timer_inst" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer_2_digits_counter.sv(20) " "Verilog HDL assignment warning at timer_2_digits_counter.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "RTL/Text/timer_2_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_2_digits_counter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583030766 "|GAME_TOP|TOP_BAR_TOP:top_bar_top|timer_2_digits_counter:timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_down_counter TOP_BAR_TOP:top_bar_top\|timer_2_digits_counter:timer_inst\|decimal_down_counter:ones_counter " "Elaborating entity \"decimal_down_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|timer_2_digits_counter:timer_inst\|decimal_down_counter:ones_counter\"" {  } { { "RTL/Text/timer_2_digits_counter.sv" "ones_counter" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_2_digits_counter.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TOP_BAR_TOP:top_bar_top\|square_object:generate_timers_id\[0\].digitssquare " "Elaborating entity \"square_object\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|square_object:generate_timers_id\[0\].digitssquare\"" {  } { { "RTL/TOP_BAR_TOP.sv" "generate_timers_id\[0\].digitssquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap TOP_BAR_TOP:top_bar_top\|NumbersBitMap:comb_15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|NumbersBitMap:comb_15\"" {  } { { "RTL/TOP_BAR_TOP.sv" "comb_15" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030773 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits_mux TOP_BAR_TOP:top_bar_top\|digits_mux:digits_mux " "Elaborating entity \"digits_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|digits_mux:digits_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "digits_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter TOP_BAR_TOP:top_bar_top\|one_sec_counter:one_sec_counter " "Elaborating entity \"one_sec_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|one_sec_counter:one_sec_counter\"" {  } { { "RTL/TOP_BAR_TOP.sv" "one_sec_counter" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levels_mux TOP_BAR_TOP:top_bar_top\|levels_mux:levels_mux " "Elaborating entity \"levels_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|levels_mux:levels_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "levels_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TOP_BAR_TOP:top_bar_top\|square_object:background_square " "Elaborating entity \"square_object\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|square_object:background_square\"" {  } { { "RTL/TOP_BAR_TOP.sv" "background_square" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barDraw TOP_BAR_TOP:top_bar_top\|barDraw:barDraw " "Elaborating entity \"barDraw\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|barDraw:barDraw\"" {  } { { "RTL/TOP_BAR_TOP.sv" "barDraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartBMP TOP_BAR_TOP:top_bar_top\|heartBMP:heartBMP " "Elaborating entity \"heartBMP\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|heartBMP:heartBMP\"" {  } { { "RTL/TOP_BAR_TOP.sv" "heartBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030797 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030829 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartDraw TOP_BAR_TOP:top_bar_top\|heartDraw:generate_hearts_id\[0\].heartdraw " "Elaborating entity \"heartDraw\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|heartDraw:generate_hearts_id\[0\].heartdraw\"" {  } { { "RTL/TOP_BAR_TOP.sv" "generate_hearts_id\[0\].heartdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030831 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030861 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_mux TOP_BAR_TOP:top_bar_top\|heart_mux:heart_mux " "Elaborating entity \"heart_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|heart_mux:heart_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "heart_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverBMP TOP_BAR_TOP:top_bar_top\|gameoverBMP:gameoverBMP " "Elaborating entity \"gameoverBMP\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|gameoverBMP:gameoverBMP\"" {  } { { "RTL/TOP_BAR_TOP.sv" "gameoverBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030869 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030958 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583030958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TOP_BAR_TOP:top_bar_top\|square_object:gameoverSquare " "Elaborating entity \"square_object\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|square_object:gameoverSquare\"" {  } { { "RTL/TOP_BAR_TOP.sv" "gameoverSquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverDraw TOP_BAR_TOP:top_bar_top\|gameoverDraw:gameoverdraw " "Elaborating entity \"gameoverDraw\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|gameoverDraw:gameoverdraw\"" {  } { { "RTL/TOP_BAR_TOP.sv" "gameoverdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583030958 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031071 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_mux TOP_BAR_TOP:top_bar_top\|bar_mux:bar_mux " "Elaborating entity \"bar_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|bar_mux:bar_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "bar_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PICKUP_TOP PICKUP_TOP:pickup_top " "Elaborating entity \"PICKUP_TOP\" for hierarchy \"PICKUP_TOP:pickup_top\"" {  } { { "RTL/GAME_TOP.sv" "pickup_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031083 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pickup_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pickup_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupBMP PICKUP_TOP:pickup_top\|pickupBMP:pickupBMP " "Elaborating entity \"pickupBMP\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupBMP:pickupBMP\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickupBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031083 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031083 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupLogic PICKUP_TOP:pickup_top\|pickupLogic:pickuplogic " "Elaborating entity \"pickupLogic\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupLogic:pickuplogic\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickuplogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE pickupLogic.sv(30) " "Verilog HDL or VHDL warning at pickupLogic.sv(30): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583031098 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pickupLogic.sv(83) " "Verilog HDL assignment warning at pickupLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583031098 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pickupLogic.sv(84) " "Verilog HDL assignment warning at pickupLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583031098 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupDraw PICKUP_TOP:pickup_top\|pickupDraw:pickupdraw " "Elaborating entity \"pickupDraw\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupDraw:pickupdraw\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickupdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031098 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031098 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POOP_TOP POOP_TOP:poop_top " "Elaborating entity \"POOP_TOP\" for hierarchy \"POOP_TOP:poop_top\"" {  } { { "RTL/GAME_TOP.sv" "poop_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031098 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "initial_coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"initial_coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "initial_coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"initial_coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poopBMP POOP_TOP:poop_top\|poopBMP:poopBMP " "Elaborating entity \"poopBMP\" for hierarchy \"POOP_TOP:poop_top\|poopBMP:poopBMP\"" {  } { { "RTL/Poop/POOP_TOP.sv" "poopBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031145 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031145 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031145 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poopLogic POOP_TOP:poop_top\|poopLogic:generate_poops_id\[0\].pooplogic " "Elaborating entity \"poopLogic\" for hierarchy \"POOP_TOP:poop_top\|poopLogic:generate_poops_id\[0\].pooplogic\"" {  } { { "RTL/Poop/POOP_TOP.sv" "generate_poops_id\[0\].pooplogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INITIAL_Y poopLogic.sv(26) " "Verilog HDL or VHDL warning at poopLogic.sv(26): object \"INITIAL_Y\" assigned a value but never read" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583031145 "|GAME_TOP|POOP_TOP:poop_top|poopLogic:generate_poops_id[0].pooplogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE poopLogic.sv(34) " "Verilog HDL or VHDL warning at poopLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599583031145 "|GAME_TOP|POOP_TOP:poop_top|poopLogic:generate_poops_id[0].pooplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 poopLogic.sv(97) " "Verilog HDL assignment warning at poopLogic.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583031145 "|GAME_TOP|POOP_TOP:poop_top|poopLogic:generate_poops_id[0].pooplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 poopLogic.sv(98) " "Verilog HDL assignment warning at poopLogic.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583031145 "|GAME_TOP|POOP_TOP:poop_top|poopLogic:generate_poops_id[0].pooplogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poopDraw POOP_TOP:poop_top\|poopDraw:generate_poops_id\[0\].poopdraw " "Elaborating entity \"poopDraw\" for hierarchy \"POOP_TOP:poop_top\|poopDraw:generate_poops_id\[0\].poopdraw\"" {  } { { "RTL/Poop/POOP_TOP.sv" "generate_poops_id\[0\].poopdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031156 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031171 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031171 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031171 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poop_mux POOP_TOP:poop_top\|poop_mux:poop_mux " "Elaborating entity \"poop_mux\" for hierarchy \"POOP_TOP:poop_top\|poop_mux:poop_mux\"" {  } { { "RTL/Poop/POOP_TOP.sv" "poop_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031192 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031192 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599583031192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:mux_all " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:mux_all\"" {  } { { "RTL/GAME_TOP.sv" "mux_all" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_tree collision_player_tree:collision_player_tree " "Elaborating entity \"collision_player_tree\" for hierarchy \"collision_player_tree:collision_player_tree\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_tree" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_pickup collision_player_pickup:collision_player_pickup " "Elaborating entity \"collision_player_pickup\" for hierarchy \"collision_player_pickup:collision_player_pickup\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_pickup" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_poop collision_player_poop:collision_player_poop " "Elaborating entity \"collision_player_poop\" for hierarchy \"collision_player_poop:collision_player_poop\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_poop" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_bird_shot collision_bird_shot:collision_bird_shot " "Elaborating entity \"collision_bird_shot\" for hierarchy \"collision_bird_shot:collision_bird_shot\"" {  } { { "RTL/GAME_TOP.sv" "collision_bird_shot" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:vga\"" {  } { { "RTL/GAME_TOP.sv" "vga" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583031208 "|GAME_TOP|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583031208 "|GAME_TOP|VGA_Controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_machine sound_machine:sound_machine " "Elaborating entity \"sound_machine\" for hierarchy \"sound_machine:sound_machine\"" {  } { { "RTL/GAME_TOP.sv" "sound_machine" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031208 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sound_machine.sv(123) " "Verilog HDL Case Statement warning at sound_machine.sv(123): incomplete case statement has no default case item" {  } { { "RTL/sound_machine.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/sound_machine.sv" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1599583031208 "|GAME_TOP|sound_machine:sound_machine"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sound_machine.sv(123) " "Verilog HDL Case Statement information at sound_machine.sv(123): all case item expressions in this case statement are onehot" {  } { { "RTL/sound_machine.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/sound_machine.sv" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599583031208 "|GAME_TOP|sound_machine:sound_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_MSS_DEMO TOP_MSS_DEMO:top_mss_demo " "Elaborating entity \"TOP_MSS_DEMO\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\"" {  } { { "RTL/GAME_TOP.sv" "top_mss_demo" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst2" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { { 136 1080 1352 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable TOP_MSS_DEMO:top_mss_demo\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\|sintable:inst1\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst1" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { { 144 648 896 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583031286 "|GAME_TOP|TOP_MSS_DEMO:top_mss_demo|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter TOP_MSS_DEMO:top_mss_demo\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\|addr_counter:inst9\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst9" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { { 344 648 880 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583031286 "|GAME_TOP|TOP_MSS_DEMO:top_mss_demo|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler TOP_MSS_DEMO:top_mss_demo\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\|prescaler:inst3\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst3" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { { 432 360 600 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:randomizer " "Elaborating entity \"random\" for hierarchy \"random:randomizer\"" {  } { { "RTL/GAME_TOP.sv" "randomizer" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583031286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 random.sv(43) " "Verilog HDL assignment warning at random.sv(43): truncated value with size 26 to match size of target (25)" {  } { { "RTL/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/random.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599583031286 "|GAME_TOP|random:randomizer"}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1599583051461 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599583063333 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599583065473 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1599583065473 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599583066909 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1599583066909 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583072687 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583072687 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583072687 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_I2C_SDAT~synth " "Node \"AUD_I2C_SDAT~synth\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583072687 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1599583072687 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599583072688 "|GAME_TOP|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599583072688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583073386 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "145 " "145 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599583093437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/LabProject.map.smsg " "Generated suppressed messages file C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/LabProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583093864 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "142 " "Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left_ack " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right_ack " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left_valid " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right_valid " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|CLOCK_50~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|CLOCK_50 " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|resetN~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|resetN " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|MICROPHON_ON~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|MICROPHON_ON~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|MICROPHON_ON " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|MICROPHON_ON\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583094552 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1599583094552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599583094819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599583094819 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "265 " "Optimize away 265 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095192 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1599583095192 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095811 "|GAME_TOP|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095811 "|GAME_TOP|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095811 "|GAME_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095811 "|GAME_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095811 "|GAME_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095811 "|GAME_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095811 "|GAME_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599583095811 "|GAME_TOP|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599583095811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13604 " "Implemented 13604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599583095868 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599583095868 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599583095868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13548 " "Implemented 13548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599583095868 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599583095868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599583095868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 287 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5564 " "Peak virtual memory: 5564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599583095978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 19:38:15 2020 " "Processing ended: Tue Sep 08 19:38:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599583095978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599583095978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599583095978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599583095978 ""}
