// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _huffman_encoding_HH_
#define _huffman_encoding_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Loop_read_stream_pro.h"
#include "filter.h"
#include "Block_huffman_encodi.h"
#include "sort.h"
#include "Loop_copy_sorted_pro.h"
#include "create_tree.h"
#include "compute_bit_length.h"
#include "truncate_tree.h"
#include "canonize_tree.h"
#include "create_codeword.h"
#include "Block_proc.h"
#include "huffman_encoding_mb6.h"
#include "huffman_encoding_ncg.h"
#include "huffman_encoding_rcU.h"
#include "huffman_encoding_udo.h"
#include "huffman_encoding_wdI.h"
#include "huffman_encoding_xdS.h"
#include "huffman_encoding_Aem.h"
#include "huffman_encoding_Bew.h"
#include "huffman_encoding_DeQ.h"
#include "fifo_w41_d256_A.h"
#include "fifo_w9_d2_A.h"
#include "fifo_w9_d3_A.h"
#include "fifo_w9_d256_A.h"
#include "fifo_w32_d256_A.h"
#include "fifo_w9_d5_A.h"
#include "start_for_filter_U0.h"
#include "start_for_Block_hEe0.h"
#include "start_for_create_Ffa.h"
#include "start_for_Block_pGfk.h"
#include "huffman_encoding_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct huffman_encoding : public sc_module {
    // Port declarations 38
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<48> > symbol_histogram_TDATA;
    sc_in< sc_lv<6> > symbol_histogram_TKEEP;
    sc_in< sc_lv<6> > symbol_histogram_TSTRB;
    sc_in< sc_lv<1> > symbol_histogram_TUSER;
    sc_in< sc_lv<1> > symbol_histogram_TLAST;
    sc_in< sc_lv<1> > symbol_histogram_TID;
    sc_in< sc_lv<1> > symbol_histogram_TDEST;
    sc_out< sc_lv<32> > encoding_TDATA;
    sc_out< sc_lv<4> > encoding_TKEEP;
    sc_out< sc_lv<4> > encoding_TSTRB;
    sc_out< sc_lv<1> > encoding_TUSER;
    sc_out< sc_lv<1> > encoding_TLAST;
    sc_out< sc_lv<1> > encoding_TID;
    sc_out< sc_lv<1> > encoding_TDEST;
    sc_in< sc_logic > symbol_histogram_TVALID;
    sc_out< sc_logic > symbol_histogram_TREADY;
    sc_out< sc_logic > encoding_TVALID;
    sc_in< sc_logic > encoding_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<1> > ap_var_for_const5;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<9> > ap_var_for_const2;
    sc_signal< sc_lv<5> > ap_var_for_const7;
    sc_signal< sc_lv<8> > ap_var_for_const4;
    sc_signal< sc_lv<6> > ap_var_for_const6;


    // Module declarations
    huffman_encoding(sc_module_name name);
    SC_HAS_PROCESS(huffman_encoding);

    ~huffman_encoding();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    huffman_encoding_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* huffman_encoding_AXILiteS_s_axi_U;
    huffman_encoding_mb6* filtered_value_V_U;
    huffman_encoding_ncg* filtered_frequency_V_U;
    huffman_encoding_mb6* sorted_0_U;
    huffman_encoding_ncg* sorted_1_U;
    huffman_encoding_mb6* sorted_copy2_value_V_U;
    huffman_encoding_rcU* parent_V_U;
    huffman_encoding_rcU* left_V_U;
    huffman_encoding_rcU* right_V_U;
    huffman_encoding_udo* stream_buffer_1_U;
    huffman_encoding_udo* stream_buffer_2_U;
    huffman_encoding_wdI* stream_buffer_3_U;
    huffman_encoding_xdS* stream_buffer_4_U;
    huffman_encoding_wdI* stream_buffer_5_U;
    huffman_encoding_wdI* stream_buffer_6_U;
    huffman_encoding_Aem* length_histogram_V_U;
    huffman_encoding_Bew* truncated_length_his_U;
    huffman_encoding_Aem* truncated_length_his_1_U;
    huffman_encoding_DeQ* symbol_bits_V_U;
    Loop_read_stream_pro* Loop_read_stream_pro_U0;
    filter* filter_U0;
    Block_huffman_encodi* Block_huffman_encodi_U0;
    sort* sort_U0;
    Loop_copy_sorted_pro* Loop_copy_sorted_pro_U0;
    create_tree* create_tree_U0;
    compute_bit_length* compute_bit_length_U0;
    truncate_tree* truncate_tree_U0;
    canonize_tree* canonize_tree_U0;
    create_codeword* create_codeword_U0;
    Block_proc* Block_proc_U0;
    fifo_w41_d256_A* stream_buffer_0_chan_U;
    fifo_w9_d2_A* n_c_U;
    fifo_w9_d3_A* n_c18_U;
    fifo_w9_d2_A* extLd8_loc_channel_U;
    fifo_w9_d256_A* sorted_copy1_0_chann_U;
    fifo_w32_d256_A* sorted_copy1_1_chann_U;
    fifo_w9_d5_A* val_assign6_loc_c_U;
    fifo_w9_d2_A* extLd_loc_c_U;
    fifo_w9_d2_A* extLd_loc_c19_U;
    fifo_w9_d2_A* extLd_loc_c20_U;
    start_for_filter_U0* start_for_filter_U0_U;
    start_for_Block_hEe0* start_for_Block_hEe0_U;
    start_for_create_Ffa* start_for_create_Ffa_U;
    start_for_Block_pGfk* start_for_Block_pGfk_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<9> > filtered_value_V_i_q0;
    sc_signal< sc_lv<9> > filtered_value_V_t_q0;
    sc_signal< sc_lv<32> > filtered_frequency_V_i_q0;
    sc_signal< sc_lv<32> > filtered_frequency_V_t_q0;
    sc_signal< sc_lv<9> > sorted_0_i_q0;
    sc_signal< sc_lv<9> > sorted_0_t_q0;
    sc_signal< sc_lv<32> > sorted_1_i_q0;
    sc_signal< sc_lv<32> > sorted_1_t_q0;
    sc_signal< sc_lv<9> > sorted_copy2_value_V_i_q0;
    sc_signal< sc_lv<9> > sorted_copy2_value_V_t_q0;
    sc_signal< sc_lv<9> > parent_V_i_q0;
    sc_signal< sc_lv<9> > parent_V_i_q1;
    sc_signal< sc_lv<9> > parent_V_t_q0;
    sc_signal< sc_lv<9> > parent_V_t_q1;
    sc_signal< sc_lv<9> > left_V_i_q0;
    sc_signal< sc_lv<9> > left_V_i_q1;
    sc_signal< sc_lv<9> > left_V_t_q0;
    sc_signal< sc_lv<9> > left_V_t_q1;
    sc_signal< sc_lv<9> > right_V_i_q0;
    sc_signal< sc_lv<9> > right_V_i_q1;
    sc_signal< sc_lv<9> > right_V_t_q0;
    sc_signal< sc_lv<9> > right_V_t_q1;
    sc_signal< sc_lv<1> > stream_buffer_3_i_q0;
    sc_signal< sc_lv<1> > stream_buffer_3_t_q0;
    sc_signal< sc_lv<1> > stream_buffer_5_i_q0;
    sc_signal< sc_lv<1> > stream_buffer_5_t_q0;
    sc_signal< sc_lv<1> > stream_buffer_6_i_q0;
    sc_signal< sc_lv<1> > stream_buffer_6_t_q0;
    sc_signal< sc_lv<9> > length_histogram_V_i_q0;
    sc_signal< sc_lv<9> > length_histogram_V_t_q0;
    sc_signal< sc_lv<9> > truncated_length_his_i_q0;
    sc_signal< sc_lv<9> > truncated_length_his_i_q1;
    sc_signal< sc_lv<9> > truncated_length_his_t_q0;
    sc_signal< sc_lv<9> > truncated_length_his_t_q1;
    sc_signal< sc_lv<9> > truncated_length_his_1_i_q0;
    sc_signal< sc_lv<9> > truncated_length_his_1_t_q0;
    sc_signal< sc_lv<5> > symbol_bits_V_i_q0;
    sc_signal< sc_lv<5> > symbol_bits_V_t_q0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_ap_start;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_ap_done;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_ap_continue;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_ap_idle;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_ap_ready;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_start_out;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_start_write;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_symbol_histogram_TREADY;
    sc_signal< sc_lv<41> > Loop_read_stream_pro_U0_stream_buffer_0_din;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_0_write;
    sc_signal< sc_lv<8> > Loop_read_stream_pro_U0_stream_buffer_1_address0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_1_ce0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_1_we0;
    sc_signal< sc_lv<6> > Loop_read_stream_pro_U0_stream_buffer_1_d0;
    sc_signal< sc_lv<8> > Loop_read_stream_pro_U0_stream_buffer_2_address0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_2_ce0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_2_we0;
    sc_signal< sc_lv<6> > Loop_read_stream_pro_U0_stream_buffer_2_d0;
    sc_signal< sc_lv<8> > Loop_read_stream_pro_U0_stream_buffer_3_address0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_3_ce0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_3_we0;
    sc_signal< sc_lv<1> > Loop_read_stream_pro_U0_stream_buffer_3_d0;
    sc_signal< sc_lv<8> > Loop_read_stream_pro_U0_stream_buffer_4_address0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_4_ce0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_4_we0;
    sc_signal< sc_lv<1> > Loop_read_stream_pro_U0_stream_buffer_4_d0;
    sc_signal< sc_lv<8> > Loop_read_stream_pro_U0_stream_buffer_5_address0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_5_ce0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_5_we0;
    sc_signal< sc_lv<1> > Loop_read_stream_pro_U0_stream_buffer_5_d0;
    sc_signal< sc_lv<8> > Loop_read_stream_pro_U0_stream_buffer_6_address0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_6_ce0;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_6_we0;
    sc_signal< sc_lv<1> > Loop_read_stream_pro_U0_stream_buffer_6_d0;
    sc_signal< sc_logic > ap_channel_done_stream_buffer_6;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_6_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_stream_buffer_6;
    sc_signal< sc_logic > ap_sync_channel_write_stream_buffer_6;
    sc_signal< sc_logic > ap_channel_done_stream_buffer_5;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_5_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_stream_buffer_5;
    sc_signal< sc_logic > ap_sync_channel_write_stream_buffer_5;
    sc_signal< sc_logic > ap_channel_done_stream_buffer_3;
    sc_signal< sc_logic > Loop_read_stream_pro_U0_stream_buffer_3_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_stream_buffer_3;
    sc_signal< sc_logic > ap_sync_channel_write_stream_buffer_3;
    sc_signal< sc_logic > filter_U0_ap_start;
    sc_signal< sc_logic > filter_U0_ap_done;
    sc_signal< sc_logic > filter_U0_ap_continue;
    sc_signal< sc_logic > filter_U0_ap_idle;
    sc_signal< sc_logic > filter_U0_ap_ready;
    sc_signal< sc_logic > filter_U0_start_out;
    sc_signal< sc_logic > filter_U0_start_write;
    sc_signal< sc_logic > filter_U0_in_data_V_read;
    sc_signal< sc_lv<8> > filter_U0_out_value_V_address0;
    sc_signal< sc_logic > filter_U0_out_value_V_ce0;
    sc_signal< sc_logic > filter_U0_out_value_V_we0;
    sc_signal< sc_lv<9> > filter_U0_out_value_V_d0;
    sc_signal< sc_lv<8> > filter_U0_out_frequency_V_address0;
    sc_signal< sc_logic > filter_U0_out_frequency_V_ce0;
    sc_signal< sc_logic > filter_U0_out_frequency_V_we0;
    sc_signal< sc_lv<32> > filter_U0_out_frequency_V_d0;
    sc_signal< sc_lv<9> > filter_U0_n_out_din;
    sc_signal< sc_logic > filter_U0_n_out_write;
    sc_signal< sc_logic > ap_channel_done_filtered_frequency_V;
    sc_signal< sc_logic > filter_U0_out_frequency_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_filtered_frequency_V;
    sc_signal< sc_logic > ap_sync_channel_write_filtered_frequency_V;
    sc_signal< sc_logic > ap_channel_done_filtered_value_V;
    sc_signal< sc_logic > filter_U0_out_value_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_filtered_value_V;
    sc_signal< sc_logic > ap_sync_channel_write_filtered_value_V;
    sc_signal< sc_logic > Block_huffman_encodi_U0_ap_start;
    sc_signal< sc_logic > Block_huffman_encodi_U0_ap_done;
    sc_signal< sc_logic > Block_huffman_encodi_U0_ap_continue;
    sc_signal< sc_logic > Block_huffman_encodi_U0_ap_idle;
    sc_signal< sc_logic > Block_huffman_encodi_U0_ap_ready;
    sc_signal< sc_logic > Block_huffman_encodi_U0_n_read;
    sc_signal< sc_lv<9> > Block_huffman_encodi_U0_n_out_din;
    sc_signal< sc_logic > Block_huffman_encodi_U0_n_out_write;
    sc_signal< sc_lv<9> > Block_huffman_encodi_U0_ap_return;
    sc_signal< sc_logic > ap_channel_done_extLd8_loc_channel;
    sc_signal< sc_logic > extLd8_loc_channel_full_n;
    sc_signal< sc_logic > sort_U0_ap_start;
    sc_signal< sc_logic > sort_U0_ap_done;
    sc_signal< sc_logic > sort_U0_ap_continue;
    sc_signal< sc_logic > sort_U0_ap_idle;
    sc_signal< sc_logic > sort_U0_ap_ready;
    sc_signal< sc_lv<8> > sort_U0_in_value_V_address0;
    sc_signal< sc_logic > sort_U0_in_value_V_ce0;
    sc_signal< sc_lv<8> > sort_U0_in_frequency_V_address0;
    sc_signal< sc_logic > sort_U0_in_frequency_V_ce0;
    sc_signal< sc_lv<8> > sort_U0_out_value_V_address0;
    sc_signal< sc_logic > sort_U0_out_value_V_ce0;
    sc_signal< sc_logic > sort_U0_out_value_V_we0;
    sc_signal< sc_lv<9> > sort_U0_out_value_V_d0;
    sc_signal< sc_lv<8> > sort_U0_out_frequency_V_address0;
    sc_signal< sc_logic > sort_U0_out_frequency_V_ce0;
    sc_signal< sc_logic > sort_U0_out_frequency_V_we0;
    sc_signal< sc_lv<32> > sort_U0_out_frequency_V_d0;
    sc_signal< sc_logic > ap_channel_done_sorted_1;
    sc_signal< sc_logic > sort_U0_out_frequency_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sorted_1;
    sc_signal< sc_logic > ap_sync_channel_write_sorted_1;
    sc_signal< sc_logic > ap_channel_done_sorted_0;
    sc_signal< sc_logic > sort_U0_out_value_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sorted_0;
    sc_signal< sc_logic > ap_sync_channel_write_sorted_0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_start;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_start_full_n;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_done;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_continue;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_idle;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_ready;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_start_out;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_start_write;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_n_read;
    sc_signal< sc_lv<8> > Loop_copy_sorted_pro_U0_sorted_0_address0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_0_ce0;
    sc_signal< sc_lv<9> > Loop_copy_sorted_pro_U0_sorted_copy1_0_din;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy1_0_write;
    sc_signal< sc_lv<8> > Loop_copy_sorted_pro_U0_sorted_1_address0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_1_ce0;
    sc_signal< sc_lv<32> > Loop_copy_sorted_pro_U0_sorted_copy1_1_din;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy1_1_write;
    sc_signal< sc_lv<8> > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_ce0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_we0;
    sc_signal< sc_lv<9> > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0;
    sc_signal< sc_lv<9> > Loop_copy_sorted_pro_U0_val_assign6_out_out_din;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_val_assign6_out_out_write;
    sc_signal< sc_lv<9> > Loop_copy_sorted_pro_U0_extLd_out_out_din;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_extLd_out_out_write;
    sc_signal< sc_lv<9> > Loop_copy_sorted_pro_U0_extLd_out_out1_din;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_extLd_out_out1_write;
    sc_signal< sc_logic > ap_channel_done_sorted_copy2_value_V;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_full_n;
    sc_signal< sc_logic > create_tree_U0_ap_start;
    sc_signal< sc_logic > create_tree_U0_ap_done;
    sc_signal< sc_logic > create_tree_U0_ap_continue;
    sc_signal< sc_logic > create_tree_U0_ap_idle;
    sc_signal< sc_logic > create_tree_U0_ap_ready;
    sc_signal< sc_logic > create_tree_U0_in_value_V_read;
    sc_signal< sc_logic > create_tree_U0_in_frequency_V_read;
    sc_signal< sc_logic > create_tree_U0_extLd_loc_read;
    sc_signal< sc_lv<8> > create_tree_U0_parent_V_address0;
    sc_signal< sc_logic > create_tree_U0_parent_V_ce0;
    sc_signal< sc_logic > create_tree_U0_parent_V_we0;
    sc_signal< sc_lv<9> > create_tree_U0_parent_V_d0;
    sc_signal< sc_lv<8> > create_tree_U0_left_V_address0;
    sc_signal< sc_logic > create_tree_U0_left_V_ce0;
    sc_signal< sc_logic > create_tree_U0_left_V_we0;
    sc_signal< sc_lv<9> > create_tree_U0_left_V_d0;
    sc_signal< sc_lv<8> > create_tree_U0_right_V_address0;
    sc_signal< sc_logic > create_tree_U0_right_V_ce0;
    sc_signal< sc_logic > create_tree_U0_right_V_we0;
    sc_signal< sc_lv<9> > create_tree_U0_right_V_d0;
    sc_signal< sc_lv<9> > create_tree_U0_extLd_loc_out_din;
    sc_signal< sc_logic > create_tree_U0_extLd_loc_out_write;
    sc_signal< sc_logic > ap_channel_done_right_V;
    sc_signal< sc_logic > create_tree_U0_right_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_right_V;
    sc_signal< sc_logic > ap_sync_channel_write_right_V;
    sc_signal< sc_logic > ap_channel_done_left_V;
    sc_signal< sc_logic > create_tree_U0_left_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_left_V;
    sc_signal< sc_logic > ap_sync_channel_write_left_V;
    sc_signal< sc_logic > ap_channel_done_parent_V;
    sc_signal< sc_logic > create_tree_U0_parent_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_parent_V;
    sc_signal< sc_logic > ap_sync_channel_write_parent_V;
    sc_signal< sc_logic > compute_bit_length_U0_ap_start;
    sc_signal< sc_logic > compute_bit_length_U0_ap_done;
    sc_signal< sc_logic > compute_bit_length_U0_ap_continue;
    sc_signal< sc_logic > compute_bit_length_U0_ap_idle;
    sc_signal< sc_logic > compute_bit_length_U0_ap_ready;
    sc_signal< sc_lv<8> > compute_bit_length_U0_parent_V_address0;
    sc_signal< sc_logic > compute_bit_length_U0_parent_V_ce0;
    sc_signal< sc_lv<8> > compute_bit_length_U0_parent_V_address1;
    sc_signal< sc_logic > compute_bit_length_U0_parent_V_ce1;
    sc_signal< sc_lv<8> > compute_bit_length_U0_left_V_address0;
    sc_signal< sc_logic > compute_bit_length_U0_left_V_ce0;
    sc_signal< sc_lv<8> > compute_bit_length_U0_left_V_address1;
    sc_signal< sc_logic > compute_bit_length_U0_left_V_ce1;
    sc_signal< sc_lv<8> > compute_bit_length_U0_right_V_address0;
    sc_signal< sc_logic > compute_bit_length_U0_right_V_ce0;
    sc_signal< sc_lv<8> > compute_bit_length_U0_right_V_address1;
    sc_signal< sc_logic > compute_bit_length_U0_right_V_ce1;
    sc_signal< sc_logic > compute_bit_length_U0_extLd_loc_read;
    sc_signal< sc_lv<6> > compute_bit_length_U0_length_histogram_V_address0;
    sc_signal< sc_logic > compute_bit_length_U0_length_histogram_V_ce0;
    sc_signal< sc_logic > compute_bit_length_U0_length_histogram_V_we0;
    sc_signal< sc_lv<9> > compute_bit_length_U0_length_histogram_V_d0;
    sc_signal< sc_logic > ap_channel_done_length_histogram_V;
    sc_signal< sc_logic > compute_bit_length_U0_length_histogram_V_full_n;
    sc_signal< sc_logic > truncate_tree_U0_ap_start;
    sc_signal< sc_logic > truncate_tree_U0_ap_done;
    sc_signal< sc_logic > truncate_tree_U0_ap_continue;
    sc_signal< sc_logic > truncate_tree_U0_ap_idle;
    sc_signal< sc_logic > truncate_tree_U0_ap_ready;
    sc_signal< sc_lv<6> > truncate_tree_U0_input_length_histogram_V_address0;
    sc_signal< sc_logic > truncate_tree_U0_input_length_histogram_V_ce0;
    sc_signal< sc_lv<6> > truncate_tree_U0_output_length_histogram1_V_address0;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_ce0;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_we0;
    sc_signal< sc_lv<9> > truncate_tree_U0_output_length_histogram1_V_d0;
    sc_signal< sc_lv<6> > truncate_tree_U0_output_length_histogram1_V_address1;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_ce1;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_we1;
    sc_signal< sc_lv<9> > truncate_tree_U0_output_length_histogram1_V_d1;
    sc_signal< sc_lv<6> > truncate_tree_U0_output_length_histogram2_V_address0;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram2_V_ce0;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram2_V_we0;
    sc_signal< sc_lv<9> > truncate_tree_U0_output_length_histogram2_V_d0;
    sc_signal< sc_logic > ap_channel_done_truncated_length_his_1;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_truncated_length_his_1;
    sc_signal< sc_logic > ap_sync_channel_write_truncated_length_his_1;
    sc_signal< sc_logic > ap_channel_done_truncated_length_his;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_truncated_length_his;
    sc_signal< sc_logic > ap_sync_channel_write_truncated_length_his;
    sc_signal< sc_logic > canonize_tree_U0_ap_start;
    sc_signal< sc_logic > canonize_tree_U0_ap_done;
    sc_signal< sc_logic > canonize_tree_U0_ap_continue;
    sc_signal< sc_logic > canonize_tree_U0_ap_idle;
    sc_signal< sc_logic > canonize_tree_U0_ap_ready;
    sc_signal< sc_lv<8> > canonize_tree_U0_sorted_value_V_address0;
    sc_signal< sc_logic > canonize_tree_U0_sorted_value_V_ce0;
    sc_signal< sc_logic > canonize_tree_U0_val_assign6_loc_read;
    sc_signal< sc_lv<6> > canonize_tree_U0_codeword_length_histogram_V_address0;
    sc_signal< sc_logic > canonize_tree_U0_codeword_length_histogram_V_ce0;
    sc_signal< sc_lv<8> > canonize_tree_U0_symbol_bits_V_address0;
    sc_signal< sc_logic > canonize_tree_U0_symbol_bits_V_ce0;
    sc_signal< sc_logic > canonize_tree_U0_symbol_bits_V_we0;
    sc_signal< sc_lv<5> > canonize_tree_U0_symbol_bits_V_d0;
    sc_signal< sc_logic > ap_channel_done_symbol_bits_V;
    sc_signal< sc_logic > canonize_tree_U0_symbol_bits_V_full_n;
    sc_signal< sc_logic > create_codeword_U0_ap_start;
    sc_signal< sc_logic > create_codeword_U0_ap_done;
    sc_signal< sc_logic > create_codeword_U0_ap_continue;
    sc_signal< sc_logic > create_codeword_U0_ap_idle;
    sc_signal< sc_logic > create_codeword_U0_ap_ready;
    sc_signal< sc_lv<8> > create_codeword_U0_symbol_bits_V_address0;
    sc_signal< sc_logic > create_codeword_U0_symbol_bits_V_ce0;
    sc_signal< sc_lv<6> > create_codeword_U0_codeword_length_histogram_V_address0;
    sc_signal< sc_logic > create_codeword_U0_codeword_length_histogram_V_ce0;
    sc_signal< sc_lv<8> > create_codeword_U0_stream_buffer_user_V_address0;
    sc_signal< sc_logic > create_codeword_U0_stream_buffer_user_V_ce0;
    sc_signal< sc_lv<8> > create_codeword_U0_stream_buffer_id_V_address0;
    sc_signal< sc_logic > create_codeword_U0_stream_buffer_id_V_ce0;
    sc_signal< sc_lv<8> > create_codeword_U0_stream_buffer_dest_V_address0;
    sc_signal< sc_logic > create_codeword_U0_stream_buffer_dest_V_ce0;
    sc_signal< sc_lv<32> > create_codeword_U0_encoding_TDATA;
    sc_signal< sc_logic > create_codeword_U0_encoding_TVALID;
    sc_signal< sc_lv<4> > create_codeword_U0_encoding_TKEEP;
    sc_signal< sc_lv<4> > create_codeword_U0_encoding_TSTRB;
    sc_signal< sc_lv<1> > create_codeword_U0_encoding_TUSER;
    sc_signal< sc_lv<1> > create_codeword_U0_encoding_TLAST;
    sc_signal< sc_lv<1> > create_codeword_U0_encoding_TID;
    sc_signal< sc_lv<1> > create_codeword_U0_encoding_TDEST;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_start;
    sc_signal< sc_logic > Block_proc_U0_ap_done;
    sc_signal< sc_logic > Block_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_proc_U0_ap_ready;
    sc_signal< sc_logic > Block_proc_U0_extLd_loc_read;
    sc_signal< sc_lv<32> > Block_proc_U0_num_nonzero_symbols;
    sc_signal< sc_logic > Block_proc_U0_num_nonzero_symbols_ap_vld;
    sc_signal< sc_logic > stream_buffer_3_i_full_n;
    sc_signal< sc_logic > stream_buffer_3_t_empty_n;
    sc_signal< sc_logic > stream_buffer_5_i_full_n;
    sc_signal< sc_logic > stream_buffer_5_t_empty_n;
    sc_signal< sc_logic > stream_buffer_6_i_full_n;
    sc_signal< sc_logic > stream_buffer_6_t_empty_n;
    sc_signal< sc_logic > filtered_value_V_i_full_n;
    sc_signal< sc_logic > filtered_value_V_t_empty_n;
    sc_signal< sc_logic > filtered_frequency_V_i_full_n;
    sc_signal< sc_logic > filtered_frequency_V_t_empty_n;
    sc_signal< sc_logic > sorted_0_i_full_n;
    sc_signal< sc_logic > sorted_0_t_empty_n;
    sc_signal< sc_logic > sorted_1_i_full_n;
    sc_signal< sc_logic > sorted_1_t_empty_n;
    sc_signal< sc_logic > sorted_copy2_value_V_i_full_n;
    sc_signal< sc_logic > sorted_copy2_value_V_t_empty_n;
    sc_signal< sc_logic > parent_V_i_full_n;
    sc_signal< sc_logic > parent_V_t_empty_n;
    sc_signal< sc_lv<9> > parent_V_t_d1;
    sc_signal< sc_logic > parent_V_t_we1;
    sc_signal< sc_logic > left_V_i_full_n;
    sc_signal< sc_logic > left_V_t_empty_n;
    sc_signal< sc_lv<9> > left_V_t_d1;
    sc_signal< sc_logic > left_V_t_we1;
    sc_signal< sc_logic > right_V_i_full_n;
    sc_signal< sc_logic > right_V_t_empty_n;
    sc_signal< sc_lv<9> > right_V_t_d1;
    sc_signal< sc_logic > right_V_t_we1;
    sc_signal< sc_logic > length_histogram_V_i_full_n;
    sc_signal< sc_logic > length_histogram_V_t_empty_n;
    sc_signal< sc_logic > truncated_length_his_i_full_n;
    sc_signal< sc_logic > truncated_length_his_t_empty_n;
    sc_signal< sc_logic > truncated_length_his_1_i_full_n;
    sc_signal< sc_logic > truncated_length_his_1_t_empty_n;
    sc_signal< sc_logic > symbol_bits_V_i_full_n;
    sc_signal< sc_logic > symbol_bits_V_t_empty_n;
    sc_signal< sc_logic > stream_buffer_0_chan_full_n;
    sc_signal< sc_lv<41> > stream_buffer_0_chan_dout;
    sc_signal< sc_logic > stream_buffer_0_chan_empty_n;
    sc_signal< sc_logic > n_c_full_n;
    sc_signal< sc_lv<9> > n_c_dout;
    sc_signal< sc_logic > n_c_empty_n;
    sc_signal< sc_logic > n_c18_full_n;
    sc_signal< sc_lv<9> > n_c18_dout;
    sc_signal< sc_logic > n_c18_empty_n;
    sc_signal< sc_lv<9> > extLd8_loc_channel_dout;
    sc_signal< sc_logic > extLd8_loc_channel_empty_n;
    sc_signal< sc_logic > sorted_copy1_0_chann_full_n;
    sc_signal< sc_lv<9> > sorted_copy1_0_chann_dout;
    sc_signal< sc_logic > sorted_copy1_0_chann_empty_n;
    sc_signal< sc_logic > sorted_copy1_1_chann_full_n;
    sc_signal< sc_lv<32> > sorted_copy1_1_chann_dout;
    sc_signal< sc_logic > sorted_copy1_1_chann_empty_n;
    sc_signal< sc_logic > val_assign6_loc_c_full_n;
    sc_signal< sc_lv<9> > val_assign6_loc_c_dout;
    sc_signal< sc_logic > val_assign6_loc_c_empty_n;
    sc_signal< sc_logic > extLd_loc_c_full_n;
    sc_signal< sc_lv<9> > extLd_loc_c_dout;
    sc_signal< sc_logic > extLd_loc_c_empty_n;
    sc_signal< sc_logic > extLd_loc_c19_full_n;
    sc_signal< sc_lv<9> > extLd_loc_c19_dout;
    sc_signal< sc_logic > extLd_loc_c19_empty_n;
    sc_signal< sc_logic > extLd_loc_c20_full_n;
    sc_signal< sc_lv<9> > extLd_loc_c20_dout;
    sc_signal< sc_logic > extLd_loc_c20_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_filter_U0_din;
    sc_signal< sc_logic > start_for_filter_U0_full_n;
    sc_signal< sc_lv<1> > start_for_filter_U0_dout;
    sc_signal< sc_logic > start_for_filter_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Block_huffman_encodi_U0_din;
    sc_signal< sc_logic > start_for_Block_huffman_encodi_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_huffman_encodi_U0_dout;
    sc_signal< sc_logic > start_for_Block_huffman_encodi_U0_empty_n;
    sc_signal< sc_logic > Block_huffman_encodi_U0_start_full_n;
    sc_signal< sc_logic > Block_huffman_encodi_U0_start_write;
    sc_signal< sc_logic > sort_U0_start_full_n;
    sc_signal< sc_logic > sort_U0_start_write;
    sc_signal< sc_lv<1> > start_for_create_tree_U0_din;
    sc_signal< sc_logic > start_for_create_tree_U0_full_n;
    sc_signal< sc_lv<1> > start_for_create_tree_U0_dout;
    sc_signal< sc_logic > start_for_create_tree_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Block_proc_U0_din;
    sc_signal< sc_logic > start_for_Block_proc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_proc_U0_dout;
    sc_signal< sc_logic > start_for_Block_proc_U0_empty_n;
    sc_signal< sc_logic > create_tree_U0_start_full_n;
    sc_signal< sc_logic > create_tree_U0_start_write;
    sc_signal< sc_logic > compute_bit_length_U0_start_full_n;
    sc_signal< sc_logic > compute_bit_length_U0_start_write;
    sc_signal< sc_logic > truncate_tree_U0_start_full_n;
    sc_signal< sc_logic > truncate_tree_U0_start_write;
    sc_signal< sc_logic > canonize_tree_U0_start_full_n;
    sc_signal< sc_logic > canonize_tree_U0_start_write;
    sc_signal< sc_logic > create_codeword_U0_start_full_n;
    sc_signal< sc_logic > create_codeword_U0_start_write;
    sc_signal< sc_logic > Block_proc_U0_start_full_n;
    sc_signal< sc_logic > Block_proc_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_Block_huffman_encodi_U0_ap_continue();
    void thread_Block_huffman_encodi_U0_ap_start();
    void thread_Block_huffman_encodi_U0_start_full_n();
    void thread_Block_huffman_encodi_U0_start_write();
    void thread_Block_proc_U0_ap_continue();
    void thread_Block_proc_U0_ap_start();
    void thread_Block_proc_U0_start_full_n();
    void thread_Block_proc_U0_start_write();
    void thread_Loop_copy_sorted_pro_U0_ap_continue();
    void thread_Loop_copy_sorted_pro_U0_ap_start();
    void thread_Loop_copy_sorted_pro_U0_sorted_copy2_value_V_full_n();
    void thread_Loop_copy_sorted_pro_U0_start_full_n();
    void thread_Loop_read_stream_pro_U0_ap_continue();
    void thread_Loop_read_stream_pro_U0_ap_start();
    void thread_Loop_read_stream_pro_U0_stream_buffer_3_full_n();
    void thread_Loop_read_stream_pro_U0_stream_buffer_5_full_n();
    void thread_Loop_read_stream_pro_U0_stream_buffer_6_full_n();
    void thread_ap_channel_done_extLd8_loc_channel();
    void thread_ap_channel_done_filtered_frequency_V();
    void thread_ap_channel_done_filtered_value_V();
    void thread_ap_channel_done_left_V();
    void thread_ap_channel_done_length_histogram_V();
    void thread_ap_channel_done_parent_V();
    void thread_ap_channel_done_right_V();
    void thread_ap_channel_done_sorted_0();
    void thread_ap_channel_done_sorted_1();
    void thread_ap_channel_done_sorted_copy2_value_V();
    void thread_ap_channel_done_stream_buffer_3();
    void thread_ap_channel_done_stream_buffer_5();
    void thread_ap_channel_done_stream_buffer_6();
    void thread_ap_channel_done_symbol_bits_V();
    void thread_ap_channel_done_truncated_length_his();
    void thread_ap_channel_done_truncated_length_his_1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_channel_write_filtered_frequency_V();
    void thread_ap_sync_channel_write_filtered_value_V();
    void thread_ap_sync_channel_write_left_V();
    void thread_ap_sync_channel_write_parent_V();
    void thread_ap_sync_channel_write_right_V();
    void thread_ap_sync_channel_write_sorted_0();
    void thread_ap_sync_channel_write_sorted_1();
    void thread_ap_sync_channel_write_stream_buffer_3();
    void thread_ap_sync_channel_write_stream_buffer_5();
    void thread_ap_sync_channel_write_stream_buffer_6();
    void thread_ap_sync_channel_write_truncated_length_his();
    void thread_ap_sync_channel_write_truncated_length_his_1();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_canonize_tree_U0_ap_continue();
    void thread_canonize_tree_U0_ap_start();
    void thread_canonize_tree_U0_start_full_n();
    void thread_canonize_tree_U0_start_write();
    void thread_canonize_tree_U0_symbol_bits_V_full_n();
    void thread_compute_bit_length_U0_ap_continue();
    void thread_compute_bit_length_U0_ap_start();
    void thread_compute_bit_length_U0_length_histogram_V_full_n();
    void thread_compute_bit_length_U0_start_full_n();
    void thread_compute_bit_length_U0_start_write();
    void thread_create_codeword_U0_ap_continue();
    void thread_create_codeword_U0_ap_start();
    void thread_create_codeword_U0_start_full_n();
    void thread_create_codeword_U0_start_write();
    void thread_create_tree_U0_ap_continue();
    void thread_create_tree_U0_ap_start();
    void thread_create_tree_U0_left_V_full_n();
    void thread_create_tree_U0_parent_V_full_n();
    void thread_create_tree_U0_right_V_full_n();
    void thread_create_tree_U0_start_full_n();
    void thread_create_tree_U0_start_write();
    void thread_encoding_TDATA();
    void thread_encoding_TDEST();
    void thread_encoding_TID();
    void thread_encoding_TKEEP();
    void thread_encoding_TLAST();
    void thread_encoding_TSTRB();
    void thread_encoding_TUSER();
    void thread_encoding_TVALID();
    void thread_filter_U0_ap_continue();
    void thread_filter_U0_ap_start();
    void thread_filter_U0_out_frequency_V_full_n();
    void thread_filter_U0_out_value_V_full_n();
    void thread_left_V_t_d1();
    void thread_left_V_t_we1();
    void thread_parent_V_t_d1();
    void thread_parent_V_t_we1();
    void thread_right_V_t_d1();
    void thread_right_V_t_we1();
    void thread_sort_U0_ap_continue();
    void thread_sort_U0_ap_start();
    void thread_sort_U0_out_frequency_V_full_n();
    void thread_sort_U0_out_value_V_full_n();
    void thread_sort_U0_start_full_n();
    void thread_sort_U0_start_write();
    void thread_start_for_Block_huffman_encodi_U0_din();
    void thread_start_for_Block_proc_U0_din();
    void thread_start_for_create_tree_U0_din();
    void thread_start_for_filter_U0_din();
    void thread_symbol_histogram_TREADY();
    void thread_truncate_tree_U0_ap_continue();
    void thread_truncate_tree_U0_ap_start();
    void thread_truncate_tree_U0_output_length_histogram1_V_full_n();
    void thread_truncate_tree_U0_output_length_histogram2_V_full_n();
    void thread_truncate_tree_U0_start_full_n();
    void thread_truncate_tree_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
