==20762== Cachegrind, a cache and branch-prediction profiler
==20762== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20762== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20762== Command: ./srr-large
==20762== 
--20762-- warning: L3 cache found, using its data for the LL simulation.
--20762-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20762-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20762== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20762== (see section Limitations in user manual)
==20762== NOTE: further instances of this message will not be shown
==20762== 
==20762== I   refs:      919,217,731,571
==20762== I1  misses:             12,879
==20762== LLi misses:              2,225
==20762== I1  miss rate:            0.00%
==20762== LLi miss rate:            0.00%
==20762== 
==20762== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20762== D1  misses:     28,719,200,188  ( 27,181,294,211 rd   +   1,537,905,977 wr)
==20762== LLd misses:            824,299  (        264,185 rd   +         560,114 wr)
==20762== D1  miss rate:             8.1% (           11.3%     +             1.3%  )
==20762== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20762== 
==20762== LL refs:        28,719,213,067  ( 27,181,307,090 rd   +   1,537,905,977 wr)
==20762== LL misses:             826,524  (        266,410 rd   +         560,114 wr)
==20762== LL miss rate:              0.0% (            0.0%     +             0.0%  )
