// Seed: 2837042856
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3[1  |  1 : -1];
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd45,
    parameter id_5 = 32'd56,
    parameter id_6 = 32'd79
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  parameter id_6 = -1 + 1;
  wire id_7 = id_7;
  defparam id_6.id_6 = 1;
  integer id_8;
  id_9 :
  assert property (@(posedge 1) 1 & id_7)
  else;
  wire [id_3 : {  id_5  ,  -1 'd0 ,  -1  }] id_10;
endmodule
