--32-word n-bit RAM
--https://vasanza.blogspot.com

--Library
library ieee;
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
 
--Entity
entity ram is 
	generic (n: integer:=8);--<------- nbits
	port (addr: in std_logic_vector (4 downto 0); 
	we, clk: in std_logic; 
	data_i: in std_logic_vector(n-1 downto 0); 
	data_o: out std_logic_vector(n-1 downto 0)); 
end ram;
 
--Architecture
architecture solve of ram is 
	type ram_table is array (0 to 31) of std_logic_vector(7 downto 0); 
	signal rammemory: ram_table; 
	begin 
		process(we, clk, addr) 
		begin 
			if clk'event and clk='1' then 
				if we='1' then 
					rammemory(conv_integer(addr))<=data_i; 
				end if; 
			end if; 
		end process; 
	data_o <= rammemory(conv_integer(addr)); 
end solve; 
