// Seed: 125187705
module module_0 (
    input  tri0  id_0,
    output tri0  id_1,
    output uwire module_0,
    output tri   id_3,
    input  tri0  id_4,
    output wor   id_5
);
  logic id_7;
endmodule
module module_0 #(
    parameter id_5 = 32'd94
) (
    output logic id_0,
    input  tri0  id_1,
    output logic id_2,
    output tri1  id_3,
    input  uwire id_4,
    input  tri   _id_5,
    input  uwire id_6,
    input  wand  id_7,
    output logic id_8
);
  reg [id_5 : -1 'b0] id_10;
  initial begin : LABEL_0
    id_0 <= id_5;
    id_2 = id_6;
  end
  module_0 modCall_1 (
      id_7,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire id_11;
  always @(posedge id_1) begin : LABEL_1
    id_12(1);
    $signed(34);
    ;
    id_10 <= id_5 / module_1;
    id_8 = id_10;
    id_10 <= id_10 == 1;
  end
endmodule
