
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source I:/FPGA_projects/puf/xise_prj/pa.fromNcd.tcl
# create_project -name puf -dir "I:/FPGA_projects/puf/xise_prj/planAhead_run_5" -part xc6slx9tqg144-2
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "I:/FPGA_projects/puf/xise_prj/arbiter_puf.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {I:/FPGA_projects/puf/xise_prj} }
# set_property target_constrs_file "I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf" [current_fileset -constrset]
Adding file 'I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf' to fileset 'constrs_1'
# add_files [list {I:/FPGA_projects/puf/src/constraints/arbiter_puf_pin.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design arbiter_puf.ngc ...
WARNING:NetListWriters:298 - No output is written to arbiter_puf.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file arbiter_puf.edif ...
ngc2edif: Total memory usage is 4309856 kilobytes

Parsing EDIF File [./planAhead_run_5/puf.data/cache/arbiter_puf_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/puf.data/cache/arbiter_puf_ngc_zx.edif]
Loading clock regions from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : I:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf]
Finished Parsing UCF File [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf]
Parsing UCF File [I:/FPGA_projects/puf/src/constraints/arbiter_puf_pin.ucf]
Finished Parsing UCF File [I:/FPGA_projects/puf/src/constraints/arbiter_puf_pin.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 070ecf39
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 878.145 ; gain = 183.887
# read_xdl -file "I:/FPGA_projects/puf/xise_prj/arbiter_puf.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment I:\Xilinx\14.7\ISE_DS\ISE\.
   "arbiter_puf" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
Successfully converted design 'I:\FPGA_projects\puf\xise_prj\arbiter_puf.ncd' to 'I:\FPGA_projects\puf\xise_prj\arbiter_puf.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : I:/FPGA_projects/puf/xise_prj/arbiter_puf.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : I:/FPGA_projects/puf/xise_prj/arbiter_puf.ncd
INFO: [Designutils 20-671] Placed 99 instances
read_xdl: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 903.703 ; gain = 17.305
# if {[catch {read_twx -name results_1 -file "I:/FPGA_projects/puf/xise_prj/arbiter_puf.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"I:/FPGA_projects/puf/xise_prj/arbiter_puf.twx\": $eInfo"
# }
startgroup
place_cell d_trig_inst SLICE_X21Y28
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 17 00:43:04 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
