
Metzler_J_4chel_HWE_Stepper_Scope3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001266  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000044  00800060  00001266  000012fa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  008000a4  008000a4  0000133e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000133e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000139c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  000013d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000013fc  00000000  00000000  000014b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000902  00000000  00000000  000028b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000a12  00000000  00000000  000031b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002f0  00000000  00000000  00003bc8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000054a  00000000  00000000  00003eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d47  00000000  00000000  00004402  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c0  00000000  00000000  00005149  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 4f 02 	jmp	0x49e	; 0x49e <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e6       	ldi	r30, 0x66	; 102
      68:	f2 e1       	ldi	r31, 0x12	; 18
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a4 3a       	cpi	r26, 0xA4	; 164
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	20 e0       	ldi	r18, 0x00	; 0
      78:	a4 ea       	ldi	r26, 0xA4	; 164
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 3b       	cpi	r26, 0xB0	; 176
      82:	b2 07       	cpc	r27, r18
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 3c 04 	call	0x878	; 0x878 <main>
      8a:	0c 94 31 09 	jmp	0x1262	; 0x1262 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <iic_Init>:
/* Set Pin configuration																*/
/* reset I2C Module,																	*/
unsigned char iic_Init (void)
{
	/* Setup I2C signal lines as inputs*/
	TW_DDR_SCL&=~(1<<TW_BIT_SCL);
      92:	84 b3       	in	r24, 0x14	; 20
      94:	8e 7f       	andi	r24, 0xFE	; 254
      96:	84 bb       	out	0x14, r24	; 20
	TW_DDR_SDA&=~(1<<TW_BIT_SDA);
      98:	84 b3       	in	r24, 0x14	; 20
      9a:	8d 7f       	andi	r24, 0xFD	; 253
      9c:	84 bb       	out	0x14, r24	; 20
	
	/* activate internal pullups */
	TW_PORT_SCL|=1<<TW_BIT_SCL;
      9e:	85 b3       	in	r24, 0x15	; 21
      a0:	81 60       	ori	r24, 0x01	; 1
      a2:	85 bb       	out	0x15, r24	; 21
	TW_PORT_SDA|=1<<TW_BIT_SDA;
      a4:	85 b3       	in	r24, 0x15	; 21
      a6:	82 60       	ori	r24, 0x02	; 2
      a8:	85 bb       	out	0x15, r24	; 21
	
	/* Setup Clock divider */
	TWBR = TW_TWBR_N;
      aa:	87 e0       	ldi	r24, 0x07	; 7
      ac:	80 b9       	out	0x00, r24	; 0
	TWSR = TW_TWBS_N;
      ae:	82 e0       	ldi	r24, 0x02	; 2
      b0:	81 b9       	out	0x01, r24	; 1
	
	/* reset i2c control reg */
	TWCR=0x00;
      b2:	16 be       	out	0x36, r1	; 54
	
	tw_Status=TW_STAT_READY;
	
	return TW_ERR_OK;
	
}
      b4:	80 e0       	ldi	r24, 0x00	; 0
      b6:	08 95       	ret

000000b8 <_loc_WriteByte>:
	uint8_t tmoCnt=0;
	uint8_t twStatus=0;


	/* Data to send */
	TWDR=Data;
      b8:	83 b9       	out	0x03, r24	; 3

	/* Execute  */
	TWCR = TW_CTRL_EXEC;
      ba:	84 e8       	ldi	r24, 0x84	; 132
      bc:	86 bf       	out	0x36, r24	; 54
	
	/* wait until data byte has been completed */
	tmoCnt=0;
      be:	80 e0       	ldi	r24, 0x00	; 0
	while (!(TWCR & (1<<TWINT)) && (tmoCnt<ERR_CNT_MAX))
      c0:	04 c0       	rjmp	.+8      	; 0xca <_loc_WriteByte+0x12>
	{
		tmoCnt++;
      c2:	8f 5f       	subi	r24, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      c4:	98 e2       	ldi	r25, 0x28	; 40
      c6:	9a 95       	dec	r25
      c8:	f1 f7       	brne	.-4      	; 0xc6 <_loc_WriteByte+0xe>
	/* Execute  */
	TWCR = TW_CTRL_EXEC;
	
	/* wait until data byte has been completed */
	tmoCnt=0;
	while (!(TWCR & (1<<TWINT)) && (tmoCnt<ERR_CNT_MAX))
      ca:	06 b6       	in	r0, 0x36	; 54
      cc:	07 fc       	sbrc	r0, 7
      ce:	02 c0       	rjmp	.+4      	; 0xd4 <_loc_WriteByte+0x1c>
      d0:	84 31       	cpi	r24, 0x14	; 20
      d2:	b8 f3       	brcs	.-18     	; 0xc2 <_loc_WriteByte+0xa>
		tmoCnt++;
		_delay_us(TW_COM_DELAY_SHORT_US);
	}
	
	// Check if loop has timed out and set error status
	if (tmoCnt>=ERR_CNT_MAX)
      d4:	84 31       	cpi	r24, 0x14	; 20
      d6:	58 f4       	brcc	.+22     	; 0xee <_loc_WriteByte+0x36>
		Err=TW_ERR_TMO;
	}
	else
	{
		/* check status after completion */
		twStatus=(TWSR & 0xF8);
      d8:	81 b1       	in	r24, 0x01	; 1
      da:	88 7f       	andi	r24, 0xF8	; 248
		switch(twStatus)
      dc:	88 32       	cpi	r24, 0x28	; 40
      de:	19 f0       	breq	.+6      	; 0xe6 <_loc_WriteByte+0x2e>
      e0:	80 33       	cpi	r24, 0x30	; 48
      e2:	39 f0       	breq	.+14     	; 0xf2 <_loc_WriteByte+0x3a>
      e4:	02 c0       	rjmp	.+4      	; 0xea <_loc_WriteByte+0x32>
		{
			// Slave has confirmed
			case 0x28:
			Err=TW_ERR_OK;
      e6:	80 e0       	ldi	r24, 0x00	; 0
      e8:	08 95       	ret
			Err=TW_ERR_NACK;
			break;
			
			// unrecognised status
			default:
			Err=TW_ERR_ILLEGAL;
      ea:	88 e0       	ldi	r24, 0x08	; 8
			break;
      ec:	08 95       	ret
	}
	
	// Check if loop has timed out and set error status
	if (tmoCnt>=ERR_CNT_MAX)
	{
		Err=TW_ERR_TMO;
      ee:	83 e0       	ldi	r24, 0x03	; 3
      f0:	08 95       	ret
			Err=TW_ERR_OK;
			break;
			
			// Slave has NOT confirmed
			case 0x30:
			Err=TW_ERR_NACK;
      f2:	82 e0       	ldi	r24, 0x02	; 2
		}
	}

	// Return the error status of the operation
	return Err;
}
      f4:	08 95       	ret

000000f6 <_loc_SendSlaW>:
	uint8_t tmoCnt=0;
	uint8_t twStatus=0;


	/* Set Device Adresse and R/W = 0 */
	TWDR=(DevAddr<<1);
      f6:	88 0f       	add	r24, r24
      f8:	83 b9       	out	0x03, r24	; 3

	/* Send Device Adresse   */
	TWCR = TW_CTRL_EXEC;
      fa:	84 e8       	ldi	r24, 0x84	; 132
      fc:	86 bf       	out	0x36, r24	; 54
	
	/* wait until start condition has been completed */
	tmoCnt=0;
      fe:	80 e0       	ldi	r24, 0x00	; 0
	while (!(TWCR & (1<<TWINT)) && (tmoCnt<ERR_CNT_MAX))
     100:	04 c0       	rjmp	.+8      	; 0x10a <_loc_SendSlaW+0x14>
	{
		tmoCnt++;
     102:	8f 5f       	subi	r24, 0xFF	; 255
     104:	98 e2       	ldi	r25, 0x28	; 40
     106:	9a 95       	dec	r25
     108:	f1 f7       	brne	.-4      	; 0x106 <_loc_SendSlaW+0x10>
	/* Send Device Adresse   */
	TWCR = TW_CTRL_EXEC;
	
	/* wait until start condition has been completed */
	tmoCnt=0;
	while (!(TWCR & (1<<TWINT)) && (tmoCnt<ERR_CNT_MAX))
     10a:	06 b6       	in	r0, 0x36	; 54
     10c:	07 fc       	sbrc	r0, 7
     10e:	02 c0       	rjmp	.+4      	; 0x114 <_loc_SendSlaW+0x1e>
     110:	84 31       	cpi	r24, 0x14	; 20
     112:	b8 f3       	brcs	.-18     	; 0x102 <_loc_SendSlaW+0xc>
		tmoCnt++;
		_delay_us(TW_COM_DELAY_SHORT_US);
	}
	
	// Check if loop has timed out and set error status
	if (tmoCnt>=ERR_CNT_MAX)
     114:	84 31       	cpi	r24, 0x14	; 20
     116:	58 f4       	brcc	.+22     	; 0x12e <_loc_SendSlaW+0x38>
		Err=TW_ERR_TMO;
	}
	else
	{
		/* check if start condition has completed */
		twStatus=(TWSR & 0xF8);
     118:	81 b1       	in	r24, 0x01	; 1
     11a:	88 7f       	andi	r24, 0xF8	; 248
		switch(twStatus)
     11c:	88 31       	cpi	r24, 0x18	; 24
     11e:	19 f0       	breq	.+6      	; 0x126 <_loc_SendSlaW+0x30>
     120:	80 32       	cpi	r24, 0x20	; 32
     122:	39 f0       	breq	.+14     	; 0x132 <_loc_SendSlaW+0x3c>
     124:	02 c0       	rjmp	.+4      	; 0x12a <_loc_SendSlaW+0x34>
		{
			// Slave has confirmed
			case 0x18:
			Err=TW_ERR_OK;
     126:	80 e0       	ldi	r24, 0x00	; 0
     128:	08 95       	ret
			Err=TW_ERR_NOSLAVE;
			break;
			
			// unrecognised status
			default:
			Err=TW_ERR_ILLEGAL;
     12a:	88 e0       	ldi	r24, 0x08	; 8
			break;
     12c:	08 95       	ret
	}
	
	// Check if loop has timed out and set error status
	if (tmoCnt>=ERR_CNT_MAX)
	{
		Err=TW_ERR_TMO;
     12e:	83 e0       	ldi	r24, 0x03	; 3
     130:	08 95       	ret
			Err=TW_ERR_OK;
			break;
			
			// Slave has NOT confirmed
			case 0x20:
			Err=TW_ERR_NOSLAVE;
     132:	87 e0       	ldi	r24, 0x07	; 7
		}
	}

	// Return the error status of the operation
	return Err;
}
     134:	08 95       	ret

00000136 <_loc_BusStop>:
/* Close the current communication	unconditionally									  */
uint8_t _loc_BusStop (void)
{
	
	/* Send StopCondition */
	TWCR = TW_CTRL_STOP;
     136:	84 e9       	ldi	r24, 0x94	; 148
     138:	86 bf       	out	0x36, r24	; 54
     13a:	80 e5       	ldi	r24, 0x50	; 80
     13c:	8a 95       	dec	r24
     13e:	f1 f7       	brne	.-4      	; 0x13c <_loc_BusStop+0x6>
	_delay_us(20);
	TWCR=0x00;
     140:	16 be       	out	0x36, r1	; 54
	
	tw_Status=TW_STAT_READY;
	
	return TW_ERR_OK;
	
}
     142:	80 e0       	ldi	r24, 0x00	; 0
     144:	08 95       	ret

00000146 <_loc_BusStart>:
	uint8_t Err=TW_ERR_OK;
	uint8_t tmoCnt=0;
	uint8_t twStatus=0;

	/* Send Start Condition */
	TWCR = TW_CTRL_START;
     146:	84 ea       	ldi	r24, 0xA4	; 164
     148:	86 bf       	out	0x36, r24	; 54
	
	/* wait until start condition has been completed */
	tmoCnt=0;
     14a:	80 e0       	ldi	r24, 0x00	; 0
	while (!(TWCR & (1<<TWINT)) && (tmoCnt<ERR_CNT_MAX))
     14c:	04 c0       	rjmp	.+8      	; 0x156 <_loc_BusStart+0x10>
	{
		tmoCnt++;
     14e:	8f 5f       	subi	r24, 0xFF	; 255
     150:	98 e2       	ldi	r25, 0x28	; 40
     152:	9a 95       	dec	r25
     154:	f1 f7       	brne	.-4      	; 0x152 <_loc_BusStart+0xc>
	/* Send Start Condition */
	TWCR = TW_CTRL_START;
	
	/* wait until start condition has been completed */
	tmoCnt=0;
	while (!(TWCR & (1<<TWINT)) && (tmoCnt<ERR_CNT_MAX))
     156:	06 b6       	in	r0, 0x36	; 54
     158:	07 fc       	sbrc	r0, 7
     15a:	02 c0       	rjmp	.+4      	; 0x160 <_loc_BusStart+0x1a>
     15c:	84 31       	cpi	r24, 0x14	; 20
     15e:	b8 f3       	brcs	.-18     	; 0x14e <_loc_BusStart+0x8>
		tmoCnt++;
		_delay_us(TW_COM_DELAY_SHORT_US);
	}
	
	// Check if loop has timed out and set error status
	if (tmoCnt>=ERR_CNT_MAX)
     160:	84 31       	cpi	r24, 0x14	; 20
     162:	30 f4       	brcc	.+12     	; 0x170 <_loc_BusStart+0x2a>
		Err=TW_ERR_TMO;
	}
	else
	{
		/* check if start condition has completed */
		twStatus=(TWSR & 0xF8);
     164:	81 b1       	in	r24, 0x01	; 1
     166:	88 7f       	andi	r24, 0xF8	; 248
		switch(twStatus)
     168:	88 30       	cpi	r24, 0x08	; 8
     16a:	21 f0       	breq	.+8      	; 0x174 <_loc_BusStart+0x2e>
			Err=TW_ERR_OK;
			break;
			
			// unrecognised status
			default:
			Err=TW_ERR_ILLEGAL;
     16c:	88 e0       	ldi	r24, 0x08	; 8
     16e:	08 95       	ret
	}
	
	// Check if loop has timed out and set error status
	if (tmoCnt>=ERR_CNT_MAX)
	{
		Err=TW_ERR_TMO;
     170:	83 e0       	ldi	r24, 0x03	; 3
     172:	08 95       	ret
		switch(twStatus)
		{
			// Start Condition successful
			case 0x08:
			tw_Status=TW_STAT_BUSY;
			Err=TW_ERR_OK;
     174:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// Return the error status of the operation
	return Err;
}
     176:	08 95       	ret

00000178 <iic_WriteNBytes>:
/* Wird vom Slave kein ACK empfangen dann bricht die Funktion ab und meldet einen     */
/*	Fehler zurück																      */
/*																					  */
/* Rückgabe: ERR-Code laut #defines													  */
uint8_t iic_WriteNBytes (uint8_t DeviceAddr, uint8_t  * Data, uint8_t NBytes)
{
     178:	ef 92       	push	r14
     17a:	ff 92       	push	r15
     17c:	1f 93       	push	r17
     17e:	cf 93       	push	r28
     180:	df 93       	push	r29
	uint8_t twErr=TW_ERR_OK;
	uint8_t Cnt=0;
	
	if((NBytes<1)||(NBytes>99))
     182:	9f ef       	ldi	r25, 0xFF	; 255
     184:	94 0f       	add	r25, r20
     186:	93 36       	cpi	r25, 0x63	; 99
     188:	68 f5       	brcc	.+90     	; 0x1e4 <iic_WriteNBytes+0x6c>
     18a:	d4 2f       	mov	r29, r20
     18c:	7b 01       	movw	r14, r22
     18e:	c8 2f       	mov	r28, r24
		return TW_ERR_NBYTES;
	}
	else
	{
		// Send Start Condition
		if(_loc_BusStart()!=TW_ERR_OK)
     190:	0e 94 a3 00 	call	0x146	; 0x146 <_loc_BusStart>
     194:	88 23       	and	r24, r24
     196:	21 f0       	breq	.+8      	; 0x1a0 <iic_WriteNBytes+0x28>
		{
			_loc_BusStop();
     198:	0e 94 9b 00 	call	0x136	; 0x136 <_loc_BusStop>
			return TW_ERR_START;
     19c:	c1 e0       	ldi	r28, 0x01	; 1
     19e:	23 c0       	rjmp	.+70     	; 0x1e6 <iic_WriteNBytes+0x6e>
		}
		
		// Send SLave Adresse for Write access
		switch(_loc_SendSlaW(DeviceAddr))
     1a0:	8c 2f       	mov	r24, r28
     1a2:	0e 94 7b 00 	call	0xf6	; 0xf6 <_loc_SendSlaW>
     1a6:	c8 2f       	mov	r28, r24
     1a8:	88 23       	and	r24, r24
     1aa:	61 f0       	breq	.+24     	; 0x1c4 <iic_WriteNBytes+0x4c>
     1ac:	87 30       	cpi	r24, 0x07	; 7
     1ae:	99 f0       	breq	.+38     	; 0x1d6 <iic_WriteNBytes+0x5e>
     1b0:	15 c0       	rjmp	.+42     	; 0x1dc <iic_WriteNBytes+0x64>
			// Slave has confirmed, send data out
			//Transmit the data as long a as slave sends acknowledge
			Cnt=0;
			while ((Cnt<NBytes)&&(twErr==TW_ERR_OK))
			{
				twErr=_loc_WriteByte(Data[Cnt]);
     1b2:	f7 01       	movw	r30, r14
     1b4:	e1 0f       	add	r30, r17
     1b6:	f1 1d       	adc	r31, r1
     1b8:	80 81       	ld	r24, Z
     1ba:	0e 94 5c 00 	call	0xb8	; 0xb8 <_loc_WriteByte>
     1be:	c8 2f       	mov	r28, r24
				Cnt++;
     1c0:	1f 5f       	subi	r17, 0xFF	; 255
     1c2:	02 c0       	rjmp	.+4      	; 0x1c8 <iic_WriteNBytes+0x50>
			_loc_BusStop();
			return TW_ERR_START;
		}
		
		// Send SLave Adresse for Write access
		switch(_loc_SendSlaW(DeviceAddr))
     1c4:	10 e0       	ldi	r17, 0x00	; 0
     1c6:	c0 e0       	ldi	r28, 0x00	; 0
		{
			case TW_ERR_OK:
			// Slave has confirmed, send data out
			//Transmit the data as long a as slave sends acknowledge
			Cnt=0;
			while ((Cnt<NBytes)&&(twErr==TW_ERR_OK))
     1c8:	1d 17       	cp	r17, r29
     1ca:	10 f4       	brcc	.+4      	; 0x1d0 <iic_WriteNBytes+0x58>
     1cc:	cc 23       	and	r28, r28
     1ce:	89 f3       	breq	.-30     	; 0x1b2 <iic_WriteNBytes+0x3a>
				twErr=_loc_WriteByte(Data[Cnt]);
				Cnt++;
			}
			
			// Release Bus unconditionally and return with most recent Err Code
			_loc_BusStop();
     1d0:	0e 94 9b 00 	call	0x136	; 0x136 <_loc_BusStop>
			return twErr;
     1d4:	08 c0       	rjmp	.+16     	; 0x1e6 <iic_WriteNBytes+0x6e>
			break;
			
			case TW_ERR_NOSLAVE:
			_loc_BusStop();
     1d6:	0e 94 9b 00 	call	0x136	; 0x136 <_loc_BusStop>
			return TW_ERR_NOSLAVE;
     1da:	05 c0       	rjmp	.+10     	; 0x1e6 <iic_WriteNBytes+0x6e>
			
			default:
			_loc_BusStop();
     1dc:	0e 94 9b 00 	call	0x136	; 0x136 <_loc_BusStop>
			return TW_ERR_ILLEGAL;
     1e0:	c8 e0       	ldi	r28, 0x08	; 8
     1e2:	01 c0       	rjmp	.+2      	; 0x1e6 <iic_WriteNBytes+0x6e>
	uint8_t twErr=TW_ERR_OK;
	uint8_t Cnt=0;
	
	if((NBytes<1)||(NBytes>99))
	{
		return TW_ERR_NBYTES;
     1e4:	c6 e0       	ldi	r28, 0x06	; 6
			_loc_BusStop();
			return TW_ERR_ILLEGAL;
			break;
		}
	}
}
     1e6:	8c 2f       	mov	r24, r28
     1e8:	df 91       	pop	r29
     1ea:	cf 91       	pop	r28
     1ec:	1f 91       	pop	r17
     1ee:	ff 90       	pop	r15
     1f0:	ef 90       	pop	r14
     1f2:	08 95       	ret

000001f4 <iic_cmd4>:

/**************************************************************************************/
/* 4-Bit LCD-Befehls-Senderoutine													  */    
/*																					  */
/* Parameter: 4-Bit Befehl 						                                      */
void iic_cmd4(uint8_t n){ 
     1f4:	0f 93       	push	r16
     1f6:	1f 93       	push	r17
     1f8:	cf 93       	push	r28
     1fa:	df 93       	push	r29
     1fc:	1f 92       	push	r1
     1fe:	cd b7       	in	r28, 0x3d	; 61
     200:	de b7       	in	r29, 0x3e	; 62
	uint8_t data = (n<<4) | 8; // 
     202:	90 e1       	ldi	r25, 0x10	; 16
     204:	89 9f       	mul	r24, r25
     206:	80 01       	movw	r16, r0
     208:	11 24       	eor	r1, r1
     20a:	10 2f       	mov	r17, r16
     20c:	18 60       	ori	r17, 0x08	; 8
     20e:	19 83       	std	Y+1, r17	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     210:	41 e0       	ldi	r20, 0x01	; 1
     212:	be 01       	movw	r22, r28
     214:	6f 5f       	subi	r22, 0xFF	; 255
     216:	7f 4f       	sbci	r23, 0xFF	; 255
     218:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     21c:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = (n<<4) | 12;
     220:	0c 60       	ori	r16, 0x0C	; 12
     222:	09 83       	std	Y+1, r16	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     224:	41 e0       	ldi	r20, 0x01	; 1
     226:	be 01       	movw	r22, r28
     228:	6f 5f       	subi	r22, 0xFF	; 255
     22a:	7f 4f       	sbci	r23, 0xFF	; 255
     22c:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     230:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = (n<<4) | 8;
     234:	19 83       	std	Y+1, r17	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     236:	41 e0       	ldi	r20, 0x01	; 1
     238:	be 01       	movw	r22, r28
     23a:	6f 5f       	subi	r22, 0xFF	; 255
     23c:	7f 4f       	sbci	r23, 0xFF	; 255
     23e:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     242:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
}
     246:	0f 90       	pop	r0
     248:	df 91       	pop	r29
     24a:	cf 91       	pop	r28
     24c:	1f 91       	pop	r17
     24e:	0f 91       	pop	r16
     250:	08 95       	ret

00000252 <iic_cmd8>:

/**************************************************************************************/
/* 8-Bit LCD-Befehls-Senderoutine für 4-Bit Modus mit 4-Bit Eingabe					  */
/*																					  */
/* Parameter: obere 4-Bit des Befehls, untere 4-Bit des Befehls	                      */
void iic_cmd8(uint8_t hn, uint8_t ln){
     252:	ef 92       	push	r14
     254:	ff 92       	push	r15
     256:	0f 93       	push	r16
     258:	1f 93       	push	r17
     25a:	cf 93       	push	r28
     25c:	df 93       	push	r29
     25e:	1f 92       	push	r1
     260:	cd b7       	in	r28, 0x3d	; 61
     262:	de b7       	in	r29, 0x3e	; 62
     264:	06 2f       	mov	r16, r22
	uint8_t data = (hn<<4) | 8;
     266:	90 e1       	ldi	r25, 0x10	; 16
     268:	89 9f       	mul	r24, r25
     26a:	70 01       	movw	r14, r0
     26c:	11 24       	eor	r1, r1
     26e:	1e 2d       	mov	r17, r14
     270:	18 60       	ori	r17, 0x08	; 8
     272:	19 83       	std	Y+1, r17	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     274:	41 e0       	ldi	r20, 0x01	; 1
     276:	be 01       	movw	r22, r28
     278:	6f 5f       	subi	r22, 0xFF	; 255
     27a:	7f 4f       	sbci	r23, 0xFF	; 255
     27c:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     280:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = (hn<<4) | 12;
     284:	8e 2d       	mov	r24, r14
     286:	8c 60       	ori	r24, 0x0C	; 12
     288:	89 83       	std	Y+1, r24	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     28a:	41 e0       	ldi	r20, 0x01	; 1
     28c:	be 01       	movw	r22, r28
     28e:	6f 5f       	subi	r22, 0xFF	; 255
     290:	7f 4f       	sbci	r23, 0xFF	; 255
     292:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     296:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = (hn<<4) | 8;
     29a:	19 83       	std	Y+1, r17	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     29c:	41 e0       	ldi	r20, 0x01	; 1
     29e:	be 01       	movw	r22, r28
     2a0:	6f 5f       	subi	r22, 0xFF	; 255
     2a2:	7f 4f       	sbci	r23, 0xFF	; 255
     2a4:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     2a8:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	
	data = (ln<<4) | 8;
     2ac:	80 e1       	ldi	r24, 0x10	; 16
     2ae:	08 9f       	mul	r16, r24
     2b0:	80 01       	movw	r16, r0
     2b2:	11 24       	eor	r1, r1
     2b4:	10 2f       	mov	r17, r16
     2b6:	18 60       	ori	r17, 0x08	; 8
     2b8:	19 83       	std	Y+1, r17	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     2ba:	41 e0       	ldi	r20, 0x01	; 1
     2bc:	be 01       	movw	r22, r28
     2be:	6f 5f       	subi	r22, 0xFF	; 255
     2c0:	7f 4f       	sbci	r23, 0xFF	; 255
     2c2:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     2c6:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = (ln<<4) | 12;
     2ca:	0c 60       	ori	r16, 0x0C	; 12
     2cc:	09 83       	std	Y+1, r16	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     2ce:	41 e0       	ldi	r20, 0x01	; 1
     2d0:	be 01       	movw	r22, r28
     2d2:	6f 5f       	subi	r22, 0xFF	; 255
     2d4:	7f 4f       	sbci	r23, 0xFF	; 255
     2d6:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     2da:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = (ln<<4) | 8;
     2de:	19 83       	std	Y+1, r17	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     2e0:	41 e0       	ldi	r20, 0x01	; 1
     2e2:	be 01       	movw	r22, r28
     2e4:	6f 5f       	subi	r22, 0xFF	; 255
     2e6:	7f 4f       	sbci	r23, 0xFF	; 255
     2e8:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     2ec:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2f0:	87 eb       	ldi	r24, 0xB7	; 183
     2f2:	9b e0       	ldi	r25, 0x0B	; 11
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	f1 f7       	brne	.-4      	; 0x2f4 <iic_cmd8+0xa2>
     2f8:	00 c0       	rjmp	.+0      	; 0x2fa <iic_cmd8+0xa8>
     2fa:	00 00       	nop
	
	_delay_ms(1);
}
     2fc:	0f 90       	pop	r0
     2fe:	df 91       	pop	r29
     300:	cf 91       	pop	r28
     302:	1f 91       	pop	r17
     304:	0f 91       	pop	r16
     306:	ff 90       	pop	r15
     308:	ef 90       	pop	r14
     30a:	08 95       	ret

0000030c <iic_cmd8Hex>:
/* 8-Bit LCD-Befehls-Senderoutine für 4-Bit Modus mit 8-Bit Eingabe					  */
/*																					  */
/* Parameter: 8-Bit Befehl										                      */
void iic_cmd8Hex(uint8_t n){
	uint8_t hn = (n>>4) & 0x0F;
	uint8_t ln = n & 0x0F;
     30c:	68 2f       	mov	r22, r24
     30e:	6f 70       	andi	r22, 0x0F	; 15
	iic_cmd8(hn, ln);
     310:	82 95       	swap	r24
     312:	8f 70       	andi	r24, 0x0F	; 15
     314:	0e 94 29 01 	call	0x252	; 0x252 <iic_cmd8>
     318:	08 95       	ret

0000031a <lcd_init>:

/**************************************************************************************/
/* LCD-Initialisierung für 4-Bit Modus												  */
void lcd_init(){
	// Initialisierungssequenz laut Datenblatt:
	iic_cmd4(3); _delay_ms(500);
     31a:	83 e0       	ldi	r24, 0x03	; 3
     31c:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <iic_cmd4>
     320:	2f e7       	ldi	r18, 0x7F	; 127
     322:	8f e4       	ldi	r24, 0x4F	; 79
     324:	92 e1       	ldi	r25, 0x12	; 18
     326:	21 50       	subi	r18, 0x01	; 1
     328:	80 40       	sbci	r24, 0x00	; 0
     32a:	90 40       	sbci	r25, 0x00	; 0
     32c:	e1 f7       	brne	.-8      	; 0x326 <lcd_init+0xc>
     32e:	00 c0       	rjmp	.+0      	; 0x330 <lcd_init+0x16>
     330:	00 00       	nop
	iic_cmd4(3); _delay_ms(20);
     332:	83 e0       	ldi	r24, 0x03	; 3
     334:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <iic_cmd4>
     338:	8f e5       	ldi	r24, 0x5F	; 95
     33a:	9a ee       	ldi	r25, 0xEA	; 234
     33c:	01 97       	sbiw	r24, 0x01	; 1
     33e:	f1 f7       	brne	.-4      	; 0x33c <lcd_init+0x22>
     340:	00 c0       	rjmp	.+0      	; 0x342 <lcd_init+0x28>
     342:	00 00       	nop
	iic_cmd4(3); _delay_ms(10);
     344:	83 e0       	ldi	r24, 0x03	; 3
     346:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <iic_cmd4>
     34a:	8f e2       	ldi	r24, 0x2F	; 47
     34c:	95 e7       	ldi	r25, 0x75	; 117
     34e:	01 97       	sbiw	r24, 0x01	; 1
     350:	f1 f7       	brne	.-4      	; 0x34e <lcd_init+0x34>
     352:	00 c0       	rjmp	.+0      	; 0x354 <lcd_init+0x3a>
     354:	00 00       	nop
	iic_cmd4(2); _delay_ms(10);
     356:	82 e0       	ldi	r24, 0x02	; 2
     358:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <iic_cmd4>
     35c:	8f e2       	ldi	r24, 0x2F	; 47
     35e:	95 e7       	ldi	r25, 0x75	; 117
     360:	01 97       	sbiw	r24, 0x01	; 1
     362:	f1 f7       	brne	.-4      	; 0x360 <lcd_init+0x46>
     364:	00 c0       	rjmp	.+0      	; 0x366 <lcd_init+0x4c>
     366:	00 00       	nop
	
	iic_cmd8(2,8); // Function Set // 0100 1000
     368:	68 e0       	ldi	r22, 0x08	; 8
     36a:	82 e0       	ldi	r24, 0x02	; 2
     36c:	0e 94 29 01 	call	0x252	; 0x252 <iic_cmd8>
	iic_cmd8(0,8); // Display Off
     370:	68 e0       	ldi	r22, 0x08	; 8
     372:	80 e0       	ldi	r24, 0x00	; 0
     374:	0e 94 29 01 	call	0x252	; 0x252 <iic_cmd8>
	iic_cmd8(0,1); // Clear Display
     378:	61 e0       	ldi	r22, 0x01	; 1
     37a:	80 e0       	ldi	r24, 0x00	; 0
     37c:	0e 94 29 01 	call	0x252	; 0x252 <iic_cmd8>
	iic_cmd8(0,6); // Entry Mode Set
     380:	66 e0       	ldi	r22, 0x06	; 6
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	0e 94 29 01 	call	0x252	; 0x252 <iic_cmd8>
	iic_cmd8(0,14); // Display On
     388:	6e e0       	ldi	r22, 0x0E	; 14
     38a:	80 e0       	ldi	r24, 0x00	; 0
     38c:	0e 94 29 01 	call	0x252	; 0x252 <iic_cmd8>
	iic_cmd8(0,2); // Return Home
     390:	62 e0       	ldi	r22, 0x02	; 2
     392:	80 e0       	ldi	r24, 0x00	; 0
     394:	0e 94 29 01 	call	0x252	; 0x252 <iic_cmd8>
     398:	08 95       	ret

0000039a <iic_data>:

/**************************************************************************************/
/* LCD-Daten-Senderoutine															  */
/*																					  */
/* Parameter: obere 4-Bit der Daten, unter 4-Bit der Daten							  */
void iic_data(uint8_t hn, uint8_t ln){
     39a:	ff 92       	push	r15
     39c:	0f 93       	push	r16
     39e:	1f 93       	push	r17
     3a0:	cf 93       	push	r28
     3a2:	df 93       	push	r29
     3a4:	1f 92       	push	r1
     3a6:	cd b7       	in	r28, 0x3d	; 61
     3a8:	de b7       	in	r29, 0x3e	; 62
     3aa:	08 2f       	mov	r16, r24
     3ac:	16 2f       	mov	r17, r22
	uint8_t data = hn | 9;
     3ae:	89 60       	ori	r24, 0x09	; 9
     3b0:	f8 2e       	mov	r15, r24
     3b2:	89 83       	std	Y+1, r24	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     3b4:	41 e0       	ldi	r20, 0x01	; 1
     3b6:	be 01       	movw	r22, r28
     3b8:	6f 5f       	subi	r22, 0xFF	; 255
     3ba:	7f 4f       	sbci	r23, 0xFF	; 255
     3bc:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     3c0:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = hn | 13;
     3c4:	0d 60       	ori	r16, 0x0D	; 13
     3c6:	09 83       	std	Y+1, r16	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     3c8:	41 e0       	ldi	r20, 0x01	; 1
     3ca:	be 01       	movw	r22, r28
     3cc:	6f 5f       	subi	r22, 0xFF	; 255
     3ce:	7f 4f       	sbci	r23, 0xFF	; 255
     3d0:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     3d4:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = hn | 9;
     3d8:	f9 82       	std	Y+1, r15	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     3da:	41 e0       	ldi	r20, 0x01	; 1
     3dc:	be 01       	movw	r22, r28
     3de:	6f 5f       	subi	r22, 0xFF	; 255
     3e0:	7f 4f       	sbci	r23, 0xFF	; 255
     3e2:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     3e6:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	
	data = ln | 9;
     3ea:	01 2f       	mov	r16, r17
     3ec:	09 60       	ori	r16, 0x09	; 9
     3ee:	09 83       	std	Y+1, r16	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     3f0:	41 e0       	ldi	r20, 0x01	; 1
     3f2:	be 01       	movw	r22, r28
     3f4:	6f 5f       	subi	r22, 0xFF	; 255
     3f6:	7f 4f       	sbci	r23, 0xFF	; 255
     3f8:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     3fc:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = ln | 13;
     400:	1d 60       	ori	r17, 0x0D	; 13
     402:	19 83       	std	Y+1, r17	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     404:	41 e0       	ldi	r20, 0x01	; 1
     406:	be 01       	movw	r22, r28
     408:	6f 5f       	subi	r22, 0xFF	; 255
     40a:	7f 4f       	sbci	r23, 0xFF	; 255
     40c:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     410:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
	data = ln | 9;
     414:	09 83       	std	Y+1, r16	; 0x01
	iic_WriteNBytes(iicAddress, &data, 1);
     416:	41 e0       	ldi	r20, 0x01	; 1
     418:	be 01       	movw	r22, r28
     41a:	6f 5f       	subi	r22, 0xFF	; 255
     41c:	7f 4f       	sbci	r23, 0xFF	; 255
     41e:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     422:	0e 94 bc 00 	call	0x178	; 0x178 <iic_WriteNBytes>
}
     426:	0f 90       	pop	r0
     428:	df 91       	pop	r29
     42a:	cf 91       	pop	r28
     42c:	1f 91       	pop	r17
     42e:	0f 91       	pop	r16
     430:	ff 90       	pop	r15
     432:	08 95       	ret

00000434 <lcd_printLetter>:
/* LCD-Letter-Printroutine für aktuelle Cursorposition								  */
/*																					  */
/* Parameter: Buchstabe als String-Type												  */
void lcd_printLetter(char letter){
	int asciiLetter = (int)letter;
	iic_data((asciiLetter & 0xF0), (asciiLetter & 0x0F)<<4); 
     434:	90 e1       	ldi	r25, 0x10	; 16
     436:	89 9f       	mul	r24, r25
     438:	b0 01       	movw	r22, r0
     43a:	11 24       	eor	r1, r1
     43c:	80 7f       	andi	r24, 0xF0	; 240
     43e:	0e 94 cd 01 	call	0x39a	; 0x39a <iic_data>
     442:	08 95       	ret

00000444 <lcd_printString>:
/**************************************************************************************/
/* LCD-String-Printroutine für aktuelle Cursorposition								  */
/*																					  */
/* Parameter: Zeichenkette															  */
/* Hinweis: Line-Switching funktioniert nur bei Cursor-Positon 0					  */
void lcd_printString(char* str){
     444:	ef 92       	push	r14
     446:	ff 92       	push	r15
     448:	0f 93       	push	r16
     44a:	1f 93       	push	r17
     44c:	cf 93       	push	r28
     44e:	df 93       	push	r29
     450:	7c 01       	movw	r14, r24
	for (int i = 0; i < strlen(str); i++) {
     452:	c0 e0       	ldi	r28, 0x00	; 0
     454:	d0 e0       	ldi	r29, 0x00	; 0
     456:	0d c0       	rjmp	.+26     	; 0x472 <__stack+0x13>
		if(i == 16){
     458:	c0 31       	cpi	r28, 0x10	; 16
     45a:	d1 05       	cpc	r29, r1
     45c:	19 f4       	brne	.+6      	; 0x464 <__stack+0x5>
			iic_cmd8Hex(LCD_LINE2ADDR | LCD_SETDDRAMADDR);
     45e:	80 ec       	ldi	r24, 0xC0	; 192
     460:	0e 94 86 01 	call	0x30c	; 0x30c <iic_cmd8Hex>
		}
		lcd_printLetter(str[i]);
     464:	f7 01       	movw	r30, r14
     466:	e0 0f       	add	r30, r16
     468:	f1 1f       	adc	r31, r17
     46a:	80 81       	ld	r24, Z
     46c:	0e 94 1a 02 	call	0x434	; 0x434 <lcd_printLetter>
/* LCD-String-Printroutine für aktuelle Cursorposition								  */
/*																					  */
/* Parameter: Zeichenkette															  */
/* Hinweis: Line-Switching funktioniert nur bei Cursor-Positon 0					  */
void lcd_printString(char* str){
	for (int i = 0; i < strlen(str); i++) {
     470:	21 96       	adiw	r28, 0x01	; 1
     472:	f7 01       	movw	r30, r14
     474:	01 90       	ld	r0, Z+
     476:	00 20       	and	r0, r0
     478:	e9 f7       	brne	.-6      	; 0x474 <__stack+0x15>
     47a:	31 97       	sbiw	r30, 0x01	; 1
     47c:	ee 19       	sub	r30, r14
     47e:	ff 09       	sbc	r31, r15
     480:	8e 01       	movw	r16, r28
     482:	ce 17       	cp	r28, r30
     484:	df 07       	cpc	r29, r31
     486:	40 f3       	brcs	.-48     	; 0x458 <lcd_printString+0x14>
		if(i == 16){
			iic_cmd8Hex(LCD_LINE2ADDR | LCD_SETDDRAMADDR);
		}
		lcd_printLetter(str[i]);
	}
}
     488:	df 91       	pop	r29
     48a:	cf 91       	pop	r28
     48c:	1f 91       	pop	r17
     48e:	0f 91       	pop	r16
     490:	ff 90       	pop	r15
     492:	ef 90       	pop	r14
     494:	08 95       	ret

00000496 <lcd_setCursor>:
/**************************************************************************************/
/* LCD-Set-Cursor-Routine															  */
/*																					  */
/* Parameter: Cursor-Adresse														  */
void lcd_setCursor(char address){
	iic_cmd8Hex(address | LCD_SETDDRAMADDR);
     496:	80 68       	ori	r24, 0x80	; 128
     498:	0e 94 86 01 	call	0x30c	; 0x30c <iic_cmd8Hex>
     49c:	08 95       	ret

0000049e <__vector_19>:

/*********************************************************************************************************************************************/
/* Interrupt-Service-Routine der Signalerzeugung (f=10kHz -> T=0.1ms)																		 */
/*																					                                                         */
/* period-Variable kann zur Frequenzänderung verwendet werden (!Achtung! zur Frequenzerzeugung muss die doppelte Frequenz gewählt werden)    */
ISR (TIMER0_COMP_vect){
     49e:	1f 92       	push	r1
     4a0:	0f 92       	push	r0
     4a2:	0f b6       	in	r0, 0x3f	; 63
     4a4:	0f 92       	push	r0
     4a6:	11 24       	eor	r1, r1
     4a8:	0f 93       	push	r16
     4aa:	1f 93       	push	r17
     4ac:	2f 93       	push	r18
     4ae:	3f 93       	push	r19
     4b0:	4f 93       	push	r20
     4b2:	5f 93       	push	r21
     4b4:	6f 93       	push	r22
     4b6:	7f 93       	push	r23
     4b8:	8f 93       	push	r24
     4ba:	9f 93       	push	r25
     4bc:	af 93       	push	r26
     4be:	bf 93       	push	r27
     4c0:	ef 93       	push	r30
     4c2:	ff 93       	push	r31
     4c4:	cf 93       	push	r28
     4c6:	df 93       	push	r29
     4c8:	cd b7       	in	r28, 0x3d	; 61
     4ca:	de b7       	in	r29, 0x3e	; 62
     4cc:	2e 97       	sbiw	r28, 0x0e	; 14
     4ce:	de bf       	out	0x3e, r29	; 62
     4d0:	cd bf       	out	0x3d, r28	; 61
	if (counter >= period){								// halbe Periodendauer der aktuellen Frequenz abwarten
     4d2:	80 91 ab 00 	lds	r24, 0x00AB	; 0x8000ab <counter>
     4d6:	90 91 ac 00 	lds	r25, 0x00AC	; 0x8000ac <counter+0x1>
     4da:	20 91 ae 00 	lds	r18, 0x00AE	; 0x8000ae <period>
     4de:	30 91 af 00 	lds	r19, 0x00AF	; 0x8000af <period+0x1>
     4e2:	82 17       	cp	r24, r18
     4e4:	93 07       	cpc	r25, r19
     4e6:	08 f4       	brcc	.+2      	; 0x4ea <__vector_19+0x4c>
     4e8:	7b c0       	rjmp	.+246    	; 0x5e0 <__vector_19+0x142>
		OUTPORT ^= (1<<CLOCKPIN); 						// Clock-Pin toggeln
     4ea:	98 b3       	in	r25, 0x18	; 24
     4ec:	88 e0       	ldi	r24, 0x08	; 8
     4ee:	89 27       	eor	r24, r25
     4f0:	88 bb       	out	0x18, r24	; 24
		counter = 0;									// Softwarecounter zurücksetzen
     4f2:	10 92 ac 00 	sts	0x00AC, r1	; 0x8000ac <counter+0x1>
     4f6:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <counter>
		if (OUTPORT & (1<<CLOCKPIN)){					// Clock-Pin logisch 1? (jeder zweite ISR Aufruf -> 1 Step)
     4fa:	c3 9b       	sbis	0x18, 3	; 24
     4fc:	76 c0       	rjmp	.+236    	; 0x5ea <__vector_19+0x14c>
			steps = steps + inkrementor;				// Schrittzähl-Variable inkrementieren			
     4fe:	20 91 ad 00 	lds	r18, 0x00AD	; 0x8000ad <inkrementor>
     502:	80 91 a9 00 	lds	r24, 0x00A9	; 0x8000a9 <steps>
     506:	90 91 aa 00 	lds	r25, 0x00AA	; 0x8000aa <steps+0x1>
     50a:	82 0f       	add	r24, r18
     50c:	91 1d       	adc	r25, r1
     50e:	27 fd       	sbrc	r18, 7
     510:	9a 95       	dec	r25
     512:	90 93 aa 00 	sts	0x00AA, r25	; 0x8000aa <steps+0x1>
     516:	80 93 a9 00 	sts	0x00A9, r24	; 0x8000a9 <steps>
			if (steps == 0){							// Schrittzähl-Variable 0?
     51a:	89 2b       	or	r24, r25
     51c:	49 f4       	brne	.+18     	; 0x530 <__vector_19+0x92>
				inkrementor = 1;						// Schrittzähl-Inkrementor auf 1 setzen (-> Zählrichtungsumkehr)
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	80 93 ad 00 	sts	0x00AD, r24	; 0x8000ad <inkrementor>
				steps = 1;								// Schrittzähl-Variable auf 1 setzen (Inkrement für diesen Zyklus manuell durchführen)
     524:	81 e0       	ldi	r24, 0x01	; 1
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	90 93 aa 00 	sts	0x00AA, r25	; 0x8000aa <steps+0x1>
     52c:	80 93 a9 00 	sts	0x00A9, r24	; 0x8000a9 <steps>
			}
			if (steps % 100 == 0 && reserved != 1){		// Schrittzahl gerade durch 100 teilbar und Display Zugriff nicht reserviert?
     530:	40 91 a9 00 	lds	r20, 0x00A9	; 0x8000a9 <steps>
     534:	50 91 aa 00 	lds	r21, 0x00AA	; 0x8000aa <steps+0x1>
     538:	9a 01       	movw	r18, r20
     53a:	36 95       	lsr	r19
     53c:	27 95       	ror	r18
     53e:	36 95       	lsr	r19
     540:	27 95       	ror	r18
     542:	ab e7       	ldi	r26, 0x7B	; 123
     544:	b4 e1       	ldi	r27, 0x14	; 20
     546:	0e 94 38 06 	call	0xc70	; 0xc70 <__umulhisi3>
     54a:	96 95       	lsr	r25
     54c:	87 95       	ror	r24
     54e:	64 e6       	ldi	r22, 0x64	; 100
     550:	68 9f       	mul	r22, r24
     552:	90 01       	movw	r18, r0
     554:	69 9f       	mul	r22, r25
     556:	30 0d       	add	r19, r0
     558:	11 24       	eor	r1, r1
     55a:	42 17       	cp	r20, r18
     55c:	53 07       	cpc	r21, r19
     55e:	e9 f4       	brne	.+58     	; 0x59a <__vector_19+0xfc>
     560:	80 91 a4 00 	lds	r24, 0x00A4	; 0x8000a4 <__data_end>
     564:	81 30       	cpi	r24, 0x01	; 1
     566:	c9 f0       	breq	.+50     	; 0x59a <__vector_19+0xfc>
				char str[14];							// String-Buffer definieren
				sprintf(str, "Step: %d   ", steps);		// Schrittzählvariable als String auf den String-Buffer speichern
     568:	5f 93       	push	r21
     56a:	4f 93       	push	r20
     56c:	81 e6       	ldi	r24, 0x61	; 97
     56e:	90 e0       	ldi	r25, 0x00	; 0
     570:	9f 93       	push	r25
     572:	8f 93       	push	r24
     574:	8e 01       	movw	r16, r28
     576:	0f 5f       	subi	r16, 0xFF	; 255
     578:	1f 4f       	sbci	r17, 0xFF	; 255
     57a:	1f 93       	push	r17
     57c:	0f 93       	push	r16
     57e:	0e 94 47 06 	call	0xc8e	; 0xc8e <sprintf>
				lcd_setCursor(LCD_LINE1ADDR);			// LCD-Cursor auf Anfangsadresse setzen
     582:	80 e0       	ldi	r24, 0x00	; 0
     584:	0e 94 4b 02 	call	0x496	; 0x496 <lcd_setCursor>
				lcd_printString(str);					// String-Buffer auf Display ausgeben
     588:	c8 01       	movw	r24, r16
     58a:	0e 94 22 02 	call	0x444	; 0x444 <lcd_printString>
     58e:	0f 90       	pop	r0
     590:	0f 90       	pop	r0
     592:	0f 90       	pop	r0
     594:	0f 90       	pop	r0
     596:	0f 90       	pop	r0
     598:	0f 90       	pop	r0
			}
			steps = steps % 1600;						// Falls Schrittzählvariable 1600 -> zurücksetzen
     59a:	40 91 a9 00 	lds	r20, 0x00A9	; 0x8000a9 <steps>
     59e:	50 91 aa 00 	lds	r21, 0x00AA	; 0x8000aa <steps+0x1>
     5a2:	9a 01       	movw	r18, r20
     5a4:	00 24       	eor	r0, r0
     5a6:	22 0f       	add	r18, r18
     5a8:	33 1f       	adc	r19, r19
     5aa:	00 1c       	adc	r0, r0
     5ac:	22 0f       	add	r18, r18
     5ae:	33 1f       	adc	r19, r19
     5b0:	00 1c       	adc	r0, r0
     5b2:	23 2f       	mov	r18, r19
     5b4:	30 2d       	mov	r19, r0
     5b6:	a0 e4       	ldi	r26, 0x40	; 64
     5b8:	ba e0       	ldi	r27, 0x0A	; 10
     5ba:	0e 94 38 06 	call	0xc70	; 0xc70 <__umulhisi3>
     5be:	20 e4       	ldi	r18, 0x40	; 64
     5c0:	36 e0       	ldi	r19, 0x06	; 6
     5c2:	bc 01       	movw	r22, r24
     5c4:	62 9f       	mul	r22, r18
     5c6:	c0 01       	movw	r24, r0
     5c8:	63 9f       	mul	r22, r19
     5ca:	90 0d       	add	r25, r0
     5cc:	72 9f       	mul	r23, r18
     5ce:	90 0d       	add	r25, r0
     5d0:	11 24       	eor	r1, r1
     5d2:	48 1b       	sub	r20, r24
     5d4:	59 0b       	sbc	r21, r25
     5d6:	50 93 aa 00 	sts	0x00AA, r21	; 0x8000aa <steps+0x1>
     5da:	40 93 a9 00 	sts	0x00A9, r20	; 0x8000a9 <steps>
     5de:	05 c0       	rjmp	.+10     	; 0x5ea <__vector_19+0x14c>
		}
	}else{ counter++;}									// Softwarecounter inkrementieren
     5e0:	01 96       	adiw	r24, 0x01	; 1
     5e2:	90 93 ac 00 	sts	0x00AC, r25	; 0x8000ac <counter+0x1>
     5e6:	80 93 ab 00 	sts	0x00AB, r24	; 0x8000ab <counter>
}
     5ea:	2e 96       	adiw	r28, 0x0e	; 14
     5ec:	0f b6       	in	r0, 0x3f	; 63
     5ee:	f8 94       	cli
     5f0:	de bf       	out	0x3e, r29	; 62
     5f2:	0f be       	out	0x3f, r0	; 63
     5f4:	cd bf       	out	0x3d, r28	; 61
     5f6:	df 91       	pop	r29
     5f8:	cf 91       	pop	r28
     5fa:	ff 91       	pop	r31
     5fc:	ef 91       	pop	r30
     5fe:	bf 91       	pop	r27
     600:	af 91       	pop	r26
     602:	9f 91       	pop	r25
     604:	8f 91       	pop	r24
     606:	7f 91       	pop	r23
     608:	6f 91       	pop	r22
     60a:	5f 91       	pop	r21
     60c:	4f 91       	pop	r20
     60e:	3f 91       	pop	r19
     610:	2f 91       	pop	r18
     612:	1f 91       	pop	r17
     614:	0f 91       	pop	r16
     616:	0f 90       	pop	r0
     618:	0f be       	out	0x3f, r0	; 63
     61a:	0f 90       	pop	r0
     61c:	1f 90       	pop	r1
     61e:	18 95       	reti

00000620 <init_Timer0>:

/*****************************************************************************************************/
/* Initialisiert Timer0 zur Clockausgabe an Pin PB3 (ISR-Aufruffrequenz = 1kHz -> T= 0.1ms)			 */
/* --> Motorbewegung starten																		 */
void init_Timer0(){
	OCR0 = 149;									// OCR0 Compare-Wert setzen																
     620:	85 e9       	ldi	r24, 0x95	; 149
     622:	8c bf       	out	0x3c, r24	; 60
	TCCR0 = (1<<WGM01) | (1<<CS01);				// Timer konfiguration -> Mode: CTC, HW-Teiler: 8
     624:	8a e0       	ldi	r24, 0x0A	; 10
     626:	83 bf       	out	0x33, r24	; 51
	TIMSK = (1<<OCIE0);							// OCIE0-Match Interrupt spezifisch freigeben
     628:	82 e0       	ldi	r24, 0x02	; 2
     62a:	89 bf       	out	0x39, r24	; 57
	sei();										// Interrupts global freigeben
     62c:	78 94       	sei
     62e:	08 95       	ret

00000630 <stop_Timer0>:

/*****************************************************************************************************/
/* Timer0 stoppen und Clock-Pin auf logisch 0 setzen												 */
/* --> Motorbewegung stoppen																		 */
void stop_Timer0(){
	TCCR0=0x00;									// Timer-Controll Register löschen
     630:	13 be       	out	0x33, r1	; 51
	OUTPORT &= ~(1<<CLOCKPIN);					// Clock-Pin auf logisch 0 bringen	
     632:	88 b3       	in	r24, 0x18	; 24
     634:	87 7f       	andi	r24, 0xF7	; 247
     636:	88 bb       	out	0x18, r24	; 24
     638:	08 95       	ret

0000063a <decreaseFrequency>:
}

/***********************************************************************************************************************************/
/* Routine zur Verringerung der Frequenz (falls f < 0 --> Richtungsumkehr)							                               */
void decreaseFrequency(){
     63a:	cf 92       	push	r12
     63c:	df 92       	push	r13
     63e:	ef 92       	push	r14
     640:	ff 92       	push	r15
     642:	0f 93       	push	r16
     644:	1f 93       	push	r17
     646:	cf 93       	push	r28
     648:	df 93       	push	r29
     64a:	cd b7       	in	r28, 0x3d	; 61
     64c:	de b7       	in	r29, 0x3e	; 62
     64e:	2c 97       	sbiw	r28, 0x0c	; 12
     650:	0f b6       	in	r0, 0x3f	; 63
     652:	f8 94       	cli
     654:	de bf       	out	0x3e, r29	; 62
     656:	0f be       	out	0x3f, r0	; 63
     658:	cd bf       	out	0x3d, r28	; 61
	char frequencyArray[12];												// String-Buffer definieren
	if (frequency > 5){														// Frequenz größer 5?
     65a:	c0 90 a5 00 	lds	r12, 0x00A5	; 0x8000a5 <frequency>
     65e:	d0 90 a6 00 	lds	r13, 0x00A6	; 0x8000a6 <frequency+0x1>
     662:	e0 90 a7 00 	lds	r14, 0x00A7	; 0x8000a7 <frequency+0x2>
     666:	f0 90 a8 00 	lds	r15, 0x00A8	; 0x8000a8 <frequency+0x3>
     66a:	20 e0       	ldi	r18, 0x00	; 0
     66c:	30 e0       	ldi	r19, 0x00	; 0
     66e:	40 ea       	ldi	r20, 0xA0	; 160
     670:	50 e4       	ldi	r21, 0x40	; 64
     672:	c7 01       	movw	r24, r14
     674:	b6 01       	movw	r22, r12
     676:	0e 94 33 06 	call	0xc66	; 0xc66 <__gesf2>
     67a:	18 16       	cp	r1, r24
     67c:	0c f0       	brlt	.+2      	; 0x680 <decreaseFrequency+0x46>
     67e:	48 c0       	rjmp	.+144    	; 0x710 <decreaseFrequency+0xd6>
		frequency -= 5;														// Frequenz dekrementieren
     680:	20 e0       	ldi	r18, 0x00	; 0
     682:	30 e0       	ldi	r19, 0x00	; 0
     684:	40 ea       	ldi	r20, 0xA0	; 160
     686:	50 e4       	ldi	r21, 0x40	; 64
     688:	c7 01       	movw	r24, r14
     68a:	b6 01       	movw	r22, r12
     68c:	0e 94 a4 04 	call	0x948	; 0x948 <__subsf3>
     690:	6b 01       	movw	r12, r22
     692:	7c 01       	movw	r14, r24
     694:	60 93 a5 00 	sts	0x00A5, r22	; 0x8000a5 <frequency>
     698:	70 93 a6 00 	sts	0x00A6, r23	; 0x8000a6 <frequency+0x1>
     69c:	80 93 a7 00 	sts	0x00A7, r24	; 0x8000a7 <frequency+0x2>
     6a0:	90 93 a8 00 	sts	0x00A8, r25	; 0x8000a8 <frequency+0x3>
		period = (uint16_t)1/(frequency*2)/0.0001;							// Neue Periodendauer aus Frequenz berechnen	
     6a4:	9b 01       	movw	r18, r22
     6a6:	ac 01       	movw	r20, r24
     6a8:	0e 94 a5 04 	call	0x94a	; 0x94a <__addsf3>
     6ac:	9b 01       	movw	r18, r22
     6ae:	ac 01       	movw	r20, r24
     6b0:	60 e0       	ldi	r22, 0x00	; 0
     6b2:	70 e0       	ldi	r23, 0x00	; 0
     6b4:	80 e8       	ldi	r24, 0x80	; 128
     6b6:	9f e3       	ldi	r25, 0x3F	; 63
     6b8:	0e 94 16 05 	call	0xa2c	; 0xa2c <__divsf3>
     6bc:	27 e1       	ldi	r18, 0x17	; 23
     6be:	37 eb       	ldi	r19, 0xB7	; 183
     6c0:	41 ed       	ldi	r20, 0xD1	; 209
     6c2:	58 e3       	ldi	r21, 0x38	; 56
     6c4:	0e 94 16 05 	call	0xa2c	; 0xa2c <__divsf3>
     6c8:	0e 94 8f 05 	call	0xb1e	; 0xb1e <__fixunssfsi>
     6cc:	70 93 af 00 	sts	0x00AF, r23	; 0x8000af <period+0x1>
     6d0:	60 93 ae 00 	sts	0x00AE, r22	; 0x8000ae <period>
		sprintf(frequencyArray, "Freq: %dHz    ", (int16_t)frequency);		// Frequenz als String in String-Buffer speichern
     6d4:	c7 01       	movw	r24, r14
     6d6:	b6 01       	movw	r22, r12
     6d8:	0e 94 88 05 	call	0xb10	; 0xb10 <__fixsfsi>
     6dc:	7f 93       	push	r23
     6de:	6f 93       	push	r22
     6e0:	8d e6       	ldi	r24, 0x6D	; 109
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	9f 93       	push	r25
     6e6:	8f 93       	push	r24
     6e8:	8e 01       	movw	r16, r28
     6ea:	0f 5f       	subi	r16, 0xFF	; 255
     6ec:	1f 4f       	sbci	r17, 0xFF	; 255
     6ee:	1f 93       	push	r17
     6f0:	0f 93       	push	r16
     6f2:	0e 94 47 06 	call	0xc8e	; 0xc8e <sprintf>
		lcd_setCursor(LCD_LINE2ADDR);										// LCD-Cursor auf Startadresse der 2. Zeile setzen
     6f6:	80 e4       	ldi	r24, 0x40	; 64
     6f8:	0e 94 4b 02 	call	0x496	; 0x496 <lcd_setCursor>
		lcd_printString(frequencyArray);									// String-Buffer auf Display ausgeben
     6fc:	c8 01       	movw	r24, r16
     6fe:	0e 94 22 02 	call	0x444	; 0x444 <lcd_printString>
     702:	0f 90       	pop	r0
     704:	0f 90       	pop	r0
     706:	0f 90       	pop	r0
     708:	0f 90       	pop	r0
     70a:	0f 90       	pop	r0
     70c:	0f 90       	pop	r0
     70e:	1a c0       	rjmp	.+52     	; 0x744 <decreaseFrequency+0x10a>
	}else{									// Frequenz kleiner 5?
		inkrementor *= -1;					// Inkrementor invertieren (Steps Anzeige zählt nun bis zum erreichen von 0 rückwärts)
     710:	80 91 ad 00 	lds	r24, 0x00AD	; 0x8000ad <inkrementor>
     714:	81 95       	neg	r24
     716:	80 93 ad 00 	sts	0x00AD, r24	; 0x8000ad <inkrementor>
		stop_Timer0();						// Motor stoppen
     71a:	0e 94 18 03 	call	0x630	; 0x630 <stop_Timer0>
		frequency = 0;
     71e:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <frequency>
     722:	10 92 a6 00 	sts	0x00A6, r1	; 0x8000a6 <frequency+0x1>
     726:	10 92 a7 00 	sts	0x00A7, r1	; 0x8000a7 <frequency+0x2>
     72a:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <frequency+0x3>
		OUTPORT ^= (1<<DIRPIN);				// Richtungspin invertieren
     72e:	98 b3       	in	r25, 0x18	; 24
     730:	84 e0       	ldi	r24, 0x04	; 4
     732:	89 27       	eor	r24, r25
     734:	88 bb       	out	0x18, r24	; 24
		lcd_setCursor(LCD_LINE2ADDR);		// LCD-Cursor auf Startadresse der 2. Zeile setzen
     736:	80 e4       	ldi	r24, 0x40	; 64
     738:	0e 94 4b 02 	call	0x496	; 0x496 <lcd_setCursor>
		lcd_printString("Freq: 0Hz    ");	// Frequenz auf Display ausgeben
     73c:	8c e7       	ldi	r24, 0x7C	; 124
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	0e 94 22 02 	call	0x444	; 0x444 <lcd_printString>
	}
}
     744:	2c 96       	adiw	r28, 0x0c	; 12
     746:	0f b6       	in	r0, 0x3f	; 63
     748:	f8 94       	cli
     74a:	de bf       	out	0x3e, r29	; 62
     74c:	0f be       	out	0x3f, r0	; 63
     74e:	cd bf       	out	0x3d, r28	; 61
     750:	df 91       	pop	r29
     752:	cf 91       	pop	r28
     754:	1f 91       	pop	r17
     756:	0f 91       	pop	r16
     758:	ff 90       	pop	r15
     75a:	ef 90       	pop	r14
     75c:	df 90       	pop	r13
     75e:	cf 90       	pop	r12
     760:	08 95       	ret

00000762 <increaseFrequency>:

/***********************************************************************************************************************************/
/* Routine zum erhöhen der Frequenz																	                               */
void increaseFrequency(){		
     762:	cf 92       	push	r12
     764:	df 92       	push	r13
     766:	ef 92       	push	r14
     768:	ff 92       	push	r15
     76a:	0f 93       	push	r16
     76c:	1f 93       	push	r17
     76e:	cf 93       	push	r28
     770:	df 93       	push	r29
     772:	cd b7       	in	r28, 0x3d	; 61
     774:	de b7       	in	r29, 0x3e	; 62
     776:	2c 97       	sbiw	r28, 0x0c	; 12
     778:	0f b6       	in	r0, 0x3f	; 63
     77a:	f8 94       	cli
     77c:	de bf       	out	0x3e, r29	; 62
     77e:	0f be       	out	0x3f, r0	; 63
     780:	cd bf       	out	0x3d, r28	; 61
	char frequencyArray[12];											// String-Buffer definieren
	if (frequency < 100){												// Frequenz kleiner 100?
     782:	c0 90 a5 00 	lds	r12, 0x00A5	; 0x8000a5 <frequency>
     786:	d0 90 a6 00 	lds	r13, 0x00A6	; 0x8000a6 <frequency+0x1>
     78a:	e0 90 a7 00 	lds	r14, 0x00A7	; 0x8000a7 <frequency+0x2>
     78e:	f0 90 a8 00 	lds	r15, 0x00A8	; 0x8000a8 <frequency+0x3>
     792:	20 e0       	ldi	r18, 0x00	; 0
     794:	30 e0       	ldi	r19, 0x00	; 0
     796:	48 ec       	ldi	r20, 0xC8	; 200
     798:	52 e4       	ldi	r21, 0x42	; 66
     79a:	c7 01       	movw	r24, r14
     79c:	b6 01       	movw	r22, r12
     79e:	0e 94 11 05 	call	0xa22	; 0xa22 <__cmpsf2>
     7a2:	88 23       	and	r24, r24
     7a4:	0c f0       	brlt	.+2      	; 0x7a8 <increaseFrequency+0x46>
     7a6:	59 c0       	rjmp	.+178    	; 0x85a <increaseFrequency+0xf8>
		if (frequency < 5){												// Frequenz kleiner 5?
     7a8:	20 e0       	ldi	r18, 0x00	; 0
     7aa:	30 e0       	ldi	r19, 0x00	; 0
     7ac:	40 ea       	ldi	r20, 0xA0	; 160
     7ae:	50 e4       	ldi	r21, 0x40	; 64
     7b0:	c7 01       	movw	r24, r14
     7b2:	b6 01       	movw	r22, r12
     7b4:	0e 94 11 05 	call	0xa22	; 0xa22 <__cmpsf2>
     7b8:	88 23       	and	r24, r24
     7ba:	14 f4       	brge	.+4      	; 0x7c0 <increaseFrequency+0x5e>
			init_Timer0();												// Motorbewegung starten (Timer initialisieren)
     7bc:	0e 94 10 03 	call	0x620	; 0x620 <init_Timer0>
		}
		frequency += 5;													// Frequenz inkrementieren									
     7c0:	20 e0       	ldi	r18, 0x00	; 0
     7c2:	30 e0       	ldi	r19, 0x00	; 0
     7c4:	40 ea       	ldi	r20, 0xA0	; 160
     7c6:	50 e4       	ldi	r21, 0x40	; 64
     7c8:	60 91 a5 00 	lds	r22, 0x00A5	; 0x8000a5 <frequency>
     7cc:	70 91 a6 00 	lds	r23, 0x00A6	; 0x8000a6 <frequency+0x1>
     7d0:	80 91 a7 00 	lds	r24, 0x00A7	; 0x8000a7 <frequency+0x2>
     7d4:	90 91 a8 00 	lds	r25, 0x00A8	; 0x8000a8 <frequency+0x3>
     7d8:	0e 94 a5 04 	call	0x94a	; 0x94a <__addsf3>
     7dc:	6b 01       	movw	r12, r22
     7de:	7c 01       	movw	r14, r24
     7e0:	60 93 a5 00 	sts	0x00A5, r22	; 0x8000a5 <frequency>
     7e4:	70 93 a6 00 	sts	0x00A6, r23	; 0x8000a6 <frequency+0x1>
     7e8:	80 93 a7 00 	sts	0x00A7, r24	; 0x8000a7 <frequency+0x2>
     7ec:	90 93 a8 00 	sts	0x00A8, r25	; 0x8000a8 <frequency+0x3>
		period = (uint16_t)1/(frequency*2)/0.0001;						// Neue Periodendauer aus Frequenz berechnen
     7f0:	9b 01       	movw	r18, r22
     7f2:	ac 01       	movw	r20, r24
     7f4:	0e 94 a5 04 	call	0x94a	; 0x94a <__addsf3>
     7f8:	9b 01       	movw	r18, r22
     7fa:	ac 01       	movw	r20, r24
     7fc:	60 e0       	ldi	r22, 0x00	; 0
     7fe:	70 e0       	ldi	r23, 0x00	; 0
     800:	80 e8       	ldi	r24, 0x80	; 128
     802:	9f e3       	ldi	r25, 0x3F	; 63
     804:	0e 94 16 05 	call	0xa2c	; 0xa2c <__divsf3>
     808:	27 e1       	ldi	r18, 0x17	; 23
     80a:	37 eb       	ldi	r19, 0xB7	; 183
     80c:	41 ed       	ldi	r20, 0xD1	; 209
     80e:	58 e3       	ldi	r21, 0x38	; 56
     810:	0e 94 16 05 	call	0xa2c	; 0xa2c <__divsf3>
     814:	0e 94 8f 05 	call	0xb1e	; 0xb1e <__fixunssfsi>
     818:	70 93 af 00 	sts	0x00AF, r23	; 0x8000af <period+0x1>
     81c:	60 93 ae 00 	sts	0x00AE, r22	; 0x8000ae <period>
		sprintf(frequencyArray, "Freq: %dHz   ", (int16_t)frequency);	// Frequenz als String in String-Buffer speichern
     820:	c7 01       	movw	r24, r14
     822:	b6 01       	movw	r22, r12
     824:	0e 94 88 05 	call	0xb10	; 0xb10 <__fixsfsi>
     828:	7f 93       	push	r23
     82a:	6f 93       	push	r22
     82c:	8a e8       	ldi	r24, 0x8A	; 138
     82e:	90 e0       	ldi	r25, 0x00	; 0
     830:	9f 93       	push	r25
     832:	8f 93       	push	r24
     834:	8e 01       	movw	r16, r28
     836:	0f 5f       	subi	r16, 0xFF	; 255
     838:	1f 4f       	sbci	r17, 0xFF	; 255
     83a:	1f 93       	push	r17
     83c:	0f 93       	push	r16
     83e:	0e 94 47 06 	call	0xc8e	; 0xc8e <sprintf>
		lcd_setCursor(LCD_LINE2ADDR);									// LCD-Cursor auf Startadresse der 2. Zeile setzen
     842:	80 e4       	ldi	r24, 0x40	; 64
     844:	0e 94 4b 02 	call	0x496	; 0x496 <lcd_setCursor>
		lcd_printString(frequencyArray);								// String-Buffer auf Display ausgeben
     848:	c8 01       	movw	r24, r16
     84a:	0e 94 22 02 	call	0x444	; 0x444 <lcd_printString>
     84e:	0f 90       	pop	r0
     850:	0f 90       	pop	r0
     852:	0f 90       	pop	r0
     854:	0f 90       	pop	r0
     856:	0f 90       	pop	r0
     858:	0f 90       	pop	r0
	}
}
     85a:	2c 96       	adiw	r28, 0x0c	; 12
     85c:	0f b6       	in	r0, 0x3f	; 63
     85e:	f8 94       	cli
     860:	de bf       	out	0x3e, r29	; 62
     862:	0f be       	out	0x3f, r0	; 63
     864:	cd bf       	out	0x3d, r28	; 61
     866:	df 91       	pop	r29
     868:	cf 91       	pop	r28
     86a:	1f 91       	pop	r17
     86c:	0f 91       	pop	r16
     86e:	ff 90       	pop	r15
     870:	ef 90       	pop	r14
     872:	df 90       	pop	r13
     874:	cf 90       	pop	r12
     876:	08 95       	ret

00000878 <main>:

int main(void)
{
	iic_Init();											// IIC-Schnittstelle initialisieren
     878:	0e 94 49 00 	call	0x92	; 0x92 <iic_Init>
	lcd_init();											// LCD-Schnittstelle initialisieren
     87c:	0e 94 8d 01 	call	0x31a	; 0x31a <lcd_init>
	iic_cmd8Hex(LCD_CLEARDISPLAY);						// LCD-Inhalt löschen
     880:	81 e0       	ldi	r24, 0x01	; 1
     882:	0e 94 86 01 	call	0x30c	; 0x30c <iic_cmd8Hex>
	iic_cmd8Hex(LCD_DISPLAYCONTROL | LCD_DISPLAYON);	// Cursoranzeige ausschalten (LCD_DISPLAYON gesetzt da das Display trotzdem an bleiben sollte)
     886:	8c e0       	ldi	r24, 0x0C	; 12
     888:	0e 94 86 01 	call	0x30c	; 0x30c <iic_cmd8Hex>
	
	OUTPORTDDR = (1<<CLOCKPIN) | (1<<DIRPIN);	// Clock-Pin und Direction-Pin als Ausgang definieren
     88c:	8c e0       	ldi	r24, 0x0C	; 12
     88e:	87 bb       	out	0x17, r24	; 23
	OUTPORT = (1<<DIRPIN);						// Direction-Pin auf logisch 1 setzen
     890:	84 e0       	ldi	r24, 0x04	; 4
     892:	88 bb       	out	0x18, r24	; 24
	
	DDRA = 0x00;	// Taster-Port als Eingang definieren
     894:	1a ba       	out	0x1a, r1	; 26
	PORTA = 0x0F;	// PullUps für Taster aktivieren
     896:	8f e0       	ldi	r24, 0x0F	; 15
     898:	8b bb       	out	0x1b, r24	; 27
	
	reserved = 0;		// Display-Reservierungs-Variable auf 0 setzen (nicht reserviert)
     89a:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__data_end>
	inkrementor = 1;	// Inkrementor auf 1 setzen (Start)
     89e:	81 e0       	ldi	r24, 0x01	; 1
     8a0:	80 93 ad 00 	sts	0x00AD, r24	; 0x8000ad <inkrementor>
	steps = 0;			// Schrittzählvariable auf 0 setzen (Start)
     8a4:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <steps+0x1>
     8a8:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <steps>
	counter = 0;		// Softwarecounter auf 0 setzen (Start)
     8ac:	10 92 ac 00 	sts	0x00AC, r1	; 0x8000ac <counter+0x1>
     8b0:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <counter>
	frequency = 100;	// Frequenz auf 100 setzen (Start)
     8b4:	80 e0       	ldi	r24, 0x00	; 0
     8b6:	90 e0       	ldi	r25, 0x00	; 0
     8b8:	a8 ec       	ldi	r26, 0xC8	; 200
     8ba:	b2 e4       	ldi	r27, 0x42	; 66
     8bc:	80 93 a5 00 	sts	0x00A5, r24	; 0x8000a5 <frequency>
     8c0:	90 93 a6 00 	sts	0x00A6, r25	; 0x8000a6 <frequency+0x1>
     8c4:	a0 93 a7 00 	sts	0x00A7, r26	; 0x8000a7 <frequency+0x2>
     8c8:	b0 93 a8 00 	sts	0x00A8, r27	; 0x8000a8 <frequency+0x3>
	
	period = (uint16_t)1/(frequency*2)/0.0001;	// Periodendauer aus Frequenz berechnen
     8cc:	82 e3       	ldi	r24, 0x32	; 50
     8ce:	90 e0       	ldi	r25, 0x00	; 0
     8d0:	90 93 af 00 	sts	0x00AF, r25	; 0x8000af <period+0x1>
     8d4:	80 93 ae 00 	sts	0x00AE, r24	; 0x8000ae <period>
	lcd_setCursor(LCD_LINE2ADDR);				// LCD-Cursor auf Startadresse der 2. Zeile setzen
     8d8:	80 e4       	ldi	r24, 0x40	; 64
     8da:	0e 94 4b 02 	call	0x496	; 0x496 <lcd_setCursor>
	lcd_printString("Freq: 100Hz");				// Frequenz auf Display ausgeben
     8de:	88 e9       	ldi	r24, 0x98	; 152
     8e0:	90 e0       	ldi	r25, 0x00	; 0
     8e2:	0e 94 22 02 	call	0x444	; 0x444 <lcd_printString>

	init_Timer0();	// Motor bewegen (Timer0 initialisieren)
     8e6:	0e 94 10 03 	call	0x620	; 0x620 <init_Timer0>

	while (1)
	{
		/*********************************************************************************************/
		/* Taste 0 gedrückt? --> Frequenz erhöhen (DIR=0) bzw. verringern (DIR=1)					 */
		if(!(PINA & (1<<PA0))){
     8ea:	c8 99       	sbic	0x19, 0	; 25
     8ec:	15 c0       	rjmp	.+42     	; 0x918 <main+0xa0>
			reserved = 1;					// Display reservieren
     8ee:	81 e0       	ldi	r24, 0x01	; 1
     8f0:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <__data_end>
			if (OUTPORT & (1<<DIRPIN)){		// Direction-Pin logisch 1?
     8f4:	c2 9b       	sbis	0x18, 2	; 24
     8f6:	03 c0       	rjmp	.+6      	; 0x8fe <main+0x86>
				decreaseFrequency();		// Frequenz verringern
     8f8:	0e 94 1d 03 	call	0x63a	; 0x63a <decreaseFrequency>
     8fc:	02 c0       	rjmp	.+4      	; 0x902 <main+0x8a>
			}else{							// Direction-Pin logisch 0?
				increaseFrequency();		// Frequenz erhöhen
     8fe:	0e 94 b1 03 	call	0x762	; 0x762 <increaseFrequency>
     902:	2f e7       	ldi	r18, 0x7F	; 127
     904:	89 ea       	ldi	r24, 0xA9	; 169
     906:	93 e0       	ldi	r25, 0x03	; 3
     908:	21 50       	subi	r18, 0x01	; 1
     90a:	80 40       	sbci	r24, 0x00	; 0
     90c:	90 40       	sbci	r25, 0x00	; 0
     90e:	e1 f7       	brne	.-8      	; 0x908 <main+0x90>
     910:	00 c0       	rjmp	.+0      	; 0x912 <main+0x9a>
     912:	00 00       	nop
			}
			_delay_ms(100);					// 100ms warten (0%-100% linear sweep dauert ca. 2s)
			reserved = 0;					// Display freigeben
     914:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__data_end>
		}
		
		/*********************************************************************************************/
		/* Taste 1 gedrückt? --> Frequenz erhöhen (DIR=1) bzw. verringern (DIR=0)			         */
		if(!(PINA & (1<<PA1))){
     918:	c9 99       	sbic	0x19, 1	; 25
     91a:	e7 cf       	rjmp	.-50     	; 0x8ea <main+0x72>
			reserved = 1;					// Display reservieren
     91c:	81 e0       	ldi	r24, 0x01	; 1
     91e:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <__data_end>
			if (OUTPORT & (1<<DIRPIN)){		// Direction-Pin logisch 1?
     922:	c2 9b       	sbis	0x18, 2	; 24
     924:	03 c0       	rjmp	.+6      	; 0x92c <main+0xb4>
				increaseFrequency();		// Frequenz erhöhen
     926:	0e 94 b1 03 	call	0x762	; 0x762 <increaseFrequency>
     92a:	02 c0       	rjmp	.+4      	; 0x930 <main+0xb8>
			}else{							// Direction-Pin logisch 0?
				decreaseFrequency();		// Frequenz verringern
     92c:	0e 94 1d 03 	call	0x63a	; 0x63a <decreaseFrequency>
     930:	2f e7       	ldi	r18, 0x7F	; 127
     932:	89 ea       	ldi	r24, 0xA9	; 169
     934:	93 e0       	ldi	r25, 0x03	; 3
     936:	21 50       	subi	r18, 0x01	; 1
     938:	80 40       	sbci	r24, 0x00	; 0
     93a:	90 40       	sbci	r25, 0x00	; 0
     93c:	e1 f7       	brne	.-8      	; 0x936 <main+0xbe>
     93e:	00 c0       	rjmp	.+0      	; 0x940 <main+0xc8>
     940:	00 00       	nop
			}
			_delay_ms(100);					// 100ms warten (0%-100% linear sweep dauert ca. 2s)
			reserved = 0;					// Display freigeben
     942:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__data_end>
     946:	d1 cf       	rjmp	.-94     	; 0x8ea <main+0x72>

00000948 <__subsf3>:
     948:	50 58       	subi	r21, 0x80	; 128

0000094a <__addsf3>:
     94a:	bb 27       	eor	r27, r27
     94c:	aa 27       	eor	r26, r26
     94e:	0e 94 bc 04 	call	0x978	; 0x978 <__addsf3x>
     952:	0c 94 f9 05 	jmp	0xbf2	; 0xbf2 <__fp_round>
     956:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <__fp_pscA>
     95a:	38 f0       	brcs	.+14     	; 0x96a <__addsf3+0x20>
     95c:	0e 94 f2 05 	call	0xbe4	; 0xbe4 <__fp_pscB>
     960:	20 f0       	brcs	.+8      	; 0x96a <__addsf3+0x20>
     962:	39 f4       	brne	.+14     	; 0x972 <__addsf3+0x28>
     964:	9f 3f       	cpi	r25, 0xFF	; 255
     966:	19 f4       	brne	.+6      	; 0x96e <__addsf3+0x24>
     968:	26 f4       	brtc	.+8      	; 0x972 <__addsf3+0x28>
     96a:	0c 94 e8 05 	jmp	0xbd0	; 0xbd0 <__fp_nan>
     96e:	0e f4       	brtc	.+2      	; 0x972 <__addsf3+0x28>
     970:	e0 95       	com	r30
     972:	e7 fb       	bst	r30, 7
     974:	0c 94 e2 05 	jmp	0xbc4	; 0xbc4 <__fp_inf>

00000978 <__addsf3x>:
     978:	e9 2f       	mov	r30, r25
     97a:	0e 94 0a 06 	call	0xc14	; 0xc14 <__fp_split3>
     97e:	58 f3       	brcs	.-42     	; 0x956 <__addsf3+0xc>
     980:	ba 17       	cp	r27, r26
     982:	62 07       	cpc	r22, r18
     984:	73 07       	cpc	r23, r19
     986:	84 07       	cpc	r24, r20
     988:	95 07       	cpc	r25, r21
     98a:	20 f0       	brcs	.+8      	; 0x994 <__addsf3x+0x1c>
     98c:	79 f4       	brne	.+30     	; 0x9ac <__addsf3x+0x34>
     98e:	a6 f5       	brtc	.+104    	; 0x9f8 <__addsf3x+0x80>
     990:	0c 94 2c 06 	jmp	0xc58	; 0xc58 <__fp_zero>
     994:	0e f4       	brtc	.+2      	; 0x998 <__addsf3x+0x20>
     996:	e0 95       	com	r30
     998:	0b 2e       	mov	r0, r27
     99a:	ba 2f       	mov	r27, r26
     99c:	a0 2d       	mov	r26, r0
     99e:	0b 01       	movw	r0, r22
     9a0:	b9 01       	movw	r22, r18
     9a2:	90 01       	movw	r18, r0
     9a4:	0c 01       	movw	r0, r24
     9a6:	ca 01       	movw	r24, r20
     9a8:	a0 01       	movw	r20, r0
     9aa:	11 24       	eor	r1, r1
     9ac:	ff 27       	eor	r31, r31
     9ae:	59 1b       	sub	r21, r25
     9b0:	99 f0       	breq	.+38     	; 0x9d8 <__addsf3x+0x60>
     9b2:	59 3f       	cpi	r21, 0xF9	; 249
     9b4:	50 f4       	brcc	.+20     	; 0x9ca <__addsf3x+0x52>
     9b6:	50 3e       	cpi	r21, 0xE0	; 224
     9b8:	68 f1       	brcs	.+90     	; 0xa14 <__addsf3x+0x9c>
     9ba:	1a 16       	cp	r1, r26
     9bc:	f0 40       	sbci	r31, 0x00	; 0
     9be:	a2 2f       	mov	r26, r18
     9c0:	23 2f       	mov	r18, r19
     9c2:	34 2f       	mov	r19, r20
     9c4:	44 27       	eor	r20, r20
     9c6:	58 5f       	subi	r21, 0xF8	; 248
     9c8:	f3 cf       	rjmp	.-26     	; 0x9b0 <__addsf3x+0x38>
     9ca:	46 95       	lsr	r20
     9cc:	37 95       	ror	r19
     9ce:	27 95       	ror	r18
     9d0:	a7 95       	ror	r26
     9d2:	f0 40       	sbci	r31, 0x00	; 0
     9d4:	53 95       	inc	r21
     9d6:	c9 f7       	brne	.-14     	; 0x9ca <__addsf3x+0x52>
     9d8:	7e f4       	brtc	.+30     	; 0x9f8 <__addsf3x+0x80>
     9da:	1f 16       	cp	r1, r31
     9dc:	ba 0b       	sbc	r27, r26
     9de:	62 0b       	sbc	r22, r18
     9e0:	73 0b       	sbc	r23, r19
     9e2:	84 0b       	sbc	r24, r20
     9e4:	ba f0       	brmi	.+46     	; 0xa14 <__addsf3x+0x9c>
     9e6:	91 50       	subi	r25, 0x01	; 1
     9e8:	a1 f0       	breq	.+40     	; 0xa12 <__addsf3x+0x9a>
     9ea:	ff 0f       	add	r31, r31
     9ec:	bb 1f       	adc	r27, r27
     9ee:	66 1f       	adc	r22, r22
     9f0:	77 1f       	adc	r23, r23
     9f2:	88 1f       	adc	r24, r24
     9f4:	c2 f7       	brpl	.-16     	; 0x9e6 <__addsf3x+0x6e>
     9f6:	0e c0       	rjmp	.+28     	; 0xa14 <__addsf3x+0x9c>
     9f8:	ba 0f       	add	r27, r26
     9fa:	62 1f       	adc	r22, r18
     9fc:	73 1f       	adc	r23, r19
     9fe:	84 1f       	adc	r24, r20
     a00:	48 f4       	brcc	.+18     	; 0xa14 <__addsf3x+0x9c>
     a02:	87 95       	ror	r24
     a04:	77 95       	ror	r23
     a06:	67 95       	ror	r22
     a08:	b7 95       	ror	r27
     a0a:	f7 95       	ror	r31
     a0c:	9e 3f       	cpi	r25, 0xFE	; 254
     a0e:	08 f0       	brcs	.+2      	; 0xa12 <__addsf3x+0x9a>
     a10:	b0 cf       	rjmp	.-160    	; 0x972 <__addsf3+0x28>
     a12:	93 95       	inc	r25
     a14:	88 0f       	add	r24, r24
     a16:	08 f0       	brcs	.+2      	; 0xa1a <__addsf3x+0xa2>
     a18:	99 27       	eor	r25, r25
     a1a:	ee 0f       	add	r30, r30
     a1c:	97 95       	ror	r25
     a1e:	87 95       	ror	r24
     a20:	08 95       	ret

00000a22 <__cmpsf2>:
     a22:	0e 94 be 05 	call	0xb7c	; 0xb7c <__fp_cmp>
     a26:	08 f4       	brcc	.+2      	; 0xa2a <__cmpsf2+0x8>
     a28:	81 e0       	ldi	r24, 0x01	; 1
     a2a:	08 95       	ret

00000a2c <__divsf3>:
     a2c:	0e 94 2a 05 	call	0xa54	; 0xa54 <__divsf3x>
     a30:	0c 94 f9 05 	jmp	0xbf2	; 0xbf2 <__fp_round>
     a34:	0e 94 f2 05 	call	0xbe4	; 0xbe4 <__fp_pscB>
     a38:	58 f0       	brcs	.+22     	; 0xa50 <__divsf3+0x24>
     a3a:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <__fp_pscA>
     a3e:	40 f0       	brcs	.+16     	; 0xa50 <__divsf3+0x24>
     a40:	29 f4       	brne	.+10     	; 0xa4c <__divsf3+0x20>
     a42:	5f 3f       	cpi	r21, 0xFF	; 255
     a44:	29 f0       	breq	.+10     	; 0xa50 <__divsf3+0x24>
     a46:	0c 94 e2 05 	jmp	0xbc4	; 0xbc4 <__fp_inf>
     a4a:	51 11       	cpse	r21, r1
     a4c:	0c 94 2d 06 	jmp	0xc5a	; 0xc5a <__fp_szero>
     a50:	0c 94 e8 05 	jmp	0xbd0	; 0xbd0 <__fp_nan>

00000a54 <__divsf3x>:
     a54:	0e 94 0a 06 	call	0xc14	; 0xc14 <__fp_split3>
     a58:	68 f3       	brcs	.-38     	; 0xa34 <__divsf3+0x8>

00000a5a <__divsf3_pse>:
     a5a:	99 23       	and	r25, r25
     a5c:	b1 f3       	breq	.-20     	; 0xa4a <__divsf3+0x1e>
     a5e:	55 23       	and	r21, r21
     a60:	91 f3       	breq	.-28     	; 0xa46 <__divsf3+0x1a>
     a62:	95 1b       	sub	r25, r21
     a64:	55 0b       	sbc	r21, r21
     a66:	bb 27       	eor	r27, r27
     a68:	aa 27       	eor	r26, r26
     a6a:	62 17       	cp	r22, r18
     a6c:	73 07       	cpc	r23, r19
     a6e:	84 07       	cpc	r24, r20
     a70:	38 f0       	brcs	.+14     	; 0xa80 <__divsf3_pse+0x26>
     a72:	9f 5f       	subi	r25, 0xFF	; 255
     a74:	5f 4f       	sbci	r21, 0xFF	; 255
     a76:	22 0f       	add	r18, r18
     a78:	33 1f       	adc	r19, r19
     a7a:	44 1f       	adc	r20, r20
     a7c:	aa 1f       	adc	r26, r26
     a7e:	a9 f3       	breq	.-22     	; 0xa6a <__divsf3_pse+0x10>
     a80:	35 d0       	rcall	.+106    	; 0xaec <__divsf3_pse+0x92>
     a82:	0e 2e       	mov	r0, r30
     a84:	3a f0       	brmi	.+14     	; 0xa94 <__divsf3_pse+0x3a>
     a86:	e0 e8       	ldi	r30, 0x80	; 128
     a88:	32 d0       	rcall	.+100    	; 0xaee <__divsf3_pse+0x94>
     a8a:	91 50       	subi	r25, 0x01	; 1
     a8c:	50 40       	sbci	r21, 0x00	; 0
     a8e:	e6 95       	lsr	r30
     a90:	00 1c       	adc	r0, r0
     a92:	ca f7       	brpl	.-14     	; 0xa86 <__divsf3_pse+0x2c>
     a94:	2b d0       	rcall	.+86     	; 0xaec <__divsf3_pse+0x92>
     a96:	fe 2f       	mov	r31, r30
     a98:	29 d0       	rcall	.+82     	; 0xaec <__divsf3_pse+0x92>
     a9a:	66 0f       	add	r22, r22
     a9c:	77 1f       	adc	r23, r23
     a9e:	88 1f       	adc	r24, r24
     aa0:	bb 1f       	adc	r27, r27
     aa2:	26 17       	cp	r18, r22
     aa4:	37 07       	cpc	r19, r23
     aa6:	48 07       	cpc	r20, r24
     aa8:	ab 07       	cpc	r26, r27
     aaa:	b0 e8       	ldi	r27, 0x80	; 128
     aac:	09 f0       	breq	.+2      	; 0xab0 <__divsf3_pse+0x56>
     aae:	bb 0b       	sbc	r27, r27
     ab0:	80 2d       	mov	r24, r0
     ab2:	bf 01       	movw	r22, r30
     ab4:	ff 27       	eor	r31, r31
     ab6:	93 58       	subi	r25, 0x83	; 131
     ab8:	5f 4f       	sbci	r21, 0xFF	; 255
     aba:	3a f0       	brmi	.+14     	; 0xaca <__divsf3_pse+0x70>
     abc:	9e 3f       	cpi	r25, 0xFE	; 254
     abe:	51 05       	cpc	r21, r1
     ac0:	78 f0       	brcs	.+30     	; 0xae0 <__divsf3_pse+0x86>
     ac2:	0c 94 e2 05 	jmp	0xbc4	; 0xbc4 <__fp_inf>
     ac6:	0c 94 2d 06 	jmp	0xc5a	; 0xc5a <__fp_szero>
     aca:	5f 3f       	cpi	r21, 0xFF	; 255
     acc:	e4 f3       	brlt	.-8      	; 0xac6 <__divsf3_pse+0x6c>
     ace:	98 3e       	cpi	r25, 0xE8	; 232
     ad0:	d4 f3       	brlt	.-12     	; 0xac6 <__divsf3_pse+0x6c>
     ad2:	86 95       	lsr	r24
     ad4:	77 95       	ror	r23
     ad6:	67 95       	ror	r22
     ad8:	b7 95       	ror	r27
     ada:	f7 95       	ror	r31
     adc:	9f 5f       	subi	r25, 0xFF	; 255
     ade:	c9 f7       	brne	.-14     	; 0xad2 <__divsf3_pse+0x78>
     ae0:	88 0f       	add	r24, r24
     ae2:	91 1d       	adc	r25, r1
     ae4:	96 95       	lsr	r25
     ae6:	87 95       	ror	r24
     ae8:	97 f9       	bld	r25, 7
     aea:	08 95       	ret
     aec:	e1 e0       	ldi	r30, 0x01	; 1
     aee:	66 0f       	add	r22, r22
     af0:	77 1f       	adc	r23, r23
     af2:	88 1f       	adc	r24, r24
     af4:	bb 1f       	adc	r27, r27
     af6:	62 17       	cp	r22, r18
     af8:	73 07       	cpc	r23, r19
     afa:	84 07       	cpc	r24, r20
     afc:	ba 07       	cpc	r27, r26
     afe:	20 f0       	brcs	.+8      	; 0xb08 <__divsf3_pse+0xae>
     b00:	62 1b       	sub	r22, r18
     b02:	73 0b       	sbc	r23, r19
     b04:	84 0b       	sbc	r24, r20
     b06:	ba 0b       	sbc	r27, r26
     b08:	ee 1f       	adc	r30, r30
     b0a:	88 f7       	brcc	.-30     	; 0xaee <__divsf3_pse+0x94>
     b0c:	e0 95       	com	r30
     b0e:	08 95       	ret

00000b10 <__fixsfsi>:
     b10:	0e 94 8f 05 	call	0xb1e	; 0xb1e <__fixunssfsi>
     b14:	68 94       	set
     b16:	b1 11       	cpse	r27, r1
     b18:	0c 94 2d 06 	jmp	0xc5a	; 0xc5a <__fp_szero>
     b1c:	08 95       	ret

00000b1e <__fixunssfsi>:
     b1e:	0e 94 12 06 	call	0xc24	; 0xc24 <__fp_splitA>
     b22:	88 f0       	brcs	.+34     	; 0xb46 <__fixunssfsi+0x28>
     b24:	9f 57       	subi	r25, 0x7F	; 127
     b26:	98 f0       	brcs	.+38     	; 0xb4e <__fixunssfsi+0x30>
     b28:	b9 2f       	mov	r27, r25
     b2a:	99 27       	eor	r25, r25
     b2c:	b7 51       	subi	r27, 0x17	; 23
     b2e:	b0 f0       	brcs	.+44     	; 0xb5c <__fixunssfsi+0x3e>
     b30:	e1 f0       	breq	.+56     	; 0xb6a <__fixunssfsi+0x4c>
     b32:	66 0f       	add	r22, r22
     b34:	77 1f       	adc	r23, r23
     b36:	88 1f       	adc	r24, r24
     b38:	99 1f       	adc	r25, r25
     b3a:	1a f0       	brmi	.+6      	; 0xb42 <__fixunssfsi+0x24>
     b3c:	ba 95       	dec	r27
     b3e:	c9 f7       	brne	.-14     	; 0xb32 <__fixunssfsi+0x14>
     b40:	14 c0       	rjmp	.+40     	; 0xb6a <__fixunssfsi+0x4c>
     b42:	b1 30       	cpi	r27, 0x01	; 1
     b44:	91 f0       	breq	.+36     	; 0xb6a <__fixunssfsi+0x4c>
     b46:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fp_zero>
     b4a:	b1 e0       	ldi	r27, 0x01	; 1
     b4c:	08 95       	ret
     b4e:	0c 94 2c 06 	jmp	0xc58	; 0xc58 <__fp_zero>
     b52:	67 2f       	mov	r22, r23
     b54:	78 2f       	mov	r23, r24
     b56:	88 27       	eor	r24, r24
     b58:	b8 5f       	subi	r27, 0xF8	; 248
     b5a:	39 f0       	breq	.+14     	; 0xb6a <__fixunssfsi+0x4c>
     b5c:	b9 3f       	cpi	r27, 0xF9	; 249
     b5e:	cc f3       	brlt	.-14     	; 0xb52 <__fixunssfsi+0x34>
     b60:	86 95       	lsr	r24
     b62:	77 95       	ror	r23
     b64:	67 95       	ror	r22
     b66:	b3 95       	inc	r27
     b68:	d9 f7       	brne	.-10     	; 0xb60 <__fixunssfsi+0x42>
     b6a:	3e f4       	brtc	.+14     	; 0xb7a <__fixunssfsi+0x5c>
     b6c:	90 95       	com	r25
     b6e:	80 95       	com	r24
     b70:	70 95       	com	r23
     b72:	61 95       	neg	r22
     b74:	7f 4f       	sbci	r23, 0xFF	; 255
     b76:	8f 4f       	sbci	r24, 0xFF	; 255
     b78:	9f 4f       	sbci	r25, 0xFF	; 255
     b7a:	08 95       	ret

00000b7c <__fp_cmp>:
     b7c:	99 0f       	add	r25, r25
     b7e:	00 08       	sbc	r0, r0
     b80:	55 0f       	add	r21, r21
     b82:	aa 0b       	sbc	r26, r26
     b84:	e0 e8       	ldi	r30, 0x80	; 128
     b86:	fe ef       	ldi	r31, 0xFE	; 254
     b88:	16 16       	cp	r1, r22
     b8a:	17 06       	cpc	r1, r23
     b8c:	e8 07       	cpc	r30, r24
     b8e:	f9 07       	cpc	r31, r25
     b90:	c0 f0       	brcs	.+48     	; 0xbc2 <__fp_cmp+0x46>
     b92:	12 16       	cp	r1, r18
     b94:	13 06       	cpc	r1, r19
     b96:	e4 07       	cpc	r30, r20
     b98:	f5 07       	cpc	r31, r21
     b9a:	98 f0       	brcs	.+38     	; 0xbc2 <__fp_cmp+0x46>
     b9c:	62 1b       	sub	r22, r18
     b9e:	73 0b       	sbc	r23, r19
     ba0:	84 0b       	sbc	r24, r20
     ba2:	95 0b       	sbc	r25, r21
     ba4:	39 f4       	brne	.+14     	; 0xbb4 <__fp_cmp+0x38>
     ba6:	0a 26       	eor	r0, r26
     ba8:	61 f0       	breq	.+24     	; 0xbc2 <__fp_cmp+0x46>
     baa:	23 2b       	or	r18, r19
     bac:	24 2b       	or	r18, r20
     bae:	25 2b       	or	r18, r21
     bb0:	21 f4       	brne	.+8      	; 0xbba <__fp_cmp+0x3e>
     bb2:	08 95       	ret
     bb4:	0a 26       	eor	r0, r26
     bb6:	09 f4       	brne	.+2      	; 0xbba <__fp_cmp+0x3e>
     bb8:	a1 40       	sbci	r26, 0x01	; 1
     bba:	a6 95       	lsr	r26
     bbc:	8f ef       	ldi	r24, 0xFF	; 255
     bbe:	81 1d       	adc	r24, r1
     bc0:	81 1d       	adc	r24, r1
     bc2:	08 95       	ret

00000bc4 <__fp_inf>:
     bc4:	97 f9       	bld	r25, 7
     bc6:	9f 67       	ori	r25, 0x7F	; 127
     bc8:	80 e8       	ldi	r24, 0x80	; 128
     bca:	70 e0       	ldi	r23, 0x00	; 0
     bcc:	60 e0       	ldi	r22, 0x00	; 0
     bce:	08 95       	ret

00000bd0 <__fp_nan>:
     bd0:	9f ef       	ldi	r25, 0xFF	; 255
     bd2:	80 ec       	ldi	r24, 0xC0	; 192
     bd4:	08 95       	ret

00000bd6 <__fp_pscA>:
     bd6:	00 24       	eor	r0, r0
     bd8:	0a 94       	dec	r0
     bda:	16 16       	cp	r1, r22
     bdc:	17 06       	cpc	r1, r23
     bde:	18 06       	cpc	r1, r24
     be0:	09 06       	cpc	r0, r25
     be2:	08 95       	ret

00000be4 <__fp_pscB>:
     be4:	00 24       	eor	r0, r0
     be6:	0a 94       	dec	r0
     be8:	12 16       	cp	r1, r18
     bea:	13 06       	cpc	r1, r19
     bec:	14 06       	cpc	r1, r20
     bee:	05 06       	cpc	r0, r21
     bf0:	08 95       	ret

00000bf2 <__fp_round>:
     bf2:	09 2e       	mov	r0, r25
     bf4:	03 94       	inc	r0
     bf6:	00 0c       	add	r0, r0
     bf8:	11 f4       	brne	.+4      	; 0xbfe <__fp_round+0xc>
     bfa:	88 23       	and	r24, r24
     bfc:	52 f0       	brmi	.+20     	; 0xc12 <__fp_round+0x20>
     bfe:	bb 0f       	add	r27, r27
     c00:	40 f4       	brcc	.+16     	; 0xc12 <__fp_round+0x20>
     c02:	bf 2b       	or	r27, r31
     c04:	11 f4       	brne	.+4      	; 0xc0a <__fp_round+0x18>
     c06:	60 ff       	sbrs	r22, 0
     c08:	04 c0       	rjmp	.+8      	; 0xc12 <__fp_round+0x20>
     c0a:	6f 5f       	subi	r22, 0xFF	; 255
     c0c:	7f 4f       	sbci	r23, 0xFF	; 255
     c0e:	8f 4f       	sbci	r24, 0xFF	; 255
     c10:	9f 4f       	sbci	r25, 0xFF	; 255
     c12:	08 95       	ret

00000c14 <__fp_split3>:
     c14:	57 fd       	sbrc	r21, 7
     c16:	90 58       	subi	r25, 0x80	; 128
     c18:	44 0f       	add	r20, r20
     c1a:	55 1f       	adc	r21, r21
     c1c:	59 f0       	breq	.+22     	; 0xc34 <__fp_splitA+0x10>
     c1e:	5f 3f       	cpi	r21, 0xFF	; 255
     c20:	71 f0       	breq	.+28     	; 0xc3e <__fp_splitA+0x1a>
     c22:	47 95       	ror	r20

00000c24 <__fp_splitA>:
     c24:	88 0f       	add	r24, r24
     c26:	97 fb       	bst	r25, 7
     c28:	99 1f       	adc	r25, r25
     c2a:	61 f0       	breq	.+24     	; 0xc44 <__fp_splitA+0x20>
     c2c:	9f 3f       	cpi	r25, 0xFF	; 255
     c2e:	79 f0       	breq	.+30     	; 0xc4e <__fp_splitA+0x2a>
     c30:	87 95       	ror	r24
     c32:	08 95       	ret
     c34:	12 16       	cp	r1, r18
     c36:	13 06       	cpc	r1, r19
     c38:	14 06       	cpc	r1, r20
     c3a:	55 1f       	adc	r21, r21
     c3c:	f2 cf       	rjmp	.-28     	; 0xc22 <__fp_split3+0xe>
     c3e:	46 95       	lsr	r20
     c40:	f1 df       	rcall	.-30     	; 0xc24 <__fp_splitA>
     c42:	08 c0       	rjmp	.+16     	; 0xc54 <__fp_splitA+0x30>
     c44:	16 16       	cp	r1, r22
     c46:	17 06       	cpc	r1, r23
     c48:	18 06       	cpc	r1, r24
     c4a:	99 1f       	adc	r25, r25
     c4c:	f1 cf       	rjmp	.-30     	; 0xc30 <__fp_splitA+0xc>
     c4e:	86 95       	lsr	r24
     c50:	71 05       	cpc	r23, r1
     c52:	61 05       	cpc	r22, r1
     c54:	08 94       	sec
     c56:	08 95       	ret

00000c58 <__fp_zero>:
     c58:	e8 94       	clt

00000c5a <__fp_szero>:
     c5a:	bb 27       	eor	r27, r27
     c5c:	66 27       	eor	r22, r22
     c5e:	77 27       	eor	r23, r23
     c60:	cb 01       	movw	r24, r22
     c62:	97 f9       	bld	r25, 7
     c64:	08 95       	ret

00000c66 <__gesf2>:
     c66:	0e 94 be 05 	call	0xb7c	; 0xb7c <__fp_cmp>
     c6a:	08 f4       	brcc	.+2      	; 0xc6e <__gesf2+0x8>
     c6c:	8f ef       	ldi	r24, 0xFF	; 255
     c6e:	08 95       	ret

00000c70 <__umulhisi3>:
     c70:	a2 9f       	mul	r26, r18
     c72:	b0 01       	movw	r22, r0
     c74:	b3 9f       	mul	r27, r19
     c76:	c0 01       	movw	r24, r0
     c78:	a3 9f       	mul	r26, r19
     c7a:	70 0d       	add	r23, r0
     c7c:	81 1d       	adc	r24, r1
     c7e:	11 24       	eor	r1, r1
     c80:	91 1d       	adc	r25, r1
     c82:	b2 9f       	mul	r27, r18
     c84:	70 0d       	add	r23, r0
     c86:	81 1d       	adc	r24, r1
     c88:	11 24       	eor	r1, r1
     c8a:	91 1d       	adc	r25, r1
     c8c:	08 95       	ret

00000c8e <sprintf>:
     c8e:	ae e0       	ldi	r26, 0x0E	; 14
     c90:	b0 e0       	ldi	r27, 0x00	; 0
     c92:	ed e4       	ldi	r30, 0x4D	; 77
     c94:	f6 e0       	ldi	r31, 0x06	; 6
     c96:	0c 94 08 09 	jmp	0x1210	; 0x1210 <__prologue_saves__+0x1c>
     c9a:	0d 89       	ldd	r16, Y+21	; 0x15
     c9c:	1e 89       	ldd	r17, Y+22	; 0x16
     c9e:	86 e0       	ldi	r24, 0x06	; 6
     ca0:	8c 83       	std	Y+4, r24	; 0x04
     ca2:	1a 83       	std	Y+2, r17	; 0x02
     ca4:	09 83       	std	Y+1, r16	; 0x01
     ca6:	8f ef       	ldi	r24, 0xFF	; 255
     ca8:	9f e7       	ldi	r25, 0x7F	; 127
     caa:	9e 83       	std	Y+6, r25	; 0x06
     cac:	8d 83       	std	Y+5, r24	; 0x05
     cae:	ae 01       	movw	r20, r28
     cb0:	47 5e       	subi	r20, 0xE7	; 231
     cb2:	5f 4f       	sbci	r21, 0xFF	; 255
     cb4:	6f 89       	ldd	r22, Y+23	; 0x17
     cb6:	78 8d       	ldd	r23, Y+24	; 0x18
     cb8:	ce 01       	movw	r24, r28
     cba:	01 96       	adiw	r24, 0x01	; 1
     cbc:	0e 94 69 06 	call	0xcd2	; 0xcd2 <vfprintf>
     cc0:	ef 81       	ldd	r30, Y+7	; 0x07
     cc2:	f8 85       	ldd	r31, Y+8	; 0x08
     cc4:	e0 0f       	add	r30, r16
     cc6:	f1 1f       	adc	r31, r17
     cc8:	10 82       	st	Z, r1
     cca:	2e 96       	adiw	r28, 0x0e	; 14
     ccc:	e4 e0       	ldi	r30, 0x04	; 4
     cce:	0c 94 24 09 	jmp	0x1248	; 0x1248 <__epilogue_restores__+0x1c>

00000cd2 <vfprintf>:
     cd2:	ab e0       	ldi	r26, 0x0B	; 11
     cd4:	b0 e0       	ldi	r27, 0x00	; 0
     cd6:	ef e6       	ldi	r30, 0x6F	; 111
     cd8:	f6 e0       	ldi	r31, 0x06	; 6
     cda:	0c 94 fa 08 	jmp	0x11f4	; 0x11f4 <__prologue_saves__>
     cde:	6c 01       	movw	r12, r24
     ce0:	7b 01       	movw	r14, r22
     ce2:	8a 01       	movw	r16, r20
     ce4:	fc 01       	movw	r30, r24
     ce6:	17 82       	std	Z+7, r1	; 0x07
     ce8:	16 82       	std	Z+6, r1	; 0x06
     cea:	83 81       	ldd	r24, Z+3	; 0x03
     cec:	81 ff       	sbrs	r24, 1
     cee:	cc c1       	rjmp	.+920    	; 0x1088 <vfprintf+0x3b6>
     cf0:	ce 01       	movw	r24, r28
     cf2:	01 96       	adiw	r24, 0x01	; 1
     cf4:	3c 01       	movw	r6, r24
     cf6:	f6 01       	movw	r30, r12
     cf8:	93 81       	ldd	r25, Z+3	; 0x03
     cfa:	f7 01       	movw	r30, r14
     cfc:	93 fd       	sbrc	r25, 3
     cfe:	85 91       	lpm	r24, Z+
     d00:	93 ff       	sbrs	r25, 3
     d02:	81 91       	ld	r24, Z+
     d04:	7f 01       	movw	r14, r30
     d06:	88 23       	and	r24, r24
     d08:	09 f4       	brne	.+2      	; 0xd0c <vfprintf+0x3a>
     d0a:	ba c1       	rjmp	.+884    	; 0x1080 <vfprintf+0x3ae>
     d0c:	85 32       	cpi	r24, 0x25	; 37
     d0e:	39 f4       	brne	.+14     	; 0xd1e <vfprintf+0x4c>
     d10:	93 fd       	sbrc	r25, 3
     d12:	85 91       	lpm	r24, Z+
     d14:	93 ff       	sbrs	r25, 3
     d16:	81 91       	ld	r24, Z+
     d18:	7f 01       	movw	r14, r30
     d1a:	85 32       	cpi	r24, 0x25	; 37
     d1c:	29 f4       	brne	.+10     	; 0xd28 <vfprintf+0x56>
     d1e:	b6 01       	movw	r22, r12
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	0e 94 60 08 	call	0x10c0	; 0x10c0 <fputc>
     d26:	e7 cf       	rjmp	.-50     	; 0xcf6 <vfprintf+0x24>
     d28:	91 2c       	mov	r9, r1
     d2a:	21 2c       	mov	r2, r1
     d2c:	31 2c       	mov	r3, r1
     d2e:	ff e1       	ldi	r31, 0x1F	; 31
     d30:	f3 15       	cp	r31, r3
     d32:	d8 f0       	brcs	.+54     	; 0xd6a <vfprintf+0x98>
     d34:	8b 32       	cpi	r24, 0x2B	; 43
     d36:	79 f0       	breq	.+30     	; 0xd56 <vfprintf+0x84>
     d38:	38 f4       	brcc	.+14     	; 0xd48 <vfprintf+0x76>
     d3a:	80 32       	cpi	r24, 0x20	; 32
     d3c:	79 f0       	breq	.+30     	; 0xd5c <vfprintf+0x8a>
     d3e:	83 32       	cpi	r24, 0x23	; 35
     d40:	a1 f4       	brne	.+40     	; 0xd6a <vfprintf+0x98>
     d42:	23 2d       	mov	r18, r3
     d44:	20 61       	ori	r18, 0x10	; 16
     d46:	1d c0       	rjmp	.+58     	; 0xd82 <vfprintf+0xb0>
     d48:	8d 32       	cpi	r24, 0x2D	; 45
     d4a:	61 f0       	breq	.+24     	; 0xd64 <vfprintf+0x92>
     d4c:	80 33       	cpi	r24, 0x30	; 48
     d4e:	69 f4       	brne	.+26     	; 0xd6a <vfprintf+0x98>
     d50:	23 2d       	mov	r18, r3
     d52:	21 60       	ori	r18, 0x01	; 1
     d54:	16 c0       	rjmp	.+44     	; 0xd82 <vfprintf+0xb0>
     d56:	83 2d       	mov	r24, r3
     d58:	82 60       	ori	r24, 0x02	; 2
     d5a:	38 2e       	mov	r3, r24
     d5c:	e3 2d       	mov	r30, r3
     d5e:	e4 60       	ori	r30, 0x04	; 4
     d60:	3e 2e       	mov	r3, r30
     d62:	2a c0       	rjmp	.+84     	; 0xdb8 <vfprintf+0xe6>
     d64:	f3 2d       	mov	r31, r3
     d66:	f8 60       	ori	r31, 0x08	; 8
     d68:	1d c0       	rjmp	.+58     	; 0xda4 <vfprintf+0xd2>
     d6a:	37 fc       	sbrc	r3, 7
     d6c:	2d c0       	rjmp	.+90     	; 0xdc8 <vfprintf+0xf6>
     d6e:	20 ed       	ldi	r18, 0xD0	; 208
     d70:	28 0f       	add	r18, r24
     d72:	2a 30       	cpi	r18, 0x0A	; 10
     d74:	40 f0       	brcs	.+16     	; 0xd86 <vfprintf+0xb4>
     d76:	8e 32       	cpi	r24, 0x2E	; 46
     d78:	b9 f4       	brne	.+46     	; 0xda8 <vfprintf+0xd6>
     d7a:	36 fc       	sbrc	r3, 6
     d7c:	81 c1       	rjmp	.+770    	; 0x1080 <vfprintf+0x3ae>
     d7e:	23 2d       	mov	r18, r3
     d80:	20 64       	ori	r18, 0x40	; 64
     d82:	32 2e       	mov	r3, r18
     d84:	19 c0       	rjmp	.+50     	; 0xdb8 <vfprintf+0xe6>
     d86:	36 fe       	sbrs	r3, 6
     d88:	06 c0       	rjmp	.+12     	; 0xd96 <vfprintf+0xc4>
     d8a:	8a e0       	ldi	r24, 0x0A	; 10
     d8c:	98 9e       	mul	r9, r24
     d8e:	20 0d       	add	r18, r0
     d90:	11 24       	eor	r1, r1
     d92:	92 2e       	mov	r9, r18
     d94:	11 c0       	rjmp	.+34     	; 0xdb8 <vfprintf+0xe6>
     d96:	ea e0       	ldi	r30, 0x0A	; 10
     d98:	2e 9e       	mul	r2, r30
     d9a:	20 0d       	add	r18, r0
     d9c:	11 24       	eor	r1, r1
     d9e:	22 2e       	mov	r2, r18
     da0:	f3 2d       	mov	r31, r3
     da2:	f0 62       	ori	r31, 0x20	; 32
     da4:	3f 2e       	mov	r3, r31
     da6:	08 c0       	rjmp	.+16     	; 0xdb8 <vfprintf+0xe6>
     da8:	8c 36       	cpi	r24, 0x6C	; 108
     daa:	21 f4       	brne	.+8      	; 0xdb4 <vfprintf+0xe2>
     dac:	83 2d       	mov	r24, r3
     dae:	80 68       	ori	r24, 0x80	; 128
     db0:	38 2e       	mov	r3, r24
     db2:	02 c0       	rjmp	.+4      	; 0xdb8 <vfprintf+0xe6>
     db4:	88 36       	cpi	r24, 0x68	; 104
     db6:	41 f4       	brne	.+16     	; 0xdc8 <vfprintf+0xf6>
     db8:	f7 01       	movw	r30, r14
     dba:	93 fd       	sbrc	r25, 3
     dbc:	85 91       	lpm	r24, Z+
     dbe:	93 ff       	sbrs	r25, 3
     dc0:	81 91       	ld	r24, Z+
     dc2:	7f 01       	movw	r14, r30
     dc4:	81 11       	cpse	r24, r1
     dc6:	b3 cf       	rjmp	.-154    	; 0xd2e <vfprintf+0x5c>
     dc8:	98 2f       	mov	r25, r24
     dca:	9f 7d       	andi	r25, 0xDF	; 223
     dcc:	95 54       	subi	r25, 0x45	; 69
     dce:	93 30       	cpi	r25, 0x03	; 3
     dd0:	28 f4       	brcc	.+10     	; 0xddc <vfprintf+0x10a>
     dd2:	0c 5f       	subi	r16, 0xFC	; 252
     dd4:	1f 4f       	sbci	r17, 0xFF	; 255
     dd6:	9f e3       	ldi	r25, 0x3F	; 63
     dd8:	99 83       	std	Y+1, r25	; 0x01
     dda:	0d c0       	rjmp	.+26     	; 0xdf6 <vfprintf+0x124>
     ddc:	83 36       	cpi	r24, 0x63	; 99
     dde:	31 f0       	breq	.+12     	; 0xdec <vfprintf+0x11a>
     de0:	83 37       	cpi	r24, 0x73	; 115
     de2:	71 f0       	breq	.+28     	; 0xe00 <vfprintf+0x12e>
     de4:	83 35       	cpi	r24, 0x53	; 83
     de6:	09 f0       	breq	.+2      	; 0xdea <vfprintf+0x118>
     de8:	59 c0       	rjmp	.+178    	; 0xe9c <vfprintf+0x1ca>
     dea:	21 c0       	rjmp	.+66     	; 0xe2e <vfprintf+0x15c>
     dec:	f8 01       	movw	r30, r16
     dee:	80 81       	ld	r24, Z
     df0:	89 83       	std	Y+1, r24	; 0x01
     df2:	0e 5f       	subi	r16, 0xFE	; 254
     df4:	1f 4f       	sbci	r17, 0xFF	; 255
     df6:	88 24       	eor	r8, r8
     df8:	83 94       	inc	r8
     dfa:	91 2c       	mov	r9, r1
     dfc:	53 01       	movw	r10, r6
     dfe:	13 c0       	rjmp	.+38     	; 0xe26 <vfprintf+0x154>
     e00:	28 01       	movw	r4, r16
     e02:	f2 e0       	ldi	r31, 0x02	; 2
     e04:	4f 0e       	add	r4, r31
     e06:	51 1c       	adc	r5, r1
     e08:	f8 01       	movw	r30, r16
     e0a:	a0 80       	ld	r10, Z
     e0c:	b1 80       	ldd	r11, Z+1	; 0x01
     e0e:	36 fe       	sbrs	r3, 6
     e10:	03 c0       	rjmp	.+6      	; 0xe18 <vfprintf+0x146>
     e12:	69 2d       	mov	r22, r9
     e14:	70 e0       	ldi	r23, 0x00	; 0
     e16:	02 c0       	rjmp	.+4      	; 0xe1c <vfprintf+0x14a>
     e18:	6f ef       	ldi	r22, 0xFF	; 255
     e1a:	7f ef       	ldi	r23, 0xFF	; 255
     e1c:	c5 01       	movw	r24, r10
     e1e:	0e 94 55 08 	call	0x10aa	; 0x10aa <strnlen>
     e22:	4c 01       	movw	r8, r24
     e24:	82 01       	movw	r16, r4
     e26:	f3 2d       	mov	r31, r3
     e28:	ff 77       	andi	r31, 0x7F	; 127
     e2a:	3f 2e       	mov	r3, r31
     e2c:	16 c0       	rjmp	.+44     	; 0xe5a <vfprintf+0x188>
     e2e:	28 01       	movw	r4, r16
     e30:	22 e0       	ldi	r18, 0x02	; 2
     e32:	42 0e       	add	r4, r18
     e34:	51 1c       	adc	r5, r1
     e36:	f8 01       	movw	r30, r16
     e38:	a0 80       	ld	r10, Z
     e3a:	b1 80       	ldd	r11, Z+1	; 0x01
     e3c:	36 fe       	sbrs	r3, 6
     e3e:	03 c0       	rjmp	.+6      	; 0xe46 <vfprintf+0x174>
     e40:	69 2d       	mov	r22, r9
     e42:	70 e0       	ldi	r23, 0x00	; 0
     e44:	02 c0       	rjmp	.+4      	; 0xe4a <vfprintf+0x178>
     e46:	6f ef       	ldi	r22, 0xFF	; 255
     e48:	7f ef       	ldi	r23, 0xFF	; 255
     e4a:	c5 01       	movw	r24, r10
     e4c:	0e 94 4a 08 	call	0x1094	; 0x1094 <strnlen_P>
     e50:	4c 01       	movw	r8, r24
     e52:	f3 2d       	mov	r31, r3
     e54:	f0 68       	ori	r31, 0x80	; 128
     e56:	3f 2e       	mov	r3, r31
     e58:	82 01       	movw	r16, r4
     e5a:	33 fc       	sbrc	r3, 3
     e5c:	1b c0       	rjmp	.+54     	; 0xe94 <vfprintf+0x1c2>
     e5e:	82 2d       	mov	r24, r2
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	88 16       	cp	r8, r24
     e64:	99 06       	cpc	r9, r25
     e66:	b0 f4       	brcc	.+44     	; 0xe94 <vfprintf+0x1c2>
     e68:	b6 01       	movw	r22, r12
     e6a:	80 e2       	ldi	r24, 0x20	; 32
     e6c:	90 e0       	ldi	r25, 0x00	; 0
     e6e:	0e 94 60 08 	call	0x10c0	; 0x10c0 <fputc>
     e72:	2a 94       	dec	r2
     e74:	f4 cf       	rjmp	.-24     	; 0xe5e <vfprintf+0x18c>
     e76:	f5 01       	movw	r30, r10
     e78:	37 fc       	sbrc	r3, 7
     e7a:	85 91       	lpm	r24, Z+
     e7c:	37 fe       	sbrs	r3, 7
     e7e:	81 91       	ld	r24, Z+
     e80:	5f 01       	movw	r10, r30
     e82:	b6 01       	movw	r22, r12
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	0e 94 60 08 	call	0x10c0	; 0x10c0 <fputc>
     e8a:	21 10       	cpse	r2, r1
     e8c:	2a 94       	dec	r2
     e8e:	21 e0       	ldi	r18, 0x01	; 1
     e90:	82 1a       	sub	r8, r18
     e92:	91 08       	sbc	r9, r1
     e94:	81 14       	cp	r8, r1
     e96:	91 04       	cpc	r9, r1
     e98:	71 f7       	brne	.-36     	; 0xe76 <vfprintf+0x1a4>
     e9a:	e8 c0       	rjmp	.+464    	; 0x106c <vfprintf+0x39a>
     e9c:	84 36       	cpi	r24, 0x64	; 100
     e9e:	11 f0       	breq	.+4      	; 0xea4 <vfprintf+0x1d2>
     ea0:	89 36       	cpi	r24, 0x69	; 105
     ea2:	41 f5       	brne	.+80     	; 0xef4 <vfprintf+0x222>
     ea4:	f8 01       	movw	r30, r16
     ea6:	37 fe       	sbrs	r3, 7
     ea8:	07 c0       	rjmp	.+14     	; 0xeb8 <vfprintf+0x1e6>
     eaa:	60 81       	ld	r22, Z
     eac:	71 81       	ldd	r23, Z+1	; 0x01
     eae:	82 81       	ldd	r24, Z+2	; 0x02
     eb0:	93 81       	ldd	r25, Z+3	; 0x03
     eb2:	0c 5f       	subi	r16, 0xFC	; 252
     eb4:	1f 4f       	sbci	r17, 0xFF	; 255
     eb6:	08 c0       	rjmp	.+16     	; 0xec8 <vfprintf+0x1f6>
     eb8:	60 81       	ld	r22, Z
     eba:	71 81       	ldd	r23, Z+1	; 0x01
     ebc:	07 2e       	mov	r0, r23
     ebe:	00 0c       	add	r0, r0
     ec0:	88 0b       	sbc	r24, r24
     ec2:	99 0b       	sbc	r25, r25
     ec4:	0e 5f       	subi	r16, 0xFE	; 254
     ec6:	1f 4f       	sbci	r17, 0xFF	; 255
     ec8:	f3 2d       	mov	r31, r3
     eca:	ff 76       	andi	r31, 0x6F	; 111
     ecc:	3f 2e       	mov	r3, r31
     ece:	97 ff       	sbrs	r25, 7
     ed0:	09 c0       	rjmp	.+18     	; 0xee4 <vfprintf+0x212>
     ed2:	90 95       	com	r25
     ed4:	80 95       	com	r24
     ed6:	70 95       	com	r23
     ed8:	61 95       	neg	r22
     eda:	7f 4f       	sbci	r23, 0xFF	; 255
     edc:	8f 4f       	sbci	r24, 0xFF	; 255
     ede:	9f 4f       	sbci	r25, 0xFF	; 255
     ee0:	f0 68       	ori	r31, 0x80	; 128
     ee2:	3f 2e       	mov	r3, r31
     ee4:	2a e0       	ldi	r18, 0x0A	; 10
     ee6:	30 e0       	ldi	r19, 0x00	; 0
     ee8:	a3 01       	movw	r20, r6
     eea:	0e 94 9c 08 	call	0x1138	; 0x1138 <__ultoa_invert>
     eee:	88 2e       	mov	r8, r24
     ef0:	86 18       	sub	r8, r6
     ef2:	45 c0       	rjmp	.+138    	; 0xf7e <vfprintf+0x2ac>
     ef4:	85 37       	cpi	r24, 0x75	; 117
     ef6:	31 f4       	brne	.+12     	; 0xf04 <vfprintf+0x232>
     ef8:	23 2d       	mov	r18, r3
     efa:	2f 7e       	andi	r18, 0xEF	; 239
     efc:	b2 2e       	mov	r11, r18
     efe:	2a e0       	ldi	r18, 0x0A	; 10
     f00:	30 e0       	ldi	r19, 0x00	; 0
     f02:	25 c0       	rjmp	.+74     	; 0xf4e <vfprintf+0x27c>
     f04:	93 2d       	mov	r25, r3
     f06:	99 7f       	andi	r25, 0xF9	; 249
     f08:	b9 2e       	mov	r11, r25
     f0a:	8f 36       	cpi	r24, 0x6F	; 111
     f0c:	c1 f0       	breq	.+48     	; 0xf3e <vfprintf+0x26c>
     f0e:	18 f4       	brcc	.+6      	; 0xf16 <vfprintf+0x244>
     f10:	88 35       	cpi	r24, 0x58	; 88
     f12:	79 f0       	breq	.+30     	; 0xf32 <vfprintf+0x260>
     f14:	b5 c0       	rjmp	.+362    	; 0x1080 <vfprintf+0x3ae>
     f16:	80 37       	cpi	r24, 0x70	; 112
     f18:	19 f0       	breq	.+6      	; 0xf20 <vfprintf+0x24e>
     f1a:	88 37       	cpi	r24, 0x78	; 120
     f1c:	21 f0       	breq	.+8      	; 0xf26 <vfprintf+0x254>
     f1e:	b0 c0       	rjmp	.+352    	; 0x1080 <vfprintf+0x3ae>
     f20:	e9 2f       	mov	r30, r25
     f22:	e0 61       	ori	r30, 0x10	; 16
     f24:	be 2e       	mov	r11, r30
     f26:	b4 fe       	sbrs	r11, 4
     f28:	0d c0       	rjmp	.+26     	; 0xf44 <vfprintf+0x272>
     f2a:	fb 2d       	mov	r31, r11
     f2c:	f4 60       	ori	r31, 0x04	; 4
     f2e:	bf 2e       	mov	r11, r31
     f30:	09 c0       	rjmp	.+18     	; 0xf44 <vfprintf+0x272>
     f32:	34 fe       	sbrs	r3, 4
     f34:	0a c0       	rjmp	.+20     	; 0xf4a <vfprintf+0x278>
     f36:	29 2f       	mov	r18, r25
     f38:	26 60       	ori	r18, 0x06	; 6
     f3a:	b2 2e       	mov	r11, r18
     f3c:	06 c0       	rjmp	.+12     	; 0xf4a <vfprintf+0x278>
     f3e:	28 e0       	ldi	r18, 0x08	; 8
     f40:	30 e0       	ldi	r19, 0x00	; 0
     f42:	05 c0       	rjmp	.+10     	; 0xf4e <vfprintf+0x27c>
     f44:	20 e1       	ldi	r18, 0x10	; 16
     f46:	30 e0       	ldi	r19, 0x00	; 0
     f48:	02 c0       	rjmp	.+4      	; 0xf4e <vfprintf+0x27c>
     f4a:	20 e1       	ldi	r18, 0x10	; 16
     f4c:	32 e0       	ldi	r19, 0x02	; 2
     f4e:	f8 01       	movw	r30, r16
     f50:	b7 fe       	sbrs	r11, 7
     f52:	07 c0       	rjmp	.+14     	; 0xf62 <vfprintf+0x290>
     f54:	60 81       	ld	r22, Z
     f56:	71 81       	ldd	r23, Z+1	; 0x01
     f58:	82 81       	ldd	r24, Z+2	; 0x02
     f5a:	93 81       	ldd	r25, Z+3	; 0x03
     f5c:	0c 5f       	subi	r16, 0xFC	; 252
     f5e:	1f 4f       	sbci	r17, 0xFF	; 255
     f60:	06 c0       	rjmp	.+12     	; 0xf6e <vfprintf+0x29c>
     f62:	60 81       	ld	r22, Z
     f64:	71 81       	ldd	r23, Z+1	; 0x01
     f66:	80 e0       	ldi	r24, 0x00	; 0
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	0e 5f       	subi	r16, 0xFE	; 254
     f6c:	1f 4f       	sbci	r17, 0xFF	; 255
     f6e:	a3 01       	movw	r20, r6
     f70:	0e 94 9c 08 	call	0x1138	; 0x1138 <__ultoa_invert>
     f74:	88 2e       	mov	r8, r24
     f76:	86 18       	sub	r8, r6
     f78:	fb 2d       	mov	r31, r11
     f7a:	ff 77       	andi	r31, 0x7F	; 127
     f7c:	3f 2e       	mov	r3, r31
     f7e:	36 fe       	sbrs	r3, 6
     f80:	0d c0       	rjmp	.+26     	; 0xf9c <vfprintf+0x2ca>
     f82:	23 2d       	mov	r18, r3
     f84:	2e 7f       	andi	r18, 0xFE	; 254
     f86:	a2 2e       	mov	r10, r18
     f88:	89 14       	cp	r8, r9
     f8a:	58 f4       	brcc	.+22     	; 0xfa2 <vfprintf+0x2d0>
     f8c:	34 fe       	sbrs	r3, 4
     f8e:	0b c0       	rjmp	.+22     	; 0xfa6 <vfprintf+0x2d4>
     f90:	32 fc       	sbrc	r3, 2
     f92:	09 c0       	rjmp	.+18     	; 0xfa6 <vfprintf+0x2d4>
     f94:	83 2d       	mov	r24, r3
     f96:	8e 7e       	andi	r24, 0xEE	; 238
     f98:	a8 2e       	mov	r10, r24
     f9a:	05 c0       	rjmp	.+10     	; 0xfa6 <vfprintf+0x2d4>
     f9c:	b8 2c       	mov	r11, r8
     f9e:	a3 2c       	mov	r10, r3
     fa0:	03 c0       	rjmp	.+6      	; 0xfa8 <vfprintf+0x2d6>
     fa2:	b8 2c       	mov	r11, r8
     fa4:	01 c0       	rjmp	.+2      	; 0xfa8 <vfprintf+0x2d6>
     fa6:	b9 2c       	mov	r11, r9
     fa8:	a4 fe       	sbrs	r10, 4
     faa:	0f c0       	rjmp	.+30     	; 0xfca <vfprintf+0x2f8>
     fac:	fe 01       	movw	r30, r28
     fae:	e8 0d       	add	r30, r8
     fb0:	f1 1d       	adc	r31, r1
     fb2:	80 81       	ld	r24, Z
     fb4:	80 33       	cpi	r24, 0x30	; 48
     fb6:	21 f4       	brne	.+8      	; 0xfc0 <vfprintf+0x2ee>
     fb8:	9a 2d       	mov	r25, r10
     fba:	99 7e       	andi	r25, 0xE9	; 233
     fbc:	a9 2e       	mov	r10, r25
     fbe:	09 c0       	rjmp	.+18     	; 0xfd2 <vfprintf+0x300>
     fc0:	a2 fe       	sbrs	r10, 2
     fc2:	06 c0       	rjmp	.+12     	; 0xfd0 <vfprintf+0x2fe>
     fc4:	b3 94       	inc	r11
     fc6:	b3 94       	inc	r11
     fc8:	04 c0       	rjmp	.+8      	; 0xfd2 <vfprintf+0x300>
     fca:	8a 2d       	mov	r24, r10
     fcc:	86 78       	andi	r24, 0x86	; 134
     fce:	09 f0       	breq	.+2      	; 0xfd2 <vfprintf+0x300>
     fd0:	b3 94       	inc	r11
     fd2:	a3 fc       	sbrc	r10, 3
     fd4:	11 c0       	rjmp	.+34     	; 0xff8 <vfprintf+0x326>
     fd6:	a0 fe       	sbrs	r10, 0
     fd8:	06 c0       	rjmp	.+12     	; 0xfe6 <vfprintf+0x314>
     fda:	b2 14       	cp	r11, r2
     fdc:	88 f4       	brcc	.+34     	; 0x1000 <vfprintf+0x32e>
     fde:	28 0c       	add	r2, r8
     fe0:	92 2c       	mov	r9, r2
     fe2:	9b 18       	sub	r9, r11
     fe4:	0e c0       	rjmp	.+28     	; 0x1002 <vfprintf+0x330>
     fe6:	b2 14       	cp	r11, r2
     fe8:	60 f4       	brcc	.+24     	; 0x1002 <vfprintf+0x330>
     fea:	b6 01       	movw	r22, r12
     fec:	80 e2       	ldi	r24, 0x20	; 32
     fee:	90 e0       	ldi	r25, 0x00	; 0
     ff0:	0e 94 60 08 	call	0x10c0	; 0x10c0 <fputc>
     ff4:	b3 94       	inc	r11
     ff6:	f7 cf       	rjmp	.-18     	; 0xfe6 <vfprintf+0x314>
     ff8:	b2 14       	cp	r11, r2
     ffa:	18 f4       	brcc	.+6      	; 0x1002 <vfprintf+0x330>
     ffc:	2b 18       	sub	r2, r11
     ffe:	02 c0       	rjmp	.+4      	; 0x1004 <vfprintf+0x332>
    1000:	98 2c       	mov	r9, r8
    1002:	21 2c       	mov	r2, r1
    1004:	a4 fe       	sbrs	r10, 4
    1006:	10 c0       	rjmp	.+32     	; 0x1028 <vfprintf+0x356>
    1008:	b6 01       	movw	r22, r12
    100a:	80 e3       	ldi	r24, 0x30	; 48
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	0e 94 60 08 	call	0x10c0	; 0x10c0 <fputc>
    1012:	a2 fe       	sbrs	r10, 2
    1014:	17 c0       	rjmp	.+46     	; 0x1044 <vfprintf+0x372>
    1016:	a1 fc       	sbrc	r10, 1
    1018:	03 c0       	rjmp	.+6      	; 0x1020 <vfprintf+0x34e>
    101a:	88 e7       	ldi	r24, 0x78	; 120
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	02 c0       	rjmp	.+4      	; 0x1024 <vfprintf+0x352>
    1020:	88 e5       	ldi	r24, 0x58	; 88
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	b6 01       	movw	r22, r12
    1026:	0c c0       	rjmp	.+24     	; 0x1040 <vfprintf+0x36e>
    1028:	8a 2d       	mov	r24, r10
    102a:	86 78       	andi	r24, 0x86	; 134
    102c:	59 f0       	breq	.+22     	; 0x1044 <vfprintf+0x372>
    102e:	a1 fe       	sbrs	r10, 1
    1030:	02 c0       	rjmp	.+4      	; 0x1036 <vfprintf+0x364>
    1032:	8b e2       	ldi	r24, 0x2B	; 43
    1034:	01 c0       	rjmp	.+2      	; 0x1038 <vfprintf+0x366>
    1036:	80 e2       	ldi	r24, 0x20	; 32
    1038:	a7 fc       	sbrc	r10, 7
    103a:	8d e2       	ldi	r24, 0x2D	; 45
    103c:	b6 01       	movw	r22, r12
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	0e 94 60 08 	call	0x10c0	; 0x10c0 <fputc>
    1044:	89 14       	cp	r8, r9
    1046:	38 f4       	brcc	.+14     	; 0x1056 <vfprintf+0x384>
    1048:	b6 01       	movw	r22, r12
    104a:	80 e3       	ldi	r24, 0x30	; 48
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	0e 94 60 08 	call	0x10c0	; 0x10c0 <fputc>
    1052:	9a 94       	dec	r9
    1054:	f7 cf       	rjmp	.-18     	; 0x1044 <vfprintf+0x372>
    1056:	8a 94       	dec	r8
    1058:	f3 01       	movw	r30, r6
    105a:	e8 0d       	add	r30, r8
    105c:	f1 1d       	adc	r31, r1
    105e:	80 81       	ld	r24, Z
    1060:	b6 01       	movw	r22, r12
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	0e 94 60 08 	call	0x10c0	; 0x10c0 <fputc>
    1068:	81 10       	cpse	r8, r1
    106a:	f5 cf       	rjmp	.-22     	; 0x1056 <vfprintf+0x384>
    106c:	22 20       	and	r2, r2
    106e:	09 f4       	brne	.+2      	; 0x1072 <vfprintf+0x3a0>
    1070:	42 ce       	rjmp	.-892    	; 0xcf6 <vfprintf+0x24>
    1072:	b6 01       	movw	r22, r12
    1074:	80 e2       	ldi	r24, 0x20	; 32
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	0e 94 60 08 	call	0x10c0	; 0x10c0 <fputc>
    107c:	2a 94       	dec	r2
    107e:	f6 cf       	rjmp	.-20     	; 0x106c <vfprintf+0x39a>
    1080:	f6 01       	movw	r30, r12
    1082:	86 81       	ldd	r24, Z+6	; 0x06
    1084:	97 81       	ldd	r25, Z+7	; 0x07
    1086:	02 c0       	rjmp	.+4      	; 0x108c <vfprintf+0x3ba>
    1088:	8f ef       	ldi	r24, 0xFF	; 255
    108a:	9f ef       	ldi	r25, 0xFF	; 255
    108c:	2b 96       	adiw	r28, 0x0b	; 11
    108e:	e2 e1       	ldi	r30, 0x12	; 18
    1090:	0c 94 16 09 	jmp	0x122c	; 0x122c <__epilogue_restores__>

00001094 <strnlen_P>:
    1094:	fc 01       	movw	r30, r24
    1096:	05 90       	lpm	r0, Z+
    1098:	61 50       	subi	r22, 0x01	; 1
    109a:	70 40       	sbci	r23, 0x00	; 0
    109c:	01 10       	cpse	r0, r1
    109e:	d8 f7       	brcc	.-10     	; 0x1096 <strnlen_P+0x2>
    10a0:	80 95       	com	r24
    10a2:	90 95       	com	r25
    10a4:	8e 0f       	add	r24, r30
    10a6:	9f 1f       	adc	r25, r31
    10a8:	08 95       	ret

000010aa <strnlen>:
    10aa:	fc 01       	movw	r30, r24
    10ac:	61 50       	subi	r22, 0x01	; 1
    10ae:	70 40       	sbci	r23, 0x00	; 0
    10b0:	01 90       	ld	r0, Z+
    10b2:	01 10       	cpse	r0, r1
    10b4:	d8 f7       	brcc	.-10     	; 0x10ac <strnlen+0x2>
    10b6:	80 95       	com	r24
    10b8:	90 95       	com	r25
    10ba:	8e 0f       	add	r24, r30
    10bc:	9f 1f       	adc	r25, r31
    10be:	08 95       	ret

000010c0 <fputc>:
    10c0:	0f 93       	push	r16
    10c2:	1f 93       	push	r17
    10c4:	cf 93       	push	r28
    10c6:	df 93       	push	r29
    10c8:	fb 01       	movw	r30, r22
    10ca:	23 81       	ldd	r18, Z+3	; 0x03
    10cc:	21 fd       	sbrc	r18, 1
    10ce:	03 c0       	rjmp	.+6      	; 0x10d6 <fputc+0x16>
    10d0:	8f ef       	ldi	r24, 0xFF	; 255
    10d2:	9f ef       	ldi	r25, 0xFF	; 255
    10d4:	2c c0       	rjmp	.+88     	; 0x112e <fputc+0x6e>
    10d6:	22 ff       	sbrs	r18, 2
    10d8:	16 c0       	rjmp	.+44     	; 0x1106 <fputc+0x46>
    10da:	46 81       	ldd	r20, Z+6	; 0x06
    10dc:	57 81       	ldd	r21, Z+7	; 0x07
    10de:	24 81       	ldd	r18, Z+4	; 0x04
    10e0:	35 81       	ldd	r19, Z+5	; 0x05
    10e2:	42 17       	cp	r20, r18
    10e4:	53 07       	cpc	r21, r19
    10e6:	44 f4       	brge	.+16     	; 0x10f8 <fputc+0x38>
    10e8:	a0 81       	ld	r26, Z
    10ea:	b1 81       	ldd	r27, Z+1	; 0x01
    10ec:	9d 01       	movw	r18, r26
    10ee:	2f 5f       	subi	r18, 0xFF	; 255
    10f0:	3f 4f       	sbci	r19, 0xFF	; 255
    10f2:	31 83       	std	Z+1, r19	; 0x01
    10f4:	20 83       	st	Z, r18
    10f6:	8c 93       	st	X, r24
    10f8:	26 81       	ldd	r18, Z+6	; 0x06
    10fa:	37 81       	ldd	r19, Z+7	; 0x07
    10fc:	2f 5f       	subi	r18, 0xFF	; 255
    10fe:	3f 4f       	sbci	r19, 0xFF	; 255
    1100:	37 83       	std	Z+7, r19	; 0x07
    1102:	26 83       	std	Z+6, r18	; 0x06
    1104:	14 c0       	rjmp	.+40     	; 0x112e <fputc+0x6e>
    1106:	8b 01       	movw	r16, r22
    1108:	ec 01       	movw	r28, r24
    110a:	fb 01       	movw	r30, r22
    110c:	00 84       	ldd	r0, Z+8	; 0x08
    110e:	f1 85       	ldd	r31, Z+9	; 0x09
    1110:	e0 2d       	mov	r30, r0
    1112:	09 95       	icall
    1114:	89 2b       	or	r24, r25
    1116:	e1 f6       	brne	.-72     	; 0x10d0 <fputc+0x10>
    1118:	d8 01       	movw	r26, r16
    111a:	16 96       	adiw	r26, 0x06	; 6
    111c:	8d 91       	ld	r24, X+
    111e:	9c 91       	ld	r25, X
    1120:	17 97       	sbiw	r26, 0x07	; 7
    1122:	01 96       	adiw	r24, 0x01	; 1
    1124:	17 96       	adiw	r26, 0x07	; 7
    1126:	9c 93       	st	X, r25
    1128:	8e 93       	st	-X, r24
    112a:	16 97       	sbiw	r26, 0x06	; 6
    112c:	ce 01       	movw	r24, r28
    112e:	df 91       	pop	r29
    1130:	cf 91       	pop	r28
    1132:	1f 91       	pop	r17
    1134:	0f 91       	pop	r16
    1136:	08 95       	ret

00001138 <__ultoa_invert>:
    1138:	fa 01       	movw	r30, r20
    113a:	aa 27       	eor	r26, r26
    113c:	28 30       	cpi	r18, 0x08	; 8
    113e:	51 f1       	breq	.+84     	; 0x1194 <__ultoa_invert+0x5c>
    1140:	20 31       	cpi	r18, 0x10	; 16
    1142:	81 f1       	breq	.+96     	; 0x11a4 <__ultoa_invert+0x6c>
    1144:	e8 94       	clt
    1146:	6f 93       	push	r22
    1148:	6e 7f       	andi	r22, 0xFE	; 254
    114a:	6e 5f       	subi	r22, 0xFE	; 254
    114c:	7f 4f       	sbci	r23, 0xFF	; 255
    114e:	8f 4f       	sbci	r24, 0xFF	; 255
    1150:	9f 4f       	sbci	r25, 0xFF	; 255
    1152:	af 4f       	sbci	r26, 0xFF	; 255
    1154:	b1 e0       	ldi	r27, 0x01	; 1
    1156:	3e d0       	rcall	.+124    	; 0x11d4 <__ultoa_invert+0x9c>
    1158:	b4 e0       	ldi	r27, 0x04	; 4
    115a:	3c d0       	rcall	.+120    	; 0x11d4 <__ultoa_invert+0x9c>
    115c:	67 0f       	add	r22, r23
    115e:	78 1f       	adc	r23, r24
    1160:	89 1f       	adc	r24, r25
    1162:	9a 1f       	adc	r25, r26
    1164:	a1 1d       	adc	r26, r1
    1166:	68 0f       	add	r22, r24
    1168:	79 1f       	adc	r23, r25
    116a:	8a 1f       	adc	r24, r26
    116c:	91 1d       	adc	r25, r1
    116e:	a1 1d       	adc	r26, r1
    1170:	6a 0f       	add	r22, r26
    1172:	71 1d       	adc	r23, r1
    1174:	81 1d       	adc	r24, r1
    1176:	91 1d       	adc	r25, r1
    1178:	a1 1d       	adc	r26, r1
    117a:	20 d0       	rcall	.+64     	; 0x11bc <__ultoa_invert+0x84>
    117c:	09 f4       	brne	.+2      	; 0x1180 <__ultoa_invert+0x48>
    117e:	68 94       	set
    1180:	3f 91       	pop	r19
    1182:	2a e0       	ldi	r18, 0x0A	; 10
    1184:	26 9f       	mul	r18, r22
    1186:	11 24       	eor	r1, r1
    1188:	30 19       	sub	r19, r0
    118a:	30 5d       	subi	r19, 0xD0	; 208
    118c:	31 93       	st	Z+, r19
    118e:	de f6       	brtc	.-74     	; 0x1146 <__ultoa_invert+0xe>
    1190:	cf 01       	movw	r24, r30
    1192:	08 95       	ret
    1194:	46 2f       	mov	r20, r22
    1196:	47 70       	andi	r20, 0x07	; 7
    1198:	40 5d       	subi	r20, 0xD0	; 208
    119a:	41 93       	st	Z+, r20
    119c:	b3 e0       	ldi	r27, 0x03	; 3
    119e:	0f d0       	rcall	.+30     	; 0x11be <__ultoa_invert+0x86>
    11a0:	c9 f7       	brne	.-14     	; 0x1194 <__ultoa_invert+0x5c>
    11a2:	f6 cf       	rjmp	.-20     	; 0x1190 <__ultoa_invert+0x58>
    11a4:	46 2f       	mov	r20, r22
    11a6:	4f 70       	andi	r20, 0x0F	; 15
    11a8:	40 5d       	subi	r20, 0xD0	; 208
    11aa:	4a 33       	cpi	r20, 0x3A	; 58
    11ac:	18 f0       	brcs	.+6      	; 0x11b4 <__ultoa_invert+0x7c>
    11ae:	49 5d       	subi	r20, 0xD9	; 217
    11b0:	31 fd       	sbrc	r19, 1
    11b2:	40 52       	subi	r20, 0x20	; 32
    11b4:	41 93       	st	Z+, r20
    11b6:	02 d0       	rcall	.+4      	; 0x11bc <__ultoa_invert+0x84>
    11b8:	a9 f7       	brne	.-22     	; 0x11a4 <__ultoa_invert+0x6c>
    11ba:	ea cf       	rjmp	.-44     	; 0x1190 <__ultoa_invert+0x58>
    11bc:	b4 e0       	ldi	r27, 0x04	; 4
    11be:	a6 95       	lsr	r26
    11c0:	97 95       	ror	r25
    11c2:	87 95       	ror	r24
    11c4:	77 95       	ror	r23
    11c6:	67 95       	ror	r22
    11c8:	ba 95       	dec	r27
    11ca:	c9 f7       	brne	.-14     	; 0x11be <__ultoa_invert+0x86>
    11cc:	00 97       	sbiw	r24, 0x00	; 0
    11ce:	61 05       	cpc	r22, r1
    11d0:	71 05       	cpc	r23, r1
    11d2:	08 95       	ret
    11d4:	9b 01       	movw	r18, r22
    11d6:	ac 01       	movw	r20, r24
    11d8:	0a 2e       	mov	r0, r26
    11da:	06 94       	lsr	r0
    11dc:	57 95       	ror	r21
    11de:	47 95       	ror	r20
    11e0:	37 95       	ror	r19
    11e2:	27 95       	ror	r18
    11e4:	ba 95       	dec	r27
    11e6:	c9 f7       	brne	.-14     	; 0x11da <__ultoa_invert+0xa2>
    11e8:	62 0f       	add	r22, r18
    11ea:	73 1f       	adc	r23, r19
    11ec:	84 1f       	adc	r24, r20
    11ee:	95 1f       	adc	r25, r21
    11f0:	a0 1d       	adc	r26, r0
    11f2:	08 95       	ret

000011f4 <__prologue_saves__>:
    11f4:	2f 92       	push	r2
    11f6:	3f 92       	push	r3
    11f8:	4f 92       	push	r4
    11fa:	5f 92       	push	r5
    11fc:	6f 92       	push	r6
    11fe:	7f 92       	push	r7
    1200:	8f 92       	push	r8
    1202:	9f 92       	push	r9
    1204:	af 92       	push	r10
    1206:	bf 92       	push	r11
    1208:	cf 92       	push	r12
    120a:	df 92       	push	r13
    120c:	ef 92       	push	r14
    120e:	ff 92       	push	r15
    1210:	0f 93       	push	r16
    1212:	1f 93       	push	r17
    1214:	cf 93       	push	r28
    1216:	df 93       	push	r29
    1218:	cd b7       	in	r28, 0x3d	; 61
    121a:	de b7       	in	r29, 0x3e	; 62
    121c:	ca 1b       	sub	r28, r26
    121e:	db 0b       	sbc	r29, r27
    1220:	0f b6       	in	r0, 0x3f	; 63
    1222:	f8 94       	cli
    1224:	de bf       	out	0x3e, r29	; 62
    1226:	0f be       	out	0x3f, r0	; 63
    1228:	cd bf       	out	0x3d, r28	; 61
    122a:	09 94       	ijmp

0000122c <__epilogue_restores__>:
    122c:	2a 88       	ldd	r2, Y+18	; 0x12
    122e:	39 88       	ldd	r3, Y+17	; 0x11
    1230:	48 88       	ldd	r4, Y+16	; 0x10
    1232:	5f 84       	ldd	r5, Y+15	; 0x0f
    1234:	6e 84       	ldd	r6, Y+14	; 0x0e
    1236:	7d 84       	ldd	r7, Y+13	; 0x0d
    1238:	8c 84       	ldd	r8, Y+12	; 0x0c
    123a:	9b 84       	ldd	r9, Y+11	; 0x0b
    123c:	aa 84       	ldd	r10, Y+10	; 0x0a
    123e:	b9 84       	ldd	r11, Y+9	; 0x09
    1240:	c8 84       	ldd	r12, Y+8	; 0x08
    1242:	df 80       	ldd	r13, Y+7	; 0x07
    1244:	ee 80       	ldd	r14, Y+6	; 0x06
    1246:	fd 80       	ldd	r15, Y+5	; 0x05
    1248:	0c 81       	ldd	r16, Y+4	; 0x04
    124a:	1b 81       	ldd	r17, Y+3	; 0x03
    124c:	aa 81       	ldd	r26, Y+2	; 0x02
    124e:	b9 81       	ldd	r27, Y+1	; 0x01
    1250:	ce 0f       	add	r28, r30
    1252:	d1 1d       	adc	r29, r1
    1254:	0f b6       	in	r0, 0x3f	; 63
    1256:	f8 94       	cli
    1258:	de bf       	out	0x3e, r29	; 62
    125a:	0f be       	out	0x3f, r0	; 63
    125c:	cd bf       	out	0x3d, r28	; 61
    125e:	ed 01       	movw	r28, r26
    1260:	08 95       	ret

00001262 <_exit>:
    1262:	f8 94       	cli

00001264 <__stop_program>:
    1264:	ff cf       	rjmp	.-2      	; 0x1264 <__stop_program>
