                          CONFORMAL (R)
                   Version 20.10-p100 (01-May-2020) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2019. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

0
CPU time     : 1.19    seconds
Elapse time  : 20      seconds
Memory usage : 313.29  M bytes
// Command: read_library slow.lib -lib -revised
// Parsing file slow.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:1)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:16)
// Note: Read Liberty library successfully
0
CPU time     : 1.51    seconds
Elapse time  : 22      seconds
Memory usage : 330.02  M bytes
// Command: read_design bound_flasher.v -verilog -golden
// Parsing file bound_flasher.v ...
// Golden root module is set to 'bound_flasher'
// Warning: (RTL1.5a) Assignment with RHS bit width is greater than LHS bit width (occurrence:1)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:2)
// Warning: (RTL3.3) Non-constant value assignment is in asynchronous set/reset value (occurrence:1)
// Warning: (RTL3.4) DFF/DLAT is with both asynchronous set and reset connections (occurrence:2)
// Warning: (RTL5.3) Case expressions/items are resized (occurrence:1)
// Warning: (RTL7.10a) Comparison with different data sizes (occurrence:4)
// Warning: (RTL7.11) Implicit signed expression is converted to unsigned (occurrence:1)
// Warning: (RTL12) Referenced variable(s)/signal(s) are not in sensitivity list (occurrence:5)
// Warning: (RTL23) Flop with asynchronous hold might cause non-equivalence with synthesized netlist (occurrence:1)
// Note: Read VERILOG design successfully
0
CPU time     : 1.64    seconds
Elapse time  : 24      seconds
Memory usage : 337.06  M bytes
// Command: read_design bound_flasher_m.v -verilog -revised
// Parsing file bound_flasher_m.v ...
// Revised root module is set to 'bound_flasher'
// Note: Read VERILOG design successfully
0
CPU time     : 1.75    seconds
Elapse time  : 26      seconds
Memory usage : 342.61  M bytes
// Command: set_mapping_method -name only
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
CPU time     : 2.01    seconds
Elapse time  : 29      seconds
Memory usage : 369.78  M bytes
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            3      16     20        39      
--------------------------------------------------------------------------------
Revised           3      16     20        39      
================================================================================
0
// Command: map_key_points
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            3      16     20        39      
--------------------------------------------------------------------------------
Revised           3      16     20        39      
================================================================================
0
// Command: add_compared_points -all
// 36 compared points added to compare list
0
// Command: compare
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           16     20        36      
================================================================================
0
