// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module blur_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write,
        p_kernel_val_0_0_read,
        p_kernel_val_0_1_read,
        p_kernel_val_0_2_read,
        p_kernel_val_1_0_read,
        p_kernel_val_1_1_read,
        p_kernel_val_1_2_read,
        p_kernel_val_2_0_read,
        p_kernel_val_2_1_read,
        p_kernel_val_2_2_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_st2_fsm_1 = 6'b10;
parameter    ap_ST_st3_fsm_2 = 6'b100;
parameter    ap_ST_st4_fsm_3 = 6'b1000;
parameter    ap_ST_pp0_stg0_fsm_4 = 6'b10000;
parameter    ap_ST_st12_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv14_2 = 14'b10;
parameter    ap_const_lv14_3FFE = 14'b11111111111110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv13_3 = 13'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [11:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;
input  [7:0] p_kernel_val_0_0_read;
input  [7:0] p_kernel_val_0_1_read;
input  [7:0] p_kernel_val_0_2_read;
input  [7:0] p_kernel_val_1_0_read;
input  [7:0] p_kernel_val_1_1_read;
input  [7:0] p_kernel_val_1_2_read;
input  [7:0] p_kernel_val_2_0_read;
input  [7:0] p_kernel_val_2_1_read;
input  [7:0] p_kernel_val_2_2_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm = 6'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_25;
reg   [11:0] p_027_0_i_i_reg_342;
reg    ap_sig_bdd_68;
reg   [11:0] p_src_rows_V_read_reg_1548;
wire   [12:0] rows_cast_i_fu_353_p1;
reg   [12:0] rows_cast_i_reg_1559;
reg   [11:0] p_src_cols_V_read_reg_1570;
wire   [12:0] cols_cast_i_fu_357_p1;
reg   [12:0] cols_cast_i_reg_1577;
wire   [0:0] tmp_4_i_fu_361_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_102;
wire   [12:0] heightloop_fu_367_p2;
reg   [12:0] heightloop_reg_1666;
wire   [0:0] tmp_3_i_phi_fu_324_p4;
wire   [12:0] widthloop_fu_372_p2;
reg   [12:0] widthloop_reg_1671;
wire   [1:0] p_neg392_i_cast_i_fu_380_p2;
reg   [1:0] p_neg392_i_cast_i_reg_1676;
wire   [12:0] p_anchor_2_1_cast_i_fu_394_p1;
reg   [12:0] p_anchor_2_1_cast_i_reg_1683;
wire   [0:0] tmp_129_i_fu_398_p2;
reg   [0:0] tmp_129_i_reg_1688;
wire   [13:0] tmp_140_i_fu_414_p2;
reg   [13:0] tmp_140_i_reg_1695;
wire   [0:0] tmp_22_i_fu_420_p2;
reg   [0:0] tmp_22_i_reg_1702;
wire   [13:0] tmp_26_i_fu_436_p2;
reg   [13:0] tmp_26_i_reg_1707;
wire   [1:0] tmp_5_fu_442_p2;
reg   [1:0] tmp_5_reg_1712;
wire  signed [15:0] OP2_V_0_i_fu_448_p1;
reg  signed [15:0] OP2_V_0_i_reg_1717;
wire  signed [15:0] OP2_V_0_1_i_fu_451_p1;
reg  signed [15:0] OP2_V_0_1_i_reg_1722;
wire  signed [15:0] OP2_V_0_2_i_fu_454_p1;
reg  signed [15:0] OP2_V_0_2_i_reg_1727;
wire  signed [15:0] OP2_V_1_i_fu_457_p1;
reg  signed [15:0] OP2_V_1_i_reg_1732;
wire  signed [15:0] OP2_V_1_1_i_fu_460_p1;
reg  signed [15:0] OP2_V_1_1_i_reg_1737;
wire  signed [15:0] OP2_V_1_2_i_fu_463_p1;
reg  signed [15:0] OP2_V_1_2_i_reg_1742;
wire  signed [15:0] OP2_V_2_i_fu_466_p1;
reg  signed [15:0] OP2_V_2_i_reg_1747;
wire  signed [15:0] OP2_V_2_1_i_fu_469_p1;
reg  signed [15:0] OP2_V_2_1_i_reg_1752;
wire  signed [15:0] OP2_V_2_2_i_fu_472_p1;
reg  signed [15:0] OP2_V_2_2_i_reg_1757;
wire   [11:0] i_V_fu_484_p2;
reg   [11:0] i_V_reg_1765;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_151;
wire   [0:0] tmp_14_i_fu_490_p2;
reg   [0:0] tmp_14_i_reg_1770;
wire   [0:0] tmp_12_i_fu_479_p2;
wire   [0:0] ult_fu_495_p2;
reg   [0:0] ult_reg_1774;
wire   [0:0] icmp_fu_510_p2;
reg   [0:0] icmp_reg_1779;
wire   [0:0] tmp_98_i_fu_516_p2;
reg   [0:0] tmp_98_i_reg_1784;
wire   [0:0] tmp_98_1_i_fu_521_p2;
reg   [0:0] tmp_98_1_i_reg_1788;
wire   [0:0] tmp_98_2_i_fu_527_p2;
reg   [0:0] tmp_98_2_i_reg_1792;
wire   [0:0] tmp_120_i_fu_533_p2;
reg   [0:0] tmp_120_i_reg_1796;
wire   [1:0] tmp_2_fu_768_p3;
reg   [1:0] tmp_2_reg_1803;
wire   [1:0] tmp_6_fu_811_p3;
reg   [1:0] tmp_6_reg_1808;
wire   [1:0] tmp_14_fu_854_p3;
reg   [1:0] tmp_14_reg_1813;
wire   [0:0] rev_fu_862_p2;
reg   [0:0] rev_reg_1818;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_184;
wire   [1:0] row_assign_8_i_fu_867_p2;
reg   [1:0] row_assign_8_i_reg_1823;
wire   [1:0] row_assign_8_1_t_i_fu_871_p2;
reg   [1:0] row_assign_8_1_t_i_reg_1828;
wire   [1:0] row_assign_8_2_t_i_fu_875_p2;
reg   [1:0] row_assign_8_2_t_i_reg_1833;
wire   [0:0] tmp_16_i_fu_883_p2;
reg   [0:0] tmp_16_i_reg_1838;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_4;
reg    ap_sig_bdd_202;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1;
reg   [0:0] or_cond_i_i_i_reg_1847;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1;
reg    ap_sig_bdd_227;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] or_cond_i_i_reg_1879;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it5;
reg    ap_sig_bdd_243;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it2;
wire   [11:0] j_V_fu_888_p2;
wire   [0:0] or_cond_i_i_i_fu_935_p2;
wire   [0:0] brmerge_fu_941_p2;
reg   [0:0] brmerge_reg_1851;
wire   [12:0] ImagLoc_x_cast_i_mux_fu_946_p3;
reg   [12:0] ImagLoc_x_cast_i_mux_reg_1857;
wire   [12:0] p_p2_i_i_i_fu_968_p3;
reg   [12:0] p_p2_i_i_i_reg_1862;
wire   [0:0] tmp_24_i_fu_976_p2;
reg   [0:0] tmp_24_i_reg_1867;
wire   [0:0] brmerge_i_fu_981_p2;
reg   [0:0] brmerge_i_reg_1872;
reg   [0:0] ap_reg_ppstg_brmerge_i_reg_1872_pp0_it1;
wire   [0:0] or_cond_i_i_fu_986_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it4;
reg   [10:0] k_buf_0_val_3_addr_reg_1883;
wire   [1:0] col_assign_1_t_i_fu_1042_p2;
reg   [1:0] col_assign_1_t_i_reg_1889;
reg   [10:0] k_buf_0_val_4_addr_reg_1896;
reg   [10:0] k_buf_0_val_5_addr_reg_1902;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1166_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_1908;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1908_pp0_it3;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1184_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_1913;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1202_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_1919;
wire   [16:0] tmp12_fu_1241_p2;
reg   [16:0] tmp12_reg_1925;
wire   [16:0] p_Val2_7_0_1_i_fu_1298_p2;
reg   [16:0] p_Val2_7_0_1_i_reg_1930;
wire   [16:0] tmp9_fu_1329_p2;
reg   [16:0] tmp9_reg_1935;
wire   [15:0] p_Val2_4_1_1_i_fu_1339_p2;
reg   [15:0] p_Val2_4_1_1_i_reg_1940;
wire   [17:0] tmp11_fu_1359_p2;
reg   [17:0] tmp11_reg_1945;
reg   [0:0] isneg_reg_1950;
wire   [7:0] p_Val2_2_fu_1453_p1;
reg   [7:0] p_Val2_2_reg_1956;
reg   [11:0] p_Result_3_i_i_i_reg_1961;
wire   [7:0] p_Val2_s_fu_1496_p3;
reg   [7:0] p_Val2_s_reg_1966;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_3_d1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [10:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
reg   [0:0] tmp_3_i_reg_320;
reg   [11:0] p_014_0_i_i_reg_331;
reg    ap_sig_cseq_ST_st12_fsm_5;
reg    ap_sig_bdd_382;
wire   [63:0] tmp_63_i_fu_1035_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_146;
reg   [7:0] src_kernel_win_0_val_0_1_1_fu_150;
reg   [7:0] src_kernel_win_0_val_1_1_fu_154;
reg   [7:0] src_kernel_win_0_val_1_1_1_fu_158;
reg   [7:0] src_kernel_win_0_val_2_1_fu_162;
reg   [7:0] src_kernel_win_0_val_2_1_1_fu_166;
reg   [7:0] right_border_buf_0_val_0_1_fu_170;
wire   [7:0] col_buf_0_val_0_0_fu_1076_p3;
reg   [7:0] right_border_buf_0_val_0_1_1_fu_174;
reg   [7:0] right_border_buf_0_val_2_1_fu_178;
reg   [7:0] right_border_buf_0_val_1_1_fu_182;
wire   [7:0] col_buf_0_val_1_0_fu_1094_p3;
reg   [7:0] right_border_buf_0_val_1_1_1_fu_186;
reg   [7:0] right_border_buf_0_val_2_1_1_fu_190;
wire   [7:0] col_buf_0_val_2_0_fu_1112_p3;
wire   [1:0] tmp_fu_377_p1;
wire   [0:0] not_tmp_76_i_fu_389_p2;
wire   [12:0] tmp_139_i_fu_403_p3;
wire   [13:0] tmp_139_cast_i_fu_410_p1;
wire   [12:0] tmp_25_i_fu_425_p3;
wire   [13:0] tmp_25_cast_i_fu_432_p1;
wire   [1:0] tmp_11_fu_386_p1;
wire   [12:0] tmp_11_cast_i_fu_475_p1;
wire   [10:0] tmp_12_fu_500_p4;
wire   [12:0] tmp_123_i_fu_538_p2;
wire   [0:0] tmp_16_fu_544_p3;
wire   [0:0] tmp_125_i_fu_558_p2;
wire   [0:0] rev1_fu_552_p2;
wire   [0:0] tmp_18_fu_569_p3;
wire   [12:0] p_assign_7_i_fu_577_p2;
wire   [12:0] p_p2_i413_i_i_fu_583_p3;
wire   [12:0] p_assign_6_1_i_fu_603_p2;
wire   [0:0] tmp_27_fu_609_p3;
wire   [0:0] tmp_125_1_i_fu_623_p2;
wire   [0:0] rev2_fu_617_p2;
wire   [0:0] tmp_28_fu_634_p3;
wire   [12:0] p_assign_7_1_i_fu_642_p2;
wire   [12:0] p_p2_i413_i_1_i_fu_648_p3;
wire   [12:0] p_assign_6_2_i_fu_668_p2;
wire   [0:0] tmp_32_fu_674_p3;
wire   [0:0] tmp_125_2_i_fu_688_p2;
wire   [0:0] rev3_fu_682_p2;
wire   [0:0] tmp_33_fu_699_p3;
wire   [12:0] p_assign_7_2_i_fu_707_p2;
wire   [12:0] p_p2_i413_i_2_i_fu_713_p3;
wire   [0:0] or_cond_i412_i_i_fu_563_p2;
wire   [1:0] tmp_36_fu_738_p1;
wire   [1:0] tmp_21_fu_596_p1;
wire   [1:0] tmp_23_fu_599_p1;
wire   [0:0] tmp_137_i_fu_591_p2;
wire   [1:0] tmp_37_fu_750_p1;
wire   [1:0] tmp_38_fu_754_p2;
wire   [0:0] brmerge1_fu_733_p2;
wire   [1:0] tmp_1_fu_742_p3;
wire   [1:0] tmp_s_fu_760_p3;
wire   [0:0] or_cond_i412_i_1_i_fu_628_p2;
wire   [1:0] tmp_39_fu_781_p1;
wire   [1:0] tmp_30_fu_661_p1;
wire   [1:0] tmp_31_fu_664_p1;
wire   [0:0] tmp_137_1_i_fu_656_p2;
wire   [1:0] tmp_40_fu_793_p1;
wire   [1:0] tmp_41_fu_797_p2;
wire   [0:0] brmerge2_fu_776_p2;
wire   [1:0] tmp_3_fu_785_p3;
wire   [1:0] tmp_4_fu_803_p3;
wire   [0:0] or_cond_i412_i_2_i_fu_693_p2;
wire   [1:0] tmp_42_fu_824_p1;
wire   [1:0] tmp_34_fu_726_p1;
wire   [1:0] tmp_35_fu_729_p1;
wire   [0:0] tmp_137_2_i_fu_721_p2;
wire   [1:0] tmp_43_fu_836_p1;
wire   [1:0] tmp_44_fu_840_p2;
wire   [0:0] brmerge3_fu_819_p2;
wire   [1:0] tmp_7_fu_828_p3;
wire   [1:0] tmp_13_fu_846_p3;
wire   [12:0] tmp_15_cast_i_fu_879_p1;
wire   [10:0] tmp_45_fu_894_p4;
wire   [12:0] ImagLoc_x_fu_910_p2;
wire   [0:0] tmp_46_fu_916_p3;
wire   [0:0] tmp_21_i_fu_930_p2;
wire   [0:0] rev4_fu_924_p2;
wire   [0:0] tmp_47_fu_954_p3;
wire   [12:0] p_assign_1_fu_962_p2;
wire   [0:0] icmp1_fu_904_p2;
wire  signed [13:0] p_p2_i_i_cast_i_fu_994_p1;
wire   [13:0] ImagLoc_x_cast_i_mux_cast_fu_991_p1;
wire   [13:0] p_assign_2_fu_997_p2;
wire   [0:0] sel_tmp7_fu_1009_p2;
wire   [0:0] sel_tmp8_fu_1014_p2;
wire   [13:0] sel_tmp_fu_1002_p3;
wire   [13:0] x_fu_1019_p3;
wire  signed [31:0] col_assign_cast_i_fu_1027_p1;
wire   [1:0] tmp_48_fu_1031_p1;
wire   [7:0] tmp_8_fu_1065_p5;
wire   [7:0] tmp_9_fu_1083_p5;
wire   [7:0] tmp_10_fu_1101_p5;
wire   [7:0] tmp_15_fu_1155_p5;
wire   [7:0] tmp_17_fu_1173_p5;
wire   [7:0] tmp_19_fu_1191_p5;
wire   [7:0] p_Val2_4_2_i_fu_1219_p0;
wire  signed [7:0] p_Val2_4_2_i_fu_1219_p1;
wire   [15:0] p_Val2_4_2_i_fu_1219_p2;
wire   [7:0] p_Val2_4_2_1_i_fu_1232_p0;
wire  signed [7:0] p_Val2_4_2_1_i_fu_1232_p1;
wire   [15:0] p_Val2_4_2_1_i_fu_1232_p2;
wire  signed [16:0] tmp_145_2_1_cast_i_cast_fu_1237_p1;
wire  signed [16:0] tmp_145_2_cast_i_cast_fu_1224_p1;
wire   [7:0] p_Val2_4_0_i_fu_1276_p0;
wire  signed [7:0] p_Val2_4_0_i_fu_1276_p1;
wire   [15:0] p_Val2_4_0_i_fu_1276_p2;
wire   [7:0] p_Val2_4_0_1_i_fu_1289_p0;
wire  signed [7:0] p_Val2_4_0_1_i_fu_1289_p1;
wire   [15:0] p_Val2_4_0_1_i_fu_1289_p2;
wire  signed [16:0] tmp_145_0_1_cast_i_fu_1294_p1;
wire  signed [16:0] tmp_145_0_cast_i_fu_1281_p1;
wire   [7:0] p_Val2_4_0_2_i_fu_1307_p0;
wire  signed [7:0] p_Val2_4_0_2_i_fu_1307_p1;
wire   [15:0] p_Val2_4_0_2_i_fu_1307_p2;
wire   [7:0] p_Val2_4_1_i_fu_1320_p0;
wire  signed [7:0] p_Val2_4_1_i_fu_1320_p1;
wire   [15:0] p_Val2_4_1_i_fu_1320_p2;
wire  signed [16:0] tmp_145_1_cast_i_cast_fu_1325_p1;
wire  signed [16:0] tmp_145_0_2_cast_i_cast_fu_1312_p1;
wire   [7:0] p_Val2_4_1_1_i_fu_1339_p0;
wire  signed [7:0] p_Val2_4_1_1_i_fu_1339_p1;
wire   [7:0] p_Val2_4_1_2_i_fu_1347_p0;
wire  signed [7:0] p_Val2_4_1_2_i_fu_1347_p1;
wire   [15:0] p_Val2_4_1_2_i_fu_1347_p2;
wire  signed [17:0] tmp_145_1_2_cast_i_cast_fu_1352_p1;
wire  signed [17:0] tmp12_cast_fu_1356_p1;
wire  signed [17:0] p_Val2_7_0_1_cast_i_fu_1389_p1;
wire  signed [17:0] tmp9_cast_fu_1392_p1;
wire   [17:0] p_Val2_7_1_i_fu_1395_p2;
wire  signed [18:0] tmp_145_1_1_cast_i_fu_1405_p1;
wire  signed [18:0] p_Val2_7_1_cast_i_fu_1401_p1;
wire   [18:0] tmp10_fu_1408_p2;
wire  signed [18:0] tmp11_cast_fu_1414_p1;
wire   [18:0] p_Val2_7_2_1_i_fu_1417_p2;
wire   [7:0] p_Val2_4_2_2_i_fu_1430_p0;
wire  signed [7:0] p_Val2_4_2_2_i_fu_1430_p1;
wire   [15:0] p_Val2_4_2_2_i_fu_1430_p2;
wire  signed [19:0] tmp_145_2_2_i_fu_1435_p1;
wire  signed [19:0] p_Val2_7_2_1_cast_i_fu_1423_p1;
wire   [19:0] p_Val2_1_fu_1439_p2;
wire   [0:0] not_i_i_i_i_fu_1472_p2;
wire   [0:0] tmp_2_i_i_i_fu_1467_p2;
wire   [0:0] overflow_fu_1477_p2;
wire   [0:0] tmp_i_i_i_fu_1491_p2;
wire   [7:0] p_mux_i_i_cast_i_fu_1483_p3;
reg   [5:0] ap_NS_fsm;
wire   [15:0] p_Val2_4_0_1_i_fu_1289_p00;
wire   [15:0] p_Val2_4_0_2_i_fu_1307_p00;
wire   [15:0] p_Val2_4_0_i_fu_1276_p00;
wire   [15:0] p_Val2_4_1_1_i_fu_1339_p00;
wire   [15:0] p_Val2_4_1_2_i_fu_1347_p00;
wire   [15:0] p_Val2_4_1_i_fu_1320_p00;
wire   [15:0] p_Val2_4_2_1_i_fu_1232_p00;
wire   [15:0] p_Val2_4_2_2_i_fu_1430_p00;
wire   [15:0] p_Val2_4_2_i_fu_1219_p00;
reg    ap_sig_bdd_1235;
reg    ap_sig_bdd_1237;
reg    ap_sig_bdd_1234;
reg    ap_sig_bdd_1240;


blur_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

blur_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

blur_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_5_address0 ),
    .ce0( k_buf_0_val_5_ce0 ),
    .q0( k_buf_0_val_5_q0 ),
    .address1( k_buf_0_val_5_address1 ),
    .ce1( k_buf_0_val_5_ce1 ),
    .we1( k_buf_0_val_5_we1 ),
    .d1( k_buf_0_val_5_d1 )
);

blur_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
blur_mux_3to1_sel2_8_1_U20(
    .din1( right_border_buf_0_val_0_1_fu_170 ),
    .din2( right_border_buf_0_val_0_1_1_fu_174 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_t_i_reg_1889 ),
    .dout( tmp_8_fu_1065_p5 )
);

blur_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
blur_mux_3to1_sel2_8_1_U21(
    .din1( right_border_buf_0_val_1_1_fu_182 ),
    .din2( right_border_buf_0_val_1_1_1_fu_186 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_t_i_reg_1889 ),
    .dout( tmp_9_fu_1083_p5 )
);

blur_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
blur_mux_3to1_sel2_8_1_U22(
    .din1( right_border_buf_0_val_2_1_1_fu_190 ),
    .din2( right_border_buf_0_val_2_1_fu_178 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_t_i_reg_1889 ),
    .dout( tmp_10_fu_1101_p5 )
);

blur_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
blur_mux_3to1_sel2_8_1_U23(
    .din1( col_buf_0_val_0_0_fu_1076_p3 ),
    .din2( col_buf_0_val_1_0_fu_1094_p3 ),
    .din3( col_buf_0_val_2_0_fu_1112_p3 ),
    .din4( row_assign_8_i_reg_1823 ),
    .dout( tmp_15_fu_1155_p5 )
);

blur_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
blur_mux_3to1_sel2_8_1_U24(
    .din1( col_buf_0_val_0_0_fu_1076_p3 ),
    .din2( col_buf_0_val_1_0_fu_1094_p3 ),
    .din3( col_buf_0_val_2_0_fu_1112_p3 ),
    .din4( row_assign_8_1_t_i_reg_1828 ),
    .dout( tmp_17_fu_1173_p5 )
);

blur_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
blur_mux_3to1_sel2_8_1_U25(
    .din1( col_buf_0_val_0_0_fu_1076_p3 ),
    .din2( col_buf_0_val_1_0_fu_1094_p3 ),
    .din3( col_buf_0_val_2_0_fu_1112_p3 ),
    .din4( row_assign_8_2_t_i_reg_1833 ),
    .dout( tmp_19_fu_1191_p5 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_12_i_fu_479_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == tmp_16_i_fu_883_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_5)) begin
        p_014_0_i_i_reg_331 <= i_V_reg_1765;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_3_i_phi_fu_324_p4 == ap_const_lv1_0))) begin
        p_014_0_i_i_reg_331 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_16_i_fu_883_p2))) begin
        p_027_0_i_i_reg_342 <= j_V_fu_888_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        p_027_0_i_i_reg_342 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_68)) begin
        tmp_3_i_reg_320 <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_3_i_phi_fu_324_p4 == ap_const_lv1_0))) begin
        tmp_3_i_reg_320 <= tmp_4_i_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_16_i_fu_883_p2))) begin
        ImagLoc_x_cast_i_mux_reg_1857 <= ImagLoc_x_cast_i_mux_fu_946_p3;
        brmerge_i_reg_1872 <= brmerge_i_fu_981_p2;
        brmerge_reg_1851 <= brmerge_fu_941_p2;
        or_cond_i_i_i_reg_1847 <= or_cond_i_i_i_fu_935_p2;
        or_cond_i_i_reg_1879 <= or_cond_i_i_fu_986_p2;
        p_p2_i_i_i_reg_1862 <= p_p2_i_i_i_fu_968_p3;
        tmp_24_i_reg_1867 <= tmp_24_i_fu_976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_3_i_phi_fu_324_p4 == ap_const_lv1_0))) begin
        OP2_V_0_1_i_reg_1722 <= OP2_V_0_1_i_fu_451_p1;
        OP2_V_0_2_i_reg_1727 <= OP2_V_0_2_i_fu_454_p1;
        OP2_V_0_i_reg_1717 <= OP2_V_0_i_fu_448_p1;
        OP2_V_1_1_i_reg_1737 <= OP2_V_1_1_i_fu_460_p1;
        OP2_V_1_2_i_reg_1742 <= OP2_V_1_2_i_fu_463_p1;
        OP2_V_1_i_reg_1732 <= OP2_V_1_i_fu_457_p1;
        OP2_V_2_1_i_reg_1752 <= OP2_V_2_1_i_fu_469_p1;
        OP2_V_2_2_i_reg_1757 <= OP2_V_2_2_i_fu_472_p1;
        OP2_V_2_i_reg_1747 <= OP2_V_2_i_fu_466_p1;
        heightloop_reg_1666 <= heightloop_fu_367_p2;
        p_anchor_2_1_cast_i_reg_1683[0] <= p_anchor_2_1_cast_i_fu_394_p1[0];
        p_neg392_i_cast_i_reg_1676 <= p_neg392_i_cast_i_fu_380_p2;
        tmp_129_i_reg_1688 <= tmp_129_i_fu_398_p2;
        tmp_140_i_reg_1695[13 : 1] <= tmp_140_i_fu_414_p2[13 : 1];
        tmp_22_i_reg_1702 <= tmp_22_i_fu_420_p2;
        tmp_26_i_reg_1707[13 : 1] <= tmp_26_i_fu_436_p2[13 : 1];
        tmp_5_reg_1712 <= tmp_5_fu_442_p2;
        widthloop_reg_1671 <= widthloop_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge_i_reg_1872_pp0_it1 <= brmerge_i_reg_1872;
        ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1 <= or_cond_i_i_i_reg_1847;
        ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it1 <= or_cond_i_i_reg_1879;
        ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 <= tmp_16_i_reg_1838;
        tmp_16_i_reg_1838 <= tmp_16_i_fu_883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
        ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it1;
        ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it5 <= ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1908_pp0_it3 <= src_kernel_win_0_val_0_0_reg_1908;
        ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it2 <= ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_16_i_reg_1838))) begin
        col_assign_1_t_i_reg_1889 <= col_assign_1_t_i_fu_1042_p2;
        k_buf_0_val_3_addr_reg_1883 <= tmp_63_i_fu_1035_p1;
        k_buf_0_val_4_addr_reg_1896 <= tmp_63_i_fu_1035_p1;
        k_buf_0_val_5_addr_reg_1902 <= tmp_63_i_fu_1035_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_68)) begin
        cols_cast_i_reg_1577[11 : 0] <= cols_cast_i_fu_357_p1[11 : 0];
        p_src_cols_V_read_reg_1570 <= p_src_cols_V_dout;
        p_src_rows_V_read_reg_1548 <= p_src_rows_V_dout;
        rows_cast_i_reg_1559[11 : 0] <= rows_cast_i_fu_353_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_1765 <= i_V_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_12_i_fu_479_p2))) begin
        icmp_reg_1779 <= icmp_fu_510_p2;
        tmp_120_i_reg_1796 <= tmp_120_i_fu_533_p2;
        tmp_14_i_reg_1770 <= tmp_14_i_fu_490_p2;
        tmp_14_reg_1813 <= tmp_14_fu_854_p3;
        tmp_2_reg_1803 <= tmp_2_fu_768_p3;
        tmp_6_reg_1808 <= tmp_6_fu_811_p3;
        tmp_98_1_i_reg_1788 <= tmp_98_1_i_fu_521_p2;
        tmp_98_2_i_reg_1792 <= tmp_98_2_i_fu_527_p2;
        tmp_98_i_reg_1784 <= tmp_98_i_fu_516_p2;
        ult_reg_1774 <= ult_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it3))) begin
        isneg_reg_1950 <= p_Val2_1_fu_1439_p2[ap_const_lv32_13];
        p_Result_3_i_i_i_reg_1961 <= {{p_Val2_1_fu_1439_p2[ap_const_lv32_13 : ap_const_lv32_8]}};
        p_Val2_2_reg_1956 <= p_Val2_2_fu_1453_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it2))) begin
        p_Val2_4_1_1_i_reg_1940 <= p_Val2_4_1_1_i_fu_1339_p2;
        p_Val2_7_0_1_i_reg_1930 <= p_Val2_7_0_1_i_fu_1298_p2;
        tmp11_reg_1945 <= tmp11_fu_1359_p2;
        tmp9_reg_1935 <= tmp9_fu_1329_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it4))) begin
        p_Val2_s_reg_1966 <= p_Val2_s_fu_1496_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        rev_reg_1818 <= rev_fu_862_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        right_border_buf_0_val_0_1_1_fu_174 <= right_border_buf_0_val_0_1_fu_170;
        right_border_buf_0_val_0_1_fu_170 <= col_buf_0_val_0_0_fu_1076_p3;
        right_border_buf_0_val_1_1_1_fu_186 <= right_border_buf_0_val_1_1_fu_182;
        right_border_buf_0_val_1_1_fu_182 <= col_buf_0_val_1_0_fu_1094_p3;
        right_border_buf_0_val_2_1_1_fu_190 <= col_buf_0_val_2_0_fu_1112_p3;
        right_border_buf_0_val_2_1_fu_178 <= right_border_buf_0_val_2_1_1_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_120_i_reg_1796))) begin
        row_assign_8_1_t_i_reg_1828 <= row_assign_8_1_t_i_fu_871_p2;
        row_assign_8_2_t_i_reg_1833 <= row_assign_8_2_t_i_fu_875_p2;
        row_assign_8_i_reg_1823 <= row_assign_8_i_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        src_kernel_win_0_val_0_0_reg_1908 <= src_kernel_win_0_val_0_0_fu_1166_p3;
        src_kernel_win_0_val_1_0_reg_1913 <= src_kernel_win_0_val_1_0_fu_1184_p3;
        src_kernel_win_0_val_2_0_reg_1919 <= src_kernel_win_0_val_2_0_fu_1202_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        src_kernel_win_0_val_0_1_1_fu_150 <= src_kernel_win_0_val_0_1_fu_146;
        src_kernel_win_0_val_0_1_fu_146 <= src_kernel_win_0_val_0_0_fu_1166_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it2))) begin
        src_kernel_win_0_val_1_1_1_fu_158 <= src_kernel_win_0_val_1_1_fu_154;
        src_kernel_win_0_val_1_1_fu_154 <= src_kernel_win_0_val_1_0_reg_1913;
        src_kernel_win_0_val_2_1_1_fu_166 <= src_kernel_win_0_val_2_1_fu_162;
        src_kernel_win_0_val_2_1_fu_162 <= src_kernel_win_0_val_2_0_reg_1919;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it1))) begin
        tmp12_reg_1925 <= tmp12_fu_1241_p2;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st3_fsm_2 or tmp_12_i_fu_479_p2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_12_i_fu_479_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or tmp_12_i_fu_479_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_12_i_fu_479_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_202) begin
    if (ap_sig_bdd_202) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_382) begin
    if (ap_sig_bdd_382) begin
        ap_sig_cseq_ST_st12_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_25) begin
    if (ap_sig_bdd_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_102) begin
    if (ap_sig_bdd_102) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_151) begin
    if (ap_sig_bdd_151) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_184) begin
    if (ap_sig_bdd_184) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_14_i_reg_1770 or icmp_reg_1779 or tmp_98_2_i_reg_1792 or ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1779) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_98_2_i_reg_1792)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_14_i_reg_1770 or icmp_reg_1779 or tmp_98_2_i_reg_1792 or ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1779) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_98_2_i_reg_1792)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_14_i_reg_1770 or icmp_reg_1779 or tmp_98_1_i_reg_1788 or ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1779) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_98_1_i_reg_1788)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_V_dout or k_buf_0_val_3_q0 or ap_sig_bdd_1235 or ap_sig_bdd_1237 or ap_sig_bdd_1234) begin
    if (ap_sig_bdd_1234) begin
        if (ap_sig_bdd_1237) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (ap_sig_bdd_1235) begin
            k_buf_0_val_4_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (tmp_14_i_reg_1770 or icmp_reg_1779 or tmp_98_1_i_reg_1788 or ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1779) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_98_1_i_reg_1788)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_0_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_14_i_reg_1770 or icmp_reg_1779 or tmp_98_i_reg_1784 or ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1779) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_98_i_reg_1784)))) begin
        k_buf_0_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_V_dout or k_buf_0_val_4_q0 or ap_sig_bdd_1237 or ap_sig_bdd_1234 or ap_sig_bdd_1240) begin
    if (ap_sig_bdd_1234) begin
        if (ap_sig_bdd_1237) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (ap_sig_bdd_1240) begin
            k_buf_0_val_5_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (tmp_14_i_reg_1770 or icmp_reg_1779 or tmp_98_i_reg_1784 or ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1779) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_98_i_reg_1784)))) begin
        k_buf_0_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it5 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_68) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_68)) begin
        p_src_cols_V_read = ap_const_logic_1;
    end else begin
        p_src_cols_V_read = ap_const_logic_0;
    end
end

always @ (tmp_14_i_reg_1770 or icmp_reg_1779 or ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1779) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_68) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_68)) begin
        p_src_rows_V_read = ap_const_logic_1;
    end else begin
        p_src_rows_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_68 or tmp_3_i_phi_fu_324_p4 or tmp_12_i_fu_479_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_227 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_243 or ap_reg_ppiten_pp0_it6) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_68) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((tmp_3_i_phi_fu_324_p4 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((ap_const_lv1_0 == tmp_12_i_fu_479_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
        end
        ap_ST_pp0_stg0_fsm_4 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_227 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_243 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st12_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end
        end
        ap_ST_st12_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_cast_i_mux_cast_fu_991_p1 = ImagLoc_x_cast_i_mux_reg_1857;

assign ImagLoc_x_cast_i_mux_fu_946_p3 = ((or_cond_i_i_i_fu_935_p2[0:0] === 1'b1) ? ImagLoc_x_fu_910_p2 : ap_const_lv13_0);

assign ImagLoc_x_fu_910_p2 = ($signed(ap_const_lv13_1FFF) + $signed(tmp_15_cast_i_fu_879_p1));

assign OP2_V_0_1_i_fu_451_p1 = $signed(p_kernel_val_0_1_read);

assign OP2_V_0_2_i_fu_454_p1 = $signed(p_kernel_val_0_2_read);

assign OP2_V_0_i_fu_448_p1 = $signed(p_kernel_val_0_0_read);

assign OP2_V_1_1_i_fu_460_p1 = $signed(p_kernel_val_1_1_read);

assign OP2_V_1_2_i_fu_463_p1 = $signed(p_kernel_val_1_2_read);

assign OP2_V_1_i_fu_457_p1 = $signed(p_kernel_val_1_0_read);

assign OP2_V_2_1_i_fu_469_p1 = $signed(p_kernel_val_2_1_read);

assign OP2_V_2_2_i_fu_472_p1 = $signed(p_kernel_val_2_2_read);

assign OP2_V_2_i_fu_466_p1 = $signed(p_kernel_val_2_0_read);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_102 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_1234 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (icmp_reg_1779 or tmp_98_1_i_reg_1788) begin
    ap_sig_bdd_1235 = ((ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_98_1_i_reg_1788));
end


always @ (tmp_14_i_reg_1770 or icmp_reg_1779) begin
    ap_sig_bdd_1237 = (~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770));
end


always @ (icmp_reg_1779 or tmp_98_i_reg_1784) begin
    ap_sig_bdd_1240 = ((ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_98_i_reg_1784));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_151 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_184 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_202 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (p_src_data_stream_V_empty_n or tmp_14_i_reg_1770 or icmp_reg_1779 or ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) begin
    ap_sig_bdd_227 = (((p_src_data_stream_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1779)) | ((p_src_data_stream_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_16_i_reg_1838_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1847_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1779) & ~(ap_const_lv1_0 == tmp_14_i_reg_1770)));
end


always @ (p_dst_data_stream_V_full_n or ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it5) begin
    ap_sig_bdd_243 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1879_pp0_it5));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_25 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_382 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_start or ap_done_reg or p_src_rows_V_empty_n or p_src_cols_V_empty_n) begin
    ap_sig_bdd_68 = ((p_src_rows_V_empty_n == ap_const_logic_0) | (p_src_cols_V_empty_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

assign brmerge1_fu_733_p2 = (or_cond_i412_i_i_fu_563_p2 | tmp_129_i_reg_1688);

assign brmerge2_fu_776_p2 = (or_cond_i412_i_1_i_fu_628_p2 | tmp_129_i_reg_1688);

assign brmerge3_fu_819_p2 = (or_cond_i412_i_2_i_fu_693_p2 | tmp_129_i_reg_1688);

assign brmerge_fu_941_p2 = (or_cond_i_i_i_fu_935_p2 | tmp_22_i_reg_1702);

assign brmerge_i_fu_981_p2 = (rev_reg_1818 | tmp_21_i_fu_930_p2);

assign col_assign_1_t_i_fu_1042_p2 = (tmp_5_reg_1712 - tmp_48_fu_1031_p1);

assign col_assign_cast_i_fu_1027_p1 = $signed(x_fu_1019_p3);

assign col_buf_0_val_0_0_fu_1076_p3 = ((ap_reg_ppstg_brmerge_i_reg_1872_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_8_fu_1065_p5);

assign col_buf_0_val_1_0_fu_1094_p3 = ((ap_reg_ppstg_brmerge_i_reg_1872_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_9_fu_1083_p5);

assign col_buf_0_val_2_0_fu_1112_p3 = ((ap_reg_ppstg_brmerge_i_reg_1872_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_10_fu_1101_p5);

assign cols_cast_i_fu_357_p1 = p_src_cols_V_dout;

assign heightloop_fu_367_p2 = (ap_const_lv13_2 + rows_cast_i_reg_1559);

assign i_V_fu_484_p2 = (p_014_0_i_i_reg_331 + ap_const_lv12_1);

assign icmp1_fu_904_p2 = (tmp_45_fu_894_p4 != ap_const_lv11_0? 1'b1: 1'b0);

assign icmp_fu_510_p2 = (tmp_12_fu_500_p4 != ap_const_lv11_0? 1'b1: 1'b0);

assign j_V_fu_888_p2 = (p_027_0_i_i_reg_342 + ap_const_lv12_1);

assign k_buf_0_val_3_address0 = tmp_63_i_fu_1035_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_1883;

assign k_buf_0_val_3_d1 = p_src_data_stream_V_dout;

assign k_buf_0_val_4_address0 = tmp_63_i_fu_1035_p1;

assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_1896;

assign k_buf_0_val_5_address0 = tmp_63_i_fu_1035_p1;

assign k_buf_0_val_5_address1 = k_buf_0_val_5_addr_reg_1902;

assign not_i_i_i_i_fu_1472_p2 = (p_Result_3_i_i_i_reg_1961 != ap_const_lv12_0? 1'b1: 1'b0);

assign not_tmp_76_i_fu_389_p2 = (p_src_rows_V_read_reg_1548 != ap_const_lv12_1? 1'b1: 1'b0);

assign or_cond_i412_i_1_i_fu_628_p2 = (tmp_125_1_i_fu_623_p2 & rev2_fu_617_p2);

assign or_cond_i412_i_2_i_fu_693_p2 = (tmp_125_2_i_fu_688_p2 & rev3_fu_682_p2);

assign or_cond_i412_i_i_fu_563_p2 = (tmp_125_i_fu_558_p2 & rev1_fu_552_p2);

assign or_cond_i_i_fu_986_p2 = (icmp_reg_1779 & icmp1_fu_904_p2);

assign or_cond_i_i_i_fu_935_p2 = (tmp_21_i_fu_930_p2 & rev4_fu_924_p2);

assign overflow_fu_1477_p2 = (not_i_i_i_i_fu_1472_p2 & tmp_2_i_i_i_fu_1467_p2);

assign p_Val2_1_fu_1439_p2 = ($signed(tmp_145_2_2_i_fu_1435_p1) + $signed(p_Val2_7_2_1_cast_i_fu_1423_p1));

assign p_Val2_2_fu_1453_p1 = p_Val2_1_fu_1439_p2[7:0];

assign p_Val2_4_0_1_i_fu_1289_p0 = p_Val2_4_0_1_i_fu_1289_p00;

assign p_Val2_4_0_1_i_fu_1289_p00 = src_kernel_win_0_val_2_1_fu_162;

assign p_Val2_4_0_1_i_fu_1289_p1 = OP2_V_0_1_i_reg_1722;

assign p_Val2_4_0_1_i_fu_1289_p2 = ($signed({{1'b0}, {p_Val2_4_0_1_i_fu_1289_p0}}) * $signed(p_Val2_4_0_1_i_fu_1289_p1));

assign p_Val2_4_0_2_i_fu_1307_p0 = p_Val2_4_0_2_i_fu_1307_p00;

assign p_Val2_4_0_2_i_fu_1307_p00 = src_kernel_win_0_val_2_0_reg_1919;

assign p_Val2_4_0_2_i_fu_1307_p1 = OP2_V_0_2_i_reg_1727;

assign p_Val2_4_0_2_i_fu_1307_p2 = ($signed({{1'b0}, {p_Val2_4_0_2_i_fu_1307_p0}}) * $signed(p_Val2_4_0_2_i_fu_1307_p1));

assign p_Val2_4_0_i_fu_1276_p0 = p_Val2_4_0_i_fu_1276_p00;

assign p_Val2_4_0_i_fu_1276_p00 = src_kernel_win_0_val_2_1_1_fu_166;

assign p_Val2_4_0_i_fu_1276_p1 = OP2_V_0_i_reg_1717;

assign p_Val2_4_0_i_fu_1276_p2 = ($signed({{1'b0}, {p_Val2_4_0_i_fu_1276_p0}}) * $signed(p_Val2_4_0_i_fu_1276_p1));

assign p_Val2_4_1_1_i_fu_1339_p0 = p_Val2_4_1_1_i_fu_1339_p00;

assign p_Val2_4_1_1_i_fu_1339_p00 = src_kernel_win_0_val_1_1_fu_154;

assign p_Val2_4_1_1_i_fu_1339_p1 = OP2_V_1_1_i_reg_1737;

assign p_Val2_4_1_1_i_fu_1339_p2 = ($signed({{1'b0}, {p_Val2_4_1_1_i_fu_1339_p0}}) * $signed(p_Val2_4_1_1_i_fu_1339_p1));

assign p_Val2_4_1_2_i_fu_1347_p0 = p_Val2_4_1_2_i_fu_1347_p00;

assign p_Val2_4_1_2_i_fu_1347_p00 = src_kernel_win_0_val_1_0_reg_1913;

assign p_Val2_4_1_2_i_fu_1347_p1 = OP2_V_1_2_i_reg_1742;

assign p_Val2_4_1_2_i_fu_1347_p2 = ($signed({{1'b0}, {p_Val2_4_1_2_i_fu_1347_p0}}) * $signed(p_Val2_4_1_2_i_fu_1347_p1));

assign p_Val2_4_1_i_fu_1320_p0 = p_Val2_4_1_i_fu_1320_p00;

assign p_Val2_4_1_i_fu_1320_p00 = src_kernel_win_0_val_1_1_1_fu_158;

assign p_Val2_4_1_i_fu_1320_p1 = OP2_V_1_i_reg_1732;

assign p_Val2_4_1_i_fu_1320_p2 = ($signed({{1'b0}, {p_Val2_4_1_i_fu_1320_p0}}) * $signed(p_Val2_4_1_i_fu_1320_p1));

assign p_Val2_4_2_1_i_fu_1232_p0 = p_Val2_4_2_1_i_fu_1232_p00;

assign p_Val2_4_2_1_i_fu_1232_p00 = src_kernel_win_0_val_0_1_fu_146;

assign p_Val2_4_2_1_i_fu_1232_p1 = OP2_V_2_1_i_reg_1752;

assign p_Val2_4_2_1_i_fu_1232_p2 = ($signed({{1'b0}, {p_Val2_4_2_1_i_fu_1232_p0}}) * $signed(p_Val2_4_2_1_i_fu_1232_p1));

assign p_Val2_4_2_2_i_fu_1430_p0 = p_Val2_4_2_2_i_fu_1430_p00;

assign p_Val2_4_2_2_i_fu_1430_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1908_pp0_it3;

assign p_Val2_4_2_2_i_fu_1430_p1 = OP2_V_2_2_i_reg_1757;

assign p_Val2_4_2_2_i_fu_1430_p2 = ($signed({{1'b0}, {p_Val2_4_2_2_i_fu_1430_p0}}) * $signed(p_Val2_4_2_2_i_fu_1430_p1));

assign p_Val2_4_2_i_fu_1219_p0 = p_Val2_4_2_i_fu_1219_p00;

assign p_Val2_4_2_i_fu_1219_p00 = src_kernel_win_0_val_0_1_1_fu_150;

assign p_Val2_4_2_i_fu_1219_p1 = OP2_V_2_i_reg_1747;

assign p_Val2_4_2_i_fu_1219_p2 = ($signed({{1'b0}, {p_Val2_4_2_i_fu_1219_p0}}) * $signed(p_Val2_4_2_i_fu_1219_p1));

assign p_Val2_7_0_1_cast_i_fu_1389_p1 = $signed(p_Val2_7_0_1_i_reg_1930);

assign p_Val2_7_0_1_i_fu_1298_p2 = ($signed(tmp_145_0_1_cast_i_fu_1294_p1) + $signed(tmp_145_0_cast_i_fu_1281_p1));

assign p_Val2_7_1_cast_i_fu_1401_p1 = $signed(p_Val2_7_1_i_fu_1395_p2);

assign p_Val2_7_1_i_fu_1395_p2 = ($signed(p_Val2_7_0_1_cast_i_fu_1389_p1) + $signed(tmp9_cast_fu_1392_p1));

assign p_Val2_7_2_1_cast_i_fu_1423_p1 = $signed(p_Val2_7_2_1_i_fu_1417_p2);

assign p_Val2_7_2_1_i_fu_1417_p2 = ($signed(tmp10_fu_1408_p2) + $signed(tmp11_cast_fu_1414_p1));

assign p_Val2_s_fu_1496_p3 = ((tmp_i_i_i_fu_1491_p2[0:0] === 1'b1) ? p_mux_i_i_cast_i_fu_1483_p3 : p_Val2_2_reg_1956);

assign p_anchor_2_1_cast_i_fu_394_p1 = not_tmp_76_i_fu_389_p2;

assign p_assign_1_fu_962_p2 = (ap_const_lv13_1 - tmp_15_cast_i_fu_879_p1);

assign p_assign_2_fu_997_p2 = ($signed(tmp_26_i_reg_1707) - $signed(p_p2_i_i_cast_i_fu_994_p1));

assign p_assign_6_1_i_fu_603_p2 = ($signed(ap_const_lv13_1FFE) + $signed(tmp_11_cast_i_fu_475_p1));

assign p_assign_6_2_i_fu_668_p2 = ($signed(ap_const_lv13_1FFD) + $signed(tmp_11_cast_i_fu_475_p1));

assign p_assign_7_1_i_fu_642_p2 = (ap_const_lv13_2 - tmp_11_cast_i_fu_475_p1);

assign p_assign_7_2_i_fu_707_p2 = (ap_const_lv13_3 - tmp_11_cast_i_fu_475_p1);

assign p_assign_7_i_fu_577_p2 = (ap_const_lv13_1 - tmp_11_cast_i_fu_475_p1);

assign p_dst_data_stream_V_din = p_Val2_s_reg_1966;

assign p_mux_i_i_cast_i_fu_1483_p3 = ((tmp_2_i_i_i_fu_1467_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_neg392_i_cast_i_fu_380_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_fu_377_p1));

assign p_p2_i413_i_1_i_fu_648_p3 = ((tmp_28_fu_634_p3[0:0] === 1'b1) ? p_assign_7_1_i_fu_642_p2 : p_assign_6_1_i_fu_603_p2);

assign p_p2_i413_i_2_i_fu_713_p3 = ((tmp_33_fu_699_p3[0:0] === 1'b1) ? p_assign_7_2_i_fu_707_p2 : p_assign_6_2_i_fu_668_p2);

assign p_p2_i413_i_i_fu_583_p3 = ((tmp_18_fu_569_p3[0:0] === 1'b1) ? p_assign_7_i_fu_577_p2 : tmp_123_i_fu_538_p2);

assign p_p2_i_i_cast_i_fu_994_p1 = $signed(p_p2_i_i_i_reg_1862);

assign p_p2_i_i_i_fu_968_p3 = ((tmp_47_fu_954_p3[0:0] === 1'b1) ? p_assign_1_fu_962_p2 : ImagLoc_x_fu_910_p2);

assign rev1_fu_552_p2 = (tmp_16_fu_544_p3 ^ ap_const_lv1_1);

assign rev2_fu_617_p2 = (tmp_27_fu_609_p3 ^ ap_const_lv1_1);

assign rev3_fu_682_p2 = (tmp_32_fu_674_p3 ^ ap_const_lv1_1);

assign rev4_fu_924_p2 = (tmp_46_fu_916_p3 ^ ap_const_lv1_1);

assign rev_fu_862_p2 = (ult_reg_1774 ^ ap_const_lv1_1);

assign row_assign_8_1_t_i_fu_871_p2 = (p_neg392_i_cast_i_reg_1676 - tmp_6_reg_1808);

assign row_assign_8_2_t_i_fu_875_p2 = (p_neg392_i_cast_i_reg_1676 - tmp_14_reg_1813);

assign row_assign_8_i_fu_867_p2 = (p_neg392_i_cast_i_reg_1676 - tmp_2_reg_1803);

assign rows_cast_i_fu_353_p1 = p_src_rows_V_dout;

assign sel_tmp7_fu_1009_p2 = (brmerge_reg_1851 ^ ap_const_lv1_1);

assign sel_tmp8_fu_1014_p2 = (tmp_24_i_reg_1867 & sel_tmp7_fu_1009_p2);

assign sel_tmp_fu_1002_p3 = ((brmerge_reg_1851[0:0] === 1'b1) ? ImagLoc_x_cast_i_mux_cast_fu_991_p1 : p_assign_2_fu_997_p2);

assign src_kernel_win_0_val_0_0_fu_1166_p3 = ((tmp_120_i_reg_1796[0:0] === 1'b1) ? tmp_15_fu_1155_p5 : col_buf_0_val_0_0_fu_1076_p3);

assign src_kernel_win_0_val_1_0_fu_1184_p3 = ((tmp_120_i_reg_1796[0:0] === 1'b1) ? tmp_17_fu_1173_p5 : col_buf_0_val_1_0_fu_1094_p3);

assign src_kernel_win_0_val_2_0_fu_1202_p3 = ((tmp_120_i_reg_1796[0:0] === 1'b1) ? tmp_19_fu_1191_p5 : col_buf_0_val_2_0_fu_1112_p3);

assign tmp10_fu_1408_p2 = ($signed(tmp_145_1_1_cast_i_fu_1405_p1) + $signed(p_Val2_7_1_cast_i_fu_1401_p1));

assign tmp11_cast_fu_1414_p1 = $signed(tmp11_reg_1945);

assign tmp11_fu_1359_p2 = ($signed(tmp_145_1_2_cast_i_cast_fu_1352_p1) + $signed(tmp12_cast_fu_1356_p1));

assign tmp12_cast_fu_1356_p1 = $signed(tmp12_reg_1925);

assign tmp12_fu_1241_p2 = ($signed(tmp_145_2_1_cast_i_cast_fu_1237_p1) + $signed(tmp_145_2_cast_i_cast_fu_1224_p1));

assign tmp9_cast_fu_1392_p1 = $signed(tmp9_reg_1935);

assign tmp9_fu_1329_p2 = ($signed(tmp_145_1_cast_i_cast_fu_1325_p1) + $signed(tmp_145_0_2_cast_i_cast_fu_1312_p1));

assign tmp_11_cast_i_fu_475_p1 = p_014_0_i_i_reg_331;

assign tmp_11_fu_386_p1 = p_src_cols_V_read_reg_1570[1:0];

assign tmp_120_i_fu_533_p2 = (p_014_0_i_i_reg_331 > p_src_rows_V_read_reg_1548? 1'b1: 1'b0);

assign tmp_123_i_fu_538_p2 = ($signed(ap_const_lv13_1FFF) + $signed(tmp_11_cast_i_fu_475_p1));

assign tmp_125_1_i_fu_623_p2 = ($signed(p_assign_6_1_i_fu_603_p2) < $signed(rows_cast_i_reg_1559)? 1'b1: 1'b0);

assign tmp_125_2_i_fu_688_p2 = ($signed(p_assign_6_2_i_fu_668_p2) < $signed(rows_cast_i_reg_1559)? 1'b1: 1'b0);

assign tmp_125_i_fu_558_p2 = ($signed(tmp_123_i_fu_538_p2) < $signed(rows_cast_i_reg_1559)? 1'b1: 1'b0);

assign tmp_129_i_fu_398_p2 = (p_src_rows_V_read_reg_1548 == ap_const_lv12_1? 1'b1: 1'b0);

assign tmp_12_fu_500_p4 = {{p_014_0_i_i_reg_331[ap_const_lv32_B : ap_const_lv32_1]}};

assign tmp_12_i_fu_479_p2 = (tmp_11_cast_i_fu_475_p1 < heightloop_reg_1666? 1'b1: 1'b0);

assign tmp_137_1_i_fu_656_p2 = ($signed(p_p2_i413_i_1_i_fu_648_p3) < $signed(rows_cast_i_reg_1559)? 1'b1: 1'b0);

assign tmp_137_2_i_fu_721_p2 = ($signed(p_p2_i413_i_2_i_fu_713_p3) < $signed(rows_cast_i_reg_1559)? 1'b1: 1'b0);

assign tmp_137_i_fu_591_p2 = ($signed(p_p2_i413_i_i_fu_583_p3) < $signed(rows_cast_i_reg_1559)? 1'b1: 1'b0);

assign tmp_139_cast_i_fu_410_p1 = tmp_139_i_fu_403_p3;

assign tmp_139_i_fu_403_p3 = {{p_src_rows_V_read_reg_1548}, {ap_const_lv1_0}};

assign tmp_13_fu_846_p3 = ((tmp_137_2_i_fu_721_p2[0:0] === 1'b1) ? tmp_43_fu_836_p1 : tmp_44_fu_840_p2);

assign tmp_140_i_fu_414_p2 = (ap_const_lv14_2 + tmp_139_cast_i_fu_410_p1);

assign tmp_145_0_1_cast_i_fu_1294_p1 = $signed(p_Val2_4_0_1_i_fu_1289_p2);

assign tmp_145_0_2_cast_i_cast_fu_1312_p1 = $signed(p_Val2_4_0_2_i_fu_1307_p2);

assign tmp_145_0_cast_i_fu_1281_p1 = $signed(p_Val2_4_0_i_fu_1276_p2);

assign tmp_145_1_1_cast_i_fu_1405_p1 = $signed(p_Val2_4_1_1_i_reg_1940);

assign tmp_145_1_2_cast_i_cast_fu_1352_p1 = $signed(p_Val2_4_1_2_i_fu_1347_p2);

assign tmp_145_1_cast_i_cast_fu_1325_p1 = $signed(p_Val2_4_1_i_fu_1320_p2);

assign tmp_145_2_1_cast_i_cast_fu_1237_p1 = $signed(p_Val2_4_2_1_i_fu_1232_p2);

assign tmp_145_2_2_i_fu_1435_p1 = $signed(p_Val2_4_2_2_i_fu_1430_p2);

assign tmp_145_2_cast_i_cast_fu_1224_p1 = $signed(p_Val2_4_2_i_fu_1219_p2);

assign tmp_14_fu_854_p3 = ((brmerge3_fu_819_p2[0:0] === 1'b1) ? tmp_7_fu_828_p3 : tmp_13_fu_846_p3);

assign tmp_14_i_fu_490_p2 = (p_014_0_i_i_reg_331 < p_src_rows_V_read_reg_1548? 1'b1: 1'b0);

assign tmp_15_cast_i_fu_879_p1 = p_027_0_i_i_reg_342;

assign tmp_16_fu_544_p3 = tmp_123_i_fu_538_p2[ap_const_lv32_C];

assign tmp_16_i_fu_883_p2 = (tmp_15_cast_i_fu_879_p1 < widthloop_reg_1671? 1'b1: 1'b0);

assign tmp_18_fu_569_p3 = tmp_123_i_fu_538_p2[ap_const_lv32_C];

assign tmp_1_fu_742_p3 = ((or_cond_i412_i_i_fu_563_p2[0:0] === 1'b1) ? tmp_36_fu_738_p1 : ap_const_lv2_0);

assign tmp_21_fu_596_p1 = tmp_140_i_reg_1695[1:0];

assign tmp_21_i_fu_930_p2 = ($signed(ImagLoc_x_fu_910_p2) < $signed(cols_cast_i_reg_1577)? 1'b1: 1'b0);

assign tmp_22_i_fu_420_p2 = (p_src_cols_V_read_reg_1570 == ap_const_lv12_1? 1'b1: 1'b0);

assign tmp_23_fu_599_p1 = p_p2_i413_i_i_fu_583_p3[1:0];

assign tmp_24_i_fu_976_p2 = ($signed(p_p2_i_i_i_fu_968_p3) < $signed(cols_cast_i_reg_1577)? 1'b1: 1'b0);

assign tmp_25_cast_i_fu_432_p1 = tmp_25_i_fu_425_p3;

assign tmp_25_i_fu_425_p3 = {{p_src_cols_V_read_reg_1570}, {ap_const_lv1_0}};

assign tmp_26_i_fu_436_p2 = ($signed(ap_const_lv14_3FFE) + $signed(tmp_25_cast_i_fu_432_p1));

assign tmp_27_fu_609_p3 = p_assign_6_1_i_fu_603_p2[ap_const_lv32_C];

assign tmp_28_fu_634_p3 = p_assign_6_1_i_fu_603_p2[ap_const_lv32_C];

assign tmp_2_fu_768_p3 = ((brmerge1_fu_733_p2[0:0] === 1'b1) ? tmp_1_fu_742_p3 : tmp_s_fu_760_p3);

assign tmp_2_i_i_i_fu_1467_p2 = (isneg_reg_1950 ^ ap_const_lv1_1);

assign tmp_30_fu_661_p1 = tmp_140_i_reg_1695[1:0];

assign tmp_31_fu_664_p1 = p_p2_i413_i_1_i_fu_648_p3[1:0];

assign tmp_32_fu_674_p3 = p_assign_6_2_i_fu_668_p2[ap_const_lv32_C];

assign tmp_33_fu_699_p3 = p_assign_6_2_i_fu_668_p2[ap_const_lv32_C];

assign tmp_34_fu_726_p1 = tmp_140_i_reg_1695[1:0];

assign tmp_35_fu_729_p1 = p_p2_i413_i_2_i_fu_713_p3[1:0];

assign tmp_36_fu_738_p1 = tmp_123_i_fu_538_p2[1:0];

assign tmp_37_fu_750_p1 = p_p2_i413_i_i_fu_583_p3[1:0];

assign tmp_38_fu_754_p2 = (tmp_21_fu_596_p1 - tmp_23_fu_599_p1);

assign tmp_39_fu_781_p1 = p_assign_6_1_i_fu_603_p2[1:0];

assign tmp_3_fu_785_p3 = ((or_cond_i412_i_1_i_fu_628_p2[0:0] === 1'b1) ? tmp_39_fu_781_p1 : ap_const_lv2_0);

assign tmp_3_i_phi_fu_324_p4 = tmp_3_i_reg_320;

assign tmp_40_fu_793_p1 = p_p2_i413_i_1_i_fu_648_p3[1:0];

assign tmp_41_fu_797_p2 = (tmp_30_fu_661_p1 - tmp_31_fu_664_p1);

assign tmp_42_fu_824_p1 = p_assign_6_2_i_fu_668_p2[1:0];

assign tmp_43_fu_836_p1 = p_p2_i413_i_2_i_fu_713_p3[1:0];

assign tmp_44_fu_840_p2 = (tmp_34_fu_726_p1 - tmp_35_fu_729_p1);

assign tmp_45_fu_894_p4 = {{p_027_0_i_i_reg_342[ap_const_lv32_B : ap_const_lv32_1]}};

assign tmp_46_fu_916_p3 = ImagLoc_x_fu_910_p2[ap_const_lv32_C];

assign tmp_47_fu_954_p3 = ImagLoc_x_fu_910_p2[ap_const_lv32_C];

assign tmp_48_fu_1031_p1 = x_fu_1019_p3[1:0];

assign tmp_4_fu_803_p3 = ((tmp_137_1_i_fu_656_p2[0:0] === 1'b1) ? tmp_40_fu_793_p1 : tmp_41_fu_797_p2);

assign tmp_4_i_fu_361_p2 = (tmp_3_i_reg_320 ^ ap_const_lv1_1);

assign tmp_5_fu_442_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_11_fu_386_p1));

assign tmp_63_i_fu_1035_p1 = $unsigned(col_assign_cast_i_fu_1027_p1);

assign tmp_6_fu_811_p3 = ((brmerge2_fu_776_p2[0:0] === 1'b1) ? tmp_3_fu_785_p3 : tmp_4_fu_803_p3);

assign tmp_7_fu_828_p3 = ((or_cond_i412_i_2_i_fu_693_p2[0:0] === 1'b1) ? tmp_42_fu_824_p1 : ap_const_lv2_0);

assign tmp_98_1_i_fu_521_p2 = (p_014_0_i_i_reg_331 == ap_const_lv12_0? 1'b1: 1'b0);

assign tmp_98_2_i_fu_527_p2 = (p_014_0_i_i_reg_331 == ap_const_lv12_1? 1'b1: 1'b0);

assign tmp_98_i_fu_516_p2 = (p_anchor_2_1_cast_i_reg_1683 == tmp_11_cast_i_fu_475_p1? 1'b1: 1'b0);

assign tmp_fu_377_p1 = p_src_rows_V_read_reg_1548[1:0];

assign tmp_i_i_i_fu_1491_p2 = (isneg_reg_1950 | overflow_fu_1477_p2);

assign tmp_s_fu_760_p3 = ((tmp_137_i_fu_591_p2[0:0] === 1'b1) ? tmp_37_fu_750_p1 : tmp_38_fu_754_p2);

assign ult_fu_495_p2 = (p_014_0_i_i_reg_331 < p_src_rows_V_read_reg_1548? 1'b1: 1'b0);

assign widthloop_fu_372_p2 = (ap_const_lv13_2 + cols_cast_i_reg_1577);

assign x_fu_1019_p3 = ((sel_tmp8_fu_1014_p2[0:0] === 1'b1) ? p_p2_i_i_cast_i_fu_994_p1 : sel_tmp_fu_1002_p3);
always @ (posedge ap_clk) begin
    rows_cast_i_reg_1559[12] <= 1'b0;
    cols_cast_i_reg_1577[12] <= 1'b0;
    p_anchor_2_1_cast_i_reg_1683[12:1] <= 12'b000000000000;
    tmp_140_i_reg_1695[0] <= 1'b0;
    tmp_26_i_reg_1707[0] <= 1'b0;
end



endmodule //blur_Filter2D

