12:50:03
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 12:58:01 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@E: CS160 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":9:1:9:3|Bad or missing port direction for 'SDI'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 12:58:01 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 12:58:01 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 12:58:53 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@E: CS160 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":9:1:9:3|Bad or missing port direction for 'SDI'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 12:58:53 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 12:58:53 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 12:59:24 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":26:22:26:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":27:23:27:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":35:6:35:16|Removing wire ref_elec_en, as there is no assignment to it.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 12:59:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 12:59:24 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 12:59:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\shiftReg_EarendelTest\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 12:59:25 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 12:59:26 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
top|CLK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     104  
=====================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 12:59:26 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 12:59:26 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   3 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================= Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                            
-------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
===================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 2.99ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 12:59:28 2025
#


Top view:               top
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                        Arrival           
Instance                                       Reference     Type         Pin     Net          Time        Slack 
                                               Clock                                                             
-----------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK       SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK       SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK       SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK       SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK       SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK       SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK       SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK       SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK       SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK       SB_DFFER     Q       DYNSR[9]     0.796       -0.528
=================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                        Required           
Instance                                        Reference     Type         Pin     Net          Time         Slack 
                                                Clock                                                              
-------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK       SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK       SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK       SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK       SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK       SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK       SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK       SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK       SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK       SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK       SB_DFFER     D       DYNSR[9]     2.836        -0.528
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         3 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 3 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3 = 3 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 12:59:28 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
GEN_REC_Implmnt: newer file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf ...
Warning: pin generated_signal doesn't exists in the package CM81. ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin RST_N doesn't exists in the package CM81. ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin SEL doesn't exists in the package CM81. ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin SDI doesn't exists in the package CM81. ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin SDO_signal_out doesn't exists in the package CM81. ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
parse file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	107/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.2 (sec)

Final Design Statistics
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 491.33 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 107
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 113 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 13:06:57 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\sr_Earendel\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":28:22:28:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":29:23:29:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":37:6:37:16|Removing wire ref_elec_en, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":6:1:6:3|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:06:57 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:06:57 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:06:57 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:06:59 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 13:06:59 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested      Requested     Clock        Clock                     Clock
Clock          Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
top|CLK_uC     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     104  
========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK_uC which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:06:59 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 13:06:59 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   3 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":7:1:7:6|SB_GB_IO inserted on the port CLK_uC.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_uC_ibuf_gb_io     SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK_uC with period 2.99ns. Please declare a user-defined clock on object "p:CLK_uC"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 13:07:01 2025
#


Top view:               top
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK_uC         334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|CLK_uC  top|CLK_uC  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_uC
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                         Arrival           
Instance                                       Reference      Type         Pin     Net          Time        Slack 
                                               Clock                                                              
------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK_uC     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK_uC     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK_uC     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK_uC     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK_uC     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK_uC     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK_uC     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK_uC     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK_uC     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK_uC     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                         Required           
Instance                                        Reference      Type         Pin     Net          Time         Slack 
                                                Clock                                                               
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK_uC     SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK_uC     SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK_uC     SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK_uC     SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK_uC     SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK_uC     SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK_uC     SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK_uC     SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK_uC     SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK_uC     SB_DFFER     D       DYNSR[9]     2.836        -0.528
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         3 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|CLK_uC: 1

@S |Mapping Summary:
Total  LUTs: 3 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3 = 3 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:07:01 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf ...
Warning: pin generated_signal doesn't exists in the package CM81. ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin RST_N doesn't exists in the package CM81. ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin SEL doesn't exists in the package CM81. ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin SDI doesn't exists in the package CM81. ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin SDO_signal_out doesn't exists in the package CM81. ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
parse file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	107/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.3 (sec)

Final Design Statistics
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 107
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 113 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 13:09:02 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":28:22:28:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":29:23:29:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":37:6:37:16|Removing wire ref_elec_en, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":6:1:6:3|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:09:02 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:09:02 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:09:02 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:09:04 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 13:09:04 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested      Requested     Clock        Clock                     Clock
Clock          Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
top|CLK_uC     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     104  
========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK_uC which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:09:04 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 13:09:04 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   3 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":7:1:7:6|SB_GB_IO inserted on the port CLK_uC.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_uC_ibuf_gb_io     SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK_uC with period 2.99ns. Please declare a user-defined clock on object "p:CLK_uC"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 13:09:06 2025
#


Top view:               top
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK_uC         334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|CLK_uC  top|CLK_uC  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_uC
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                         Arrival           
Instance                                       Reference      Type         Pin     Net          Time        Slack 
                                               Clock                                                              
------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK_uC     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK_uC     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK_uC     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK_uC     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK_uC     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK_uC     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK_uC     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK_uC     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK_uC     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK_uC     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                         Required           
Instance                                        Reference      Type         Pin     Net          Time         Slack 
                                                Clock                                                               
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK_uC     SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK_uC     SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK_uC     SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK_uC     SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK_uC     SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK_uC     SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK_uC     SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK_uC     SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK_uC     SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK_uC     SB_DFFER     D       DYNSR[9]     2.836        -0.528
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         3 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|CLK_uC: 1

@S |Mapping Summary:
Total  LUTs: 3 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3 = 3 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:09:06 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf ...
Warning: pin generated_signal doesn't exists in the package CM81. ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin RST_N doesn't exists in the package CM81. ignoring the set_io command on line 8 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin SEL doesn't exists in the package CM81. ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin SDI doesn't exists in the package CM81. ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin SDO_signal_out doesn't exists in the package CM81. ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin CLK_uC doesn't exists in the package CM81. ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf 
parse file C:/Users/raul.lora/Documents/sr_Earendel/pinsDUT.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	107/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.3 (sec)

Final Design Statistics
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 107
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 113 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 218
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 13:12:30 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":28:22:28:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":29:23:29:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":37:6:37:16|Removing wire ref_elec_en, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":6:1:6:3|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:12:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:12:30 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:12:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:12:31 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 13:12:31 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested      Requested     Clock        Clock                     Clock
Clock          Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
top|CLK_uC     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     104  
========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK_uC which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:12:32 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 13:12:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   3 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":7:1:7:6|SB_GB_IO inserted on the port CLK_uC.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_uC_ibuf_gb_io     SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK_uC with period 2.99ns. Please declare a user-defined clock on object "p:CLK_uC"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 13:12:33 2025
#


Top view:               top
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK_uC         334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|CLK_uC  top|CLK_uC  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_uC
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                         Arrival           
Instance                                       Reference      Type         Pin     Net          Time        Slack 
                                               Clock                                                              
------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK_uC     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK_uC     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK_uC     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK_uC     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK_uC     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK_uC     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK_uC     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK_uC     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK_uC     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK_uC     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                         Required           
Instance                                        Reference      Type         Pin     Net          Time         Slack 
                                                Clock                                                               
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK_uC     SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK_uC     SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK_uC     SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK_uC     SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK_uC     SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK_uC     SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK_uC     SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK_uC     SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK_uC     SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK_uC     SB_DFFER     D       DYNSR[9]     2.836        -0.528
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         3 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|CLK_uC: 1

@S |Mapping Summary:
Total  LUTs: 3 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3 = 3 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:12:33 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_uC_ibuf_gb_io' is assigned to a non-GB pin 'A6'. Replacing it with SB_IO 'CLK_uC_ibuf_gb_io' and SB_GB 'CLK_uC_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	107/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.6 (sec)

Final Design Statistics
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 194
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 194
used logic cells: 107
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 114 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 13:28:05 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\sr_Earendel\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":12:1:12:3|Removing wire s15, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":13:1:13:3|Removing wire s14, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":14:1:14:3|Removing wire s13, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":15:1:15:3|Removing wire s12, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":36:22:36:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":37:23:37:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":45:6:45:16|Removing wire ref_elec_en, as there is no assignment to it.
@W: CL157 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":12:1:12:3|*Output s15 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":13:1:13:3|*Output s14 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":14:1:14:3|*Output s13 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":15:1:15:3|*Output s12 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":6:1:6:3|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:28:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:28:05 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:28:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:28:06 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 13:28:07 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":15:1:15:3|Tristate driver s12 (in view: work.top(verilog)) on net s12 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":14:1:14:3|Tristate driver s13 (in view: work.top(verilog)) on net s13 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":13:1:13:3|Tristate driver s14 (in view: work.top(verilog)) on net s14 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":12:1:12:3|Tristate driver s15 (in view: work.top(verilog)) on net s15 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested      Requested     Clock        Clock                     Clock
Clock          Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
top|CLK_uC     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     104  
========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK_uC which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":15:1:15:3|Tristate driver s12 (in view: work.top(verilog)) on net s12 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":14:1:14:3|Tristate driver s13 (in view: work.top(verilog)) on net s13 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":13:1:13:3|Tristate driver s14 (in view: work.top(verilog)) on net s14 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":12:1:12:3|Tristate driver s15 (in view: work.top(verilog)) on net s15 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:28:07 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 13:28:07 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":15:1:15:3|Tristate driver s12 (in view: work.top(verilog)) on net s12 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":14:1:14:3|Tristate driver s13 (in view: work.top(verilog)) on net s13 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":13:1:13:3|Tristate driver s14 (in view: work.top(verilog)) on net s14 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\sr_earendel\top.v":12:1:12:3|Tristate driver s15 (in view: work.top(verilog)) on net s15 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   3 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":7:1:7:6|SB_GB_IO inserted on the port CLK_uC.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_uC_ibuf_gb_io     SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK_uC with period 2.99ns. Please declare a user-defined clock on object "p:CLK_uC"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 13:28:08 2025
#


Top view:               top
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK_uC         334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|CLK_uC  top|CLK_uC  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_uC
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                         Arrival           
Instance                                       Reference      Type         Pin     Net          Time        Slack 
                                               Clock                                                              
------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK_uC     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK_uC     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK_uC     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK_uC     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK_uC     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK_uC     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK_uC     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK_uC     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK_uC     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK_uC     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                         Required           
Instance                                        Reference      Type         Pin     Net          Time         Slack 
                                                Clock                                                               
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK_uC     SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK_uC     SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK_uC     SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK_uC     SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK_uC     SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK_uC     SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK_uC     SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK_uC     SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK_uC     SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK_uC     SB_DFFER     D       DYNSR[9]     2.836        -0.528
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         3 uses

I/O ports: 10
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|CLK_uC: 1

@S |Mapping Summary:
Total  LUTs: 3 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3 = 3 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:28:08 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal s12_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal s15_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal s14_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal s13_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_uC_ibuf_gb_io' is assigned to a non-GB pin 'A6'. Replacing it with SB_IO 'CLK_uC_ibuf_gb_io' and SB_GB 'CLK_uC_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	107/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.9 (sec)

Final Design Statistics
    Number of LUTs      	:	107
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 194
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 194
used logic cells: 107
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 114 
I1212: Iteration  1 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 13:29:55 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\sr_Earendel\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@E: CG791 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":69:24:69:24|Could not resolve hierarchical name 'DNYNCF[12]'.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:29:55 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:29:55 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 13:30:41 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":36:22:36:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":37:23:37:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":45:6:45:16|Removing wire ref_elec_en, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":6:1:6:3|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:30:41 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:30:41 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:30:41 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 13:30:43 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 13:30:43 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested      Requested     Clock        Clock                     Clock
Clock          Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
top|CLK_uC     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
top|SEL        1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     120  
========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|SEL which controls 120 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK_uC which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:30:43 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 13:30:44 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[1] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[2] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[3] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[4] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[5] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[6] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   5 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":7:1:7:6|SB_GB_IO inserted on the port CLK_uC.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net s15_c
1) instance config_register_latched_dec_inst1.DYNCNF_1_latch[15] (in view: work.top(verilog)), output net s15_c (in view: work.top(verilog))
    net        s15_c
    input  pin config_register_latched_dec_inst1.DYNCNF_1_latch[15]/I1
    instance   config_register_latched_dec_inst1.DYNCNF_1_latch[15] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNCNF_1_latch[15]/O
    net        s15_c
@W: BN137 :|Found combinational loop during mapping at net s14_c
2) instance config_register_latched_dec_inst1.DYNCNF_1_latch[14] (in view: work.top(verilog)), output net s14_c (in view: work.top(verilog))
    net        s14_c
    input  pin config_register_latched_dec_inst1.DYNCNF_1_latch[14]/I1
    instance   config_register_latched_dec_inst1.DYNCNF_1_latch[14] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNCNF_1_latch[14]/O
    net        s14_c
@W: BN137 :|Found combinational loop during mapping at net s13_c
3) instance config_register_latched_dec_inst1.DYNCNF_1_latch[13] (in view: work.top(verilog)), output net s13_c (in view: work.top(verilog))
    net        s13_c
    input  pin config_register_latched_dec_inst1.DYNCNF_1_latch[13]/I1
    instance   config_register_latched_dec_inst1.DYNCNF_1_latch[13] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNCNF_1_latch[13]/O
    net        s13_c
@W: BN137 :|Found combinational loop during mapping at net s12_c
4) instance config_register_latched_dec_inst1.DYNCNF_1_latch[12] (in view: work.top(verilog)), output net s12_c (in view: work.top(verilog))
    net        s12_c
    input  pin config_register_latched_dec_inst1.DYNCNF_1_latch[12]/I1
    instance   config_register_latched_dec_inst1.DYNCNF_1_latch[12] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNCNF_1_latch[12]/O
    net        s12_c
End of loops
@W: MT453 |clock period is too long for clock top|CLK_uC, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_uC_ibuf_gb_io     SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s12_c
1) instance DYNSR_RNIKTIN[12] (in view: work.config_register_latched_dec(netlist)), output net s12_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s12_c
    input  pin config_register_latched_dec_inst1.DYNSR_RNIKTIN[12]/I1
    instance   config_register_latched_dec_inst1.DYNSR_RNIKTIN[12] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNSR_RNIKTIN[12]/O
    net        config_register_latched_dec_inst1.s12_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s13_c
2) instance DYNSR_RNILUIN[13] (in view: work.config_register_latched_dec(netlist)), output net s13_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s13_c
    input  pin config_register_latched_dec_inst1.DYNSR_RNILUIN[13]/I1
    instance   config_register_latched_dec_inst1.DYNSR_RNILUIN[13] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNSR_RNILUIN[13]/O
    net        config_register_latched_dec_inst1.s13_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s14_c
3) instance DYNSR_RNIMVIN[14] (in view: work.config_register_latched_dec(netlist)), output net s14_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s14_c
    input  pin config_register_latched_dec_inst1.DYNSR_RNIMVIN[14]/I1
    instance   config_register_latched_dec_inst1.DYNSR_RNIMVIN[14] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNSR_RNIMVIN[14]/O
    net        config_register_latched_dec_inst1.s14_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s15_c
4) instance DYNSR_RNIN0JN[15] (in view: work.config_register_latched_dec(netlist)), output net s15_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s15_c
    input  pin config_register_latched_dec_inst1.DYNSR_RNIN0JN[15]/I1
    instance   config_register_latched_dec_inst1.DYNSR_RNIN0JN[15] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNSR_RNIN0JN[15]/O
    net        config_register_latched_dec_inst1.s15_c
End of loops
@W: MT420 |Found inferred clock top|CLK_uC with period 2.99ns. Please declare a user-defined clock on object "p:CLK_uC"
@W: MT420 |Found inferred clock top|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 13:30:45 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK_uC         334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
top|SEL            1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|CLK_uC  top|CLK_uC  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_uC
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                         Arrival           
Instance                                       Reference      Type         Pin     Net          Time        Slack 
                                               Clock                                                              
------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK_uC     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK_uC     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK_uC     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK_uC     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK_uC     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK_uC     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK_uC     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK_uC     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK_uC     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK_uC     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                         Required           
Instance                                        Reference      Type         Pin     Net          Time         Slack 
                                                Clock                                                               
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK_uC     SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK_uC     SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK_uC     SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK_uC     SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK_uC     SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK_uC     SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK_uC     SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK_uC     SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK_uC     SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK_uC     SB_DFFER     D       DYNSR[9]     2.836        -0.528
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         8 uses

I/O ports: 10
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|SEL: 1
   top|CLK_uC: 1

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 13:30:45 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_uC_ibuf_gb_io' is assigned to a non-GB pin 'A6'. Replacing it with SB_IO 'CLK_uC_ibuf_gb_io' and SB_GB 'CLK_uC_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIKTIN[12]_LC_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNILUIN[13]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIMVIN[14]_LC_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIN0JN[15]_LC_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNI93TI[87]_LC_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIKTIN[12]_LC_3/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNIKTIN[12]_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNILUIN[13]_LC_4/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNILUIN[13]_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIMVIN[14]_LC_5/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNIMVIN[14]_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIN0JN[15]_LC_6/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNIN0JN[15]_LC_6/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	112
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	112/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.2 (sec)

Final Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	112/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz
Clock: top|SEL | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 270
used logic cells: 112
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 270
used logic cells: 112
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNI93TI_87_LC_7_14_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIN0JN_15_LC_7_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNILUIN_13_LC_6_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIKTIN_12_LC_6_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIMVIN_14_LC_5_14_4", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIN0JN_15_LC_7_14_1/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNIN0JN_15_LC_7_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIMVIN_14_LC_5_14_4/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNIMVIN_14_LC_5_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNILUIN_13_LC_6_14_1/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNILUIN_13_LC_6_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIKTIN_12_LC_6_14_0/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNIKTIN_12_LC_6_14_0/lcout" to break the combinatorial loop
Read device time: 11
I1209: Started routing
I1223: Total Nets : 120 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNI93TI_87_LC_7_14_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIN0JN_15_LC_7_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNILUIN_13_LC_6_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIKTIN_12_LC_6_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNIMVIN_14_LC_5_14_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s14_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s12_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SDO_signal_out_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SEL_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s15_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s13_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIN0JN_15_LC_7_14_1/in0" to pin "config_register_latched_dec_inst1.DYNSR_RNIN0JN_15_LC_7_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIMVIN_14_LC_5_14_4/in3" to pin "config_register_latched_dec_inst1.DYNSR_RNIMVIN_14_LC_5_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNILUIN_13_LC_6_14_1/in2" to pin "config_register_latched_dec_inst1.DYNSR_RNILUIN_13_LC_6_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNIKTIN_12_LC_6_14_0/in0" to pin "config_register_latched_dec_inst1.DYNSR_RNIKTIN_12_LC_6_14_0/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 16:08:51 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\sr_Earendel\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":36:22:36:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":37:23:37:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":45:6:45:16|Removing wire ref_elec_en, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":6:1:6:3|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:08:52 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:08:53 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:08:53 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:08:54 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 16:08:56 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested      Requested     Clock        Clock                     Clock
Clock          Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
top|CLK_uC     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
top|SEL        1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     113  
========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|SEL which controls 113 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK_uC which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 16:08:57 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 16:08:57 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst1.STATCNF_1[79] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst1.STATCNF_1[80] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst1.STATCNF_1[81] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst1.STATCNF_1[82] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst1.STATCNF_1[83] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   5 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":7:1:7:6|SB_GB_IO inserted on the port CLK_uC.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net s15_c
1) instance config_register_latched_dec_inst1.STATCNF_1_latch[87] (in view: work.top(verilog)), output net s15_c (in view: work.top(verilog))
    net        s15_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[87]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[87] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[87]/O
    net        s15_c
@W: BN137 :|Found combinational loop during mapping at net s14_c
2) instance config_register_latched_dec_inst1.STATCNF_1_latch[86] (in view: work.top(verilog)), output net s14_c (in view: work.top(verilog))
    net        s14_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[86]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[86] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[86]/O
    net        s14_c
@W: BN137 :|Found combinational loop during mapping at net s13_c
3) instance config_register_latched_dec_inst1.STATCNF_1_latch[85] (in view: work.top(verilog)), output net s13_c (in view: work.top(verilog))
    net        s13_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[85]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[85] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[85]/O
    net        s13_c
@W: BN137 :|Found combinational loop during mapping at net s12_c
4) instance config_register_latched_dec_inst1.STATCNF_1_latch[84] (in view: work.top(verilog)), output net s12_c (in view: work.top(verilog))
    net        s12_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[84]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[84] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[84]/O
    net        s12_c
End of loops
@W: MT453 |clock period is too long for clock top|CLK_uC, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_uC_ibuf_gb_io     SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s12_c
1) instance STATSR_RNIECVT[84] (in view: work.config_register_latched_dec(netlist)), output net s12_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s12_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIECVT[84]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIECVT[84] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIECVT[84]/O
    net        config_register_latched_dec_inst1.s12_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s13_c
2) instance STATSR_RNIFDVT[85] (in view: work.config_register_latched_dec(netlist)), output net s13_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s13_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIFDVT[85]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIFDVT[85] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIFDVT[85]/O
    net        config_register_latched_dec_inst1.s13_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s14_c
3) instance STATSR_RNIGEVT[86] (in view: work.config_register_latched_dec(netlist)), output net s14_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s14_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIGEVT[86]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIGEVT[86] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIGEVT[86]/O
    net        config_register_latched_dec_inst1.s14_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s15_c
4) instance STATSR_RNIHFVT[87] (in view: work.config_register_latched_dec(netlist)), output net s15_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s15_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIHFVT[87]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIHFVT[87] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIHFVT[87]/O
    net        config_register_latched_dec_inst1.s15_c
End of loops
@W: MT420 |Found inferred clock top|CLK_uC with period 2.99ns. Please declare a user-defined clock on object "p:CLK_uC"
@W: MT420 |Found inferred clock top|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 16:08:59 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK_uC         334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
top|SEL            1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|CLK_uC  top|CLK_uC  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_uC
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                         Arrival           
Instance                                       Reference      Type         Pin     Net          Time        Slack 
                                               Clock                                                              
------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK_uC     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK_uC     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK_uC     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK_uC     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK_uC     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK_uC     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK_uC     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK_uC     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK_uC     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK_uC     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                         Required           
Instance                                        Reference      Type         Pin     Net          Time         Slack 
                                                Clock                                                               
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK_uC     SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK_uC     SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK_uC     SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK_uC     SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK_uC     SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK_uC     SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK_uC     SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK_uC     SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK_uC     SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK_uC     SB_DFFER     D       DYNSR[9]     2.836        -0.528
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         7 uses

I/O ports: 10
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|SEL: 1
   top|CLK_uC: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Mar 20 16:09:00 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_uC_ibuf_gb_io' is assigned to a non-GB pin 'A6'. Replacing it with SB_IO 'CLK_uC_ibuf_gb_io' and SB_GB 'CLK_uC_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	111
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	111/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI[15]_LC_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIECVT[84]_LC_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIFDVT[85]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIGEVT[86]_LC_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIHFVT[87]_LC_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIECVT[84]_LC_3/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIECVT[84]_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIFDVT[85]_LC_4/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIFDVT[85]_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIGEVT[86]_LC_5/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIGEVT[86]_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIHFVT[87]_LC_6/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIHFVT[87]_LC_6/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.6 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.3 (sec)

Final Design Statistics
    Number of LUTs      	:	111
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	111/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz
Clock: top|SEL | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 258
used logic cells: 111
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 258
used logic cells: 111
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_21_11_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIHFVT_87_LC_7_20_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIGEVT_86_LC_7_20_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIFDVT_85_LC_7_17_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIECVT_84_LC_7_8_1", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIGEVT_86_LC_7_20_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIGEVT_86_LC_7_20_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIHFVT_87_LC_7_20_1/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIHFVT_87_LC_7_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIFDVT_85_LC_7_17_1/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIFDVT_85_LC_7_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIECVT_84_LC_7_8_1/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIECVT_84_LC_7_8_1/lcout" to break the combinatorial loop
Read device time: 20
I1209: Started routing
I1223: Total Nets : 118 
I1212: Iteration  1 :    11 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_21_11_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIHFVT_87_LC_7_20_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIGEVT_86_LC_7_20_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIFDVT_85_LC_7_17_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIECVT_84_LC_7_8_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s14_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s12_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SDO_signal_out_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SEL_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s15_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s13_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIGEVT_86_LC_7_20_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIGEVT_86_LC_7_20_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIHFVT_87_LC_7_20_1/in2" to pin "config_register_latched_dec_inst1.STATSR_RNIHFVT_87_LC_7_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIFDVT_85_LC_7_17_1/in0" to pin "config_register_latched_dec_inst1.STATSR_RNIFDVT_85_LC_7_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIECVT_84_LC_7_8_1/in0" to pin "config_register_latched_dec_inst1.STATSR_RNIECVT_84_LC_7_8_1/lcout" to break the combinatorial loop
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 16:38:31 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\sr_Earendel\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":36:22:36:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":37:23:37:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":45:6:45:16|Removing wire ref_elec_en, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":6:1:6:3|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:38:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:38:31 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:38:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:38:33 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 16:38:33 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested      Requested     Clock        Clock                     Clock
Clock          Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
top|CLK_uC     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
top|SEL        1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     108  
========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|SEL which controls 108 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK_uC which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 16:38:34 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 16:38:34 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   5 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":7:1:7:6|SB_GB_IO inserted on the port CLK_uC.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net s15_c
1) instance config_register_latched_dec_inst1.STATCNF_1_latch[3] (in view: work.top(verilog)), output net s15_c (in view: work.top(verilog))
    net        s15_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[3]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[3]/O
    net        s15_c
@W: BN137 :|Found combinational loop during mapping at net s14_c
2) instance config_register_latched_dec_inst1.STATCNF_1_latch[2] (in view: work.top(verilog)), output net s14_c (in view: work.top(verilog))
    net        s14_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[2]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[2]/O
    net        s14_c
@W: BN137 :|Found combinational loop during mapping at net s12_c
3) instance config_register_latched_dec_inst1.STATCNF_1_latch[0] (in view: work.top(verilog)), output net s12_c (in view: work.top(verilog))
    net        s12_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[0]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[0]/O
    net        s12_c
@W: BN137 :|Found combinational loop during mapping at net s13_c
4) instance config_register_latched_dec_inst1.STATCNF_1_latch[1] (in view: work.top(verilog)), output net s13_c (in view: work.top(verilog))
    net        s13_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[1]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[1]/O
    net        s13_c
End of loops
@W: MT453 |clock period is too long for clock top|CLK_uC, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_uC_ibuf_gb_io     SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s13_c
1) instance STATSR_RNIJ6CM[1] (in view: work.config_register_latched_dec(netlist)), output net s13_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s13_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIJ6CM[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]/O
    net        config_register_latched_dec_inst1.s13_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s12_c
2) instance STATSR_RNII5CM[0] (in view: work.config_register_latched_dec(netlist)), output net s12_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s12_c
    input  pin config_register_latched_dec_inst1.STATSR_RNII5CM[0]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNII5CM[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNII5CM[0]/O
    net        config_register_latched_dec_inst1.s12_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s14_c
3) instance STATSR_RNIK7CM[2] (in view: work.config_register_latched_dec(netlist)), output net s14_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s14_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIK7CM[2]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIK7CM[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIK7CM[2]/O
    net        config_register_latched_dec_inst1.s14_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s15_c
4) instance STATSR_RNIL8CM[3] (in view: work.config_register_latched_dec(netlist)), output net s15_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s15_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIL8CM[3]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIL8CM[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIL8CM[3]/O
    net        config_register_latched_dec_inst1.s15_c
End of loops
@W: MT420 |Found inferred clock top|CLK_uC with period 2.99ns. Please declare a user-defined clock on object "p:CLK_uC"
@W: MT420 |Found inferred clock top|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 16:38:36 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK_uC         334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
top|SEL            1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|CLK_uC  top|CLK_uC  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_uC
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                         Arrival           
Instance                                       Reference      Type         Pin     Net          Time        Slack 
                                               Clock                                                              
------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK_uC     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK_uC     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK_uC     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK_uC     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK_uC     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK_uC     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK_uC     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK_uC     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK_uC     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK_uC     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                         Required           
Instance                                        Reference      Type         Pin     Net          Time         Slack 
                                                Clock                                                               
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK_uC     SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK_uC     SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK_uC     SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK_uC     SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK_uC     SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK_uC     SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK_uC     SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK_uC     SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK_uC     SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK_uC     SB_DFFER     D       DYNSR[9]     2.836        -0.528
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         7 uses

I/O ports: 10
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|SEL: 1
   top|CLK_uC: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Mar 20 16:38:36 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_uC_ibuf_gb_io' is assigned to a non-GB pin 'A6'. Replacing it with SB_IO 'CLK_uC_ibuf_gb_io' and SB_GB 'CLK_uC_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI[15]_LC_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNII5CM[0]_LC_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIK7CM[2]_LC_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIL8CM[3]_LC_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNII5CM[0]_LC_3/in1" to pin "config_register_latched_dec_inst1.STATSR_RNII5CM[0]_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]_LC_4/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIK7CM[2]_LC_5/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIK7CM[2]_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIL8CM[3]_LC_6/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIL8CM[3]_LC_6/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	111
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	111/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.6 (sec)

Final Design Statistics
    Number of LUTs      	:	111
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	111/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz
Clock: top|SEL | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 111
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 111
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_11_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1/lcout" to break the combinatorial loop
Read device time: 16
I1209: Started routing
I1223: Total Nets : 118 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_11_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s14_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s12_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SDO_signal_out_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SEL_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s15_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s13_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1/in0" to pin "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1/in0" to pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 16:41:12 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":36:22:36:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":37:23:37:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":45:6:45:16|Removing wire ref_elec_en, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":6:1:6:3|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:41:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:41:13 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:41:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:41:14 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 16:41:14 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested      Requested     Clock        Clock                     Clock
Clock          Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
top|CLK_uC     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
top|SEL        1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     108  
========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|SEL which controls 108 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK_uC which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 16:41:15 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 16:41:16 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   5 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":7:1:7:6|SB_GB_IO inserted on the port CLK_uC.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net s15_c
1) instance config_register_latched_dec_inst1.STATCNF_1_latch[3] (in view: work.top(verilog)), output net s15_c (in view: work.top(verilog))
    net        s15_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[3]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[3]/O
    net        s15_c
@W: BN137 :|Found combinational loop during mapping at net s14_c
2) instance config_register_latched_dec_inst1.STATCNF_1_latch[2] (in view: work.top(verilog)), output net s14_c (in view: work.top(verilog))
    net        s14_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[2]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[2]/O
    net        s14_c
@W: BN137 :|Found combinational loop during mapping at net s12_c
3) instance config_register_latched_dec_inst1.STATCNF_1_latch[0] (in view: work.top(verilog)), output net s12_c (in view: work.top(verilog))
    net        s12_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[0]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[0]/O
    net        s12_c
@W: BN137 :|Found combinational loop during mapping at net s13_c
4) instance config_register_latched_dec_inst1.STATCNF_1_latch[1] (in view: work.top(verilog)), output net s13_c (in view: work.top(verilog))
    net        s13_c
    input  pin config_register_latched_dec_inst1.STATCNF_1_latch[1]/I1
    instance   config_register_latched_dec_inst1.STATCNF_1_latch[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATCNF_1_latch[1]/O
    net        s13_c
End of loops
@W: MT453 |clock period is too long for clock top|CLK_uC, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_uC_ibuf_gb_io     SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s13_c
1) instance STATSR_RNIJ6CM[1] (in view: work.config_register_latched_dec(netlist)), output net s13_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s13_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIJ6CM[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]/O
    net        config_register_latched_dec_inst1.s13_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s12_c
2) instance STATSR_RNII5CM[0] (in view: work.config_register_latched_dec(netlist)), output net s12_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s12_c
    input  pin config_register_latched_dec_inst1.STATSR_RNII5CM[0]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNII5CM[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNII5CM[0]/O
    net        config_register_latched_dec_inst1.s12_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s14_c
3) instance STATSR_RNIK7CM[2] (in view: work.config_register_latched_dec(netlist)), output net s14_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s14_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIK7CM[2]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIK7CM[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIK7CM[2]/O
    net        config_register_latched_dec_inst1.s14_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s15_c
4) instance STATSR_RNIL8CM[3] (in view: work.config_register_latched_dec(netlist)), output net s15_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s15_c
    input  pin config_register_latched_dec_inst1.STATSR_RNIL8CM[3]/I1
    instance   config_register_latched_dec_inst1.STATSR_RNIL8CM[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.STATSR_RNIL8CM[3]/O
    net        config_register_latched_dec_inst1.s15_c
End of loops
@W: MT420 |Found inferred clock top|CLK_uC with period 2.99ns. Please declare a user-defined clock on object "p:CLK_uC"
@W: MT420 |Found inferred clock top|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 16:41:18 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK_uC         334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
top|SEL            1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|CLK_uC  top|CLK_uC  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_uC
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                         Arrival           
Instance                                       Reference      Type         Pin     Net          Time        Slack 
                                               Clock                                                              
------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK_uC     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK_uC     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK_uC     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK_uC     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK_uC     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK_uC     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK_uC     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK_uC     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK_uC     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK_uC     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                         Required           
Instance                                        Reference      Type         Pin     Net          Time         Slack 
                                                Clock                                                               
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK_uC     SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK_uC     SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK_uC     SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK_uC     SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK_uC     SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK_uC     SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK_uC     SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK_uC     SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK_uC     SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK_uC     SB_DFFER     D       DYNSR[9]     2.836        -0.528
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         7 uses

I/O ports: 10
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|SEL: 1
   top|CLK_uC: 1

@S |Mapping Summary:
Total  LUTs: 7 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Mar 20 16:41:18 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_uC_ibuf_gb_io' is assigned to a non-GB pin 'A6'. Replacing it with SB_IO 'CLK_uC_ibuf_gb_io' and SB_GB 'CLK_uC_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI[15]_LC_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNII5CM[0]_LC_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIK7CM[2]_LC_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIL8CM[3]_LC_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNII5CM[0]_LC_3/in1" to pin "config_register_latched_dec_inst1.STATSR_RNII5CM[0]_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]_LC_4/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM[1]_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIK7CM[2]_LC_5/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIK7CM[2]_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIL8CM[3]_LC_6/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIL8CM[3]_LC_6/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	111
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	111/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.7 (sec)

Final Design Statistics
    Number of LUTs      	:	111
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	111/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz
Clock: top|SEL | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 111
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 111
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_11_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1/lcout" to break the combinatorial loop
Read device time: 16
I1209: Started routing
I1223: Total Nets : 118 
I1212: Iteration  1 :    12 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_11_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s14_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s12_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SDO_signal_out_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SEL_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s15_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s13_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1/in0" to pin "config_register_latched_dec_inst1.STATSR_RNIL8CM_3_LC_9_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNII5CM_0_LC_7_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0/in1" to pin "config_register_latched_dec_inst1.STATSR_RNIK7CM_2_LC_9_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1/in0" to pin "config_register_latched_dec_inst1.STATSR_RNIJ6CM_1_LC_7_14_1/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "GEN_REC_syn.prj" -log "GEN_REC_Implmnt/GEN_REC.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of GEN_REC_Implmnt/GEN_REC.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu Mar 20 16:47:03 2025

#Implementation: GEN_REC_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\sr_Earendel\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\sr_Earendel\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":36:22:36:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":37:23:37:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":45:6:45:16|Removing wire ref_elec_en, as there is no assignment to it.
@N: CL159 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":6:1:6:3|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:47:03 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:47:03 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:47:03 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\sr_Earendel\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 20 16:47:05 2025

###########################################################]
Pre-mapping Report

# Thu Mar 20 16:47:05 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested      Requested     Clock        Clock                     Clock
Clock          Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------
top|CLK_uC     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
top|SEL        1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     118  
========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|SEL which controls 118 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK_uC which controls 104 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 20 16:47:06 2025

###########################################################]
Map & Optimize Report

# Thu Mar 20 16:47:06 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[4] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[5] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[6] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\sr_earendel\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst1.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   5 /       104


@N: FX1016 :"c:\users\raul.lora\documents\sr_earendel\top.v":7:1:7:6|SB_GB_IO inserted on the port CLK_uC.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net s15_c
1) instance config_register_latched_dec_inst1.DYNCNF_1_latch[3] (in view: work.top(verilog)), output net s15_c (in view: work.top(verilog))
    net        s15_c
    input  pin config_register_latched_dec_inst1.DYNCNF_1_latch[3]/I1
    instance   config_register_latched_dec_inst1.DYNCNF_1_latch[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNCNF_1_latch[3]/O
    net        s15_c
@W: BN137 :|Found combinational loop during mapping at net s14_c
2) instance config_register_latched_dec_inst1.DYNCNF_1_latch[2] (in view: work.top(verilog)), output net s14_c (in view: work.top(verilog))
    net        s14_c
    input  pin config_register_latched_dec_inst1.DYNCNF_1_latch[2]/I1
    instance   config_register_latched_dec_inst1.DYNCNF_1_latch[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNCNF_1_latch[2]/O
    net        s14_c
@W: BN137 :|Found combinational loop during mapping at net s13_c
3) instance config_register_latched_dec_inst1.DYNCNF_1_latch[1] (in view: work.top(verilog)), output net s13_c (in view: work.top(verilog))
    net        s13_c
    input  pin config_register_latched_dec_inst1.DYNCNF_1_latch[1]/I1
    instance   config_register_latched_dec_inst1.DYNCNF_1_latch[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNCNF_1_latch[1]/O
    net        s13_c
@W: BN137 :|Found combinational loop during mapping at net s12_c
4) instance config_register_latched_dec_inst1.DYNCNF_1_latch[0] (in view: work.top(verilog)), output net s12_c (in view: work.top(verilog))
    net        s12_c
    input  pin config_register_latched_dec_inst1.DYNCNF_1_latch[0]/I1
    instance   config_register_latched_dec_inst1.DYNCNF_1_latch[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNCNF_1_latch[0]/O
    net        s12_c
End of loops
@W: MT453 |clock period is too long for clock top|CLK_uC, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_uC_ibuf_gb_io     SB_GB_IO               104        config_register_latched_dec_inst1.DYNSR[15]
=====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\synwork\GEN_REC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s12_c
1) instance DYNSR_RNI1OKN[0] (in view: work.config_register_latched_dec(netlist)), output net s12_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s12_c
    input  pin config_register_latched_dec_inst1.DYNSR_RNI1OKN[0]/I1
    instance   config_register_latched_dec_inst1.DYNSR_RNI1OKN[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNSR_RNI1OKN[0]/O
    net        config_register_latched_dec_inst1.s12_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s13_c
2) instance DYNSR_RNI2PKN[1] (in view: work.config_register_latched_dec(netlist)), output net s13_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s13_c
    input  pin config_register_latched_dec_inst1.DYNSR_RNI2PKN[1]/I1
    instance   config_register_latched_dec_inst1.DYNSR_RNI2PKN[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNSR_RNI2PKN[1]/O
    net        config_register_latched_dec_inst1.s13_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s14_c
3) instance DYNSR_RNI3QKN[2] (in view: work.config_register_latched_dec(netlist)), output net s14_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s14_c
    input  pin config_register_latched_dec_inst1.DYNSR_RNI3QKN[2]/I1
    instance   config_register_latched_dec_inst1.DYNSR_RNI3QKN[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNSR_RNI3QKN[2]/O
    net        config_register_latched_dec_inst1.s14_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst1.s15_c
4) instance DYNSR_RNI4RKN[3] (in view: work.config_register_latched_dec(netlist)), output net s15_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst1.s15_c
    input  pin config_register_latched_dec_inst1.DYNSR_RNI4RKN[3]/I1
    instance   config_register_latched_dec_inst1.DYNSR_RNI4RKN[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst1.DYNSR_RNI4RKN[3]/O
    net        config_register_latched_dec_inst1.s15_c
End of loops
@W: MT420 |Found inferred clock top|CLK_uC with period 2.99ns. Please declare a user-defined clock on object "p:CLK_uC"
@W: MT420 |Found inferred clock top|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 20 16:47:09 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK_uC         334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
top|SEL            1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|CLK_uC  top|CLK_uC  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_uC
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                         Arrival           
Instance                                       Reference      Type         Pin     Net          Time        Slack 
                                               Clock                                                              
------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     top|CLK_uC     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[1]     top|CLK_uC     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[2]     top|CLK_uC     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[3]     top|CLK_uC     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[4]     top|CLK_uC     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[5]     top|CLK_uC     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[6]     top|CLK_uC     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[7]     top|CLK_uC     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[8]     top|CLK_uC     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
config_register_latched_dec_inst1.DYNSR[9]     top|CLK_uC     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                         Required           
Instance                                        Reference      Type         Pin     Net          Time         Slack 
                                                Clock                                                               
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]      top|CLK_uC     SB_DFFER     D       DYNSR[0]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[2]      top|CLK_uC     SB_DFFER     D       DYNSR[1]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[3]      top|CLK_uC     SB_DFFER     D       DYNSR[2]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[4]      top|CLK_uC     SB_DFFER     D       DYNSR[3]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[5]      top|CLK_uC     SB_DFFER     D       DYNSR[4]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[6]      top|CLK_uC     SB_DFFER     D       DYNSR[5]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[7]      top|CLK_uC     SB_DFFER     D       DYNSR[6]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[8]      top|CLK_uC     SB_DFFER     D       DYNSR[7]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[9]      top|CLK_uC     SB_DFFER     D       DYNSR[8]     2.836        -0.528
config_register_latched_dec_inst1.DYNSR[10]     top|CLK_uC     SB_DFFER     D       DYNSR[9]     2.836        -0.528
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[0] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[1] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[0]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]                                       Net          -        -       2.568     -           2         
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[1] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[2] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[1]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]                                       Net          -        -       2.568     -           2         
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[2] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[3] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[2]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]                                       Net          -        -       2.568     -           2         
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[4] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[3]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                       Net          -        -       2.568     -           2         
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst1.DYNSR[4] / Q
    Ending point:                            config_register_latched_dec_inst1.DYNSR[5] / D
    The start point is clocked by            top|CLK_uC [rising] on pin C
    The end   point is clocked by            top|CLK_uC [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst1.DYNSR[4]     SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]                                       Net          -        -       2.568     -           1         
config_register_latched_dec_inst1.DYNSR[5]     SB_DFFER     D        In      -         3.364       -         
=============================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
VCC             1 use
SB_LUT4         8 uses

I/O ports: 10
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   top|SEL: 1
   top|CLK_uC: 1

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Mar 20 16:47:09 2025

###########################################################]


Synthesis exit by 0.
Current Implementation GEN_REC_Implmnt its sbt path: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf " "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
sdc_reader OK C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/GEN_REC.scf
Stored edif netlist at C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	104
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	104
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK_uC_ibuf_gb_io' is assigned to a non-GB pin 'A6'. Replacing it with SB_IO 'CLK_uC_ibuf_gb_io' and SB_GB 'CLK_uC_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	112
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	112/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI1OKN[0]_LC_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI2PKN[1]_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI3QKN[2]_LC_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI4RKN[3]_LC_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI[15]_LC_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI1OKN[0]_LC_3/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNI1OKN[0]_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI2PKN[1]_LC_4/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNI2PKN[1]_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI3QKN[2]_LC_5/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNI3QKN[2]_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI4RKN[3]_LC_6/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNI4RKN[3]_LC_6/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.2 (sec)

Final Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	112/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: top|CLK_uC | Frequency: 491.33 MHz | Target: 334.45 MHz
Clock: top|SEL | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 277
used logic cells: 112
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 277
used logic cells: 112
Translating sdc file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout" to break the combinatorial loop
Read device time: 13
I1209: Started routing
I1223: Total Nets : 120 
I1212: Iteration  1 :     7 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\sr_Earendel\GEN_REC\GEN_REC_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_uC_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s14_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s12_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SDO_signal_out_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SEL_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s15_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "s13_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in2" to pin "config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in2" to pin "config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in0" to pin "config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in1" to pin "config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/sr_Earendel/GEN_REC/GEN_REC_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
17:31:39
