
ModbusDevelopment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000031f4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000004d4  20000000  004031f4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000128c  200004d4  004036c8  000204d4  2**2
                  ALLOC
  3 .stack        00003000  20001760  00404954  000204d4  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  000204d4  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000204fe  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001804c  00000000  00000000  00020557  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000032b8  00000000  00000000  000385a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000009b0  00000000  00000000  0003b85b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_macro  00013c93  00000000  00000000  0003c20b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000d55a  00000000  00000000  0004fe9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00051c84  00000000  00000000  0005d3f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000067a2  00000000  00000000  000af07c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a58  00000000  00000000  000b581e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000188c  00000000  00000000  000b6278  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	60 47 00 20 81 27 40 00 7d 27 40 00 7d 27 40 00     `G. .'@.}'@.}'@.
  400010:	7d 27 40 00 7d 27 40 00 7d 27 40 00 00 00 00 00     }'@.}'@.}'@.....
	...
  40002c:	7d 27 40 00 7d 27 40 00 00 00 00 00 7d 27 40 00     }'@.}'@.....}'@.
  40003c:	7d 27 40 00 7d 27 40 00 7d 27 40 00 7d 27 40 00     }'@.}'@.}'@.}'@.
  40004c:	7d 27 40 00 7d 27 40 00 7d 27 40 00 7d 27 40 00     }'@.}'@.}'@.}'@.
  40005c:	00 00 00 00 65 2d 40 00 71 2d 40 00 00 00 00 00     ....e-@.q-@.....
  40006c:	89 0c 40 00 9d 0c 40 00 00 00 00 00 7d 27 40 00     ..@...@.....}'@.
	...
  40008c:	7d 27 40 00 7d 27 40 00 7d 27 40 00 7d 27 40 00     }'@.}'@.}'@.}'@.
  40009c:	7d 27 40 00 7d 27 40 00 7d 27 40 00 00 00 00 00     }'@.}'@.}'@.....
	...
  4000b4:	7d 27 40 00 00 00 00 00 7d 27 40 00 7d 27 40 00     }'@.....}'@.}'@.
  4000c4:	7d 27 40 00 dd 12 40 00                             }'@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200004d4 	.word	0x200004d4
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004031f4 	.word	0x004031f4

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004031f4 	.word	0x004031f4
  40012c:	200004d8 	.word	0x200004d8
  400130:	004031f4 	.word	0x004031f4
  400134:	00000000 	.word	0x00000000

00400138 <udi_cdc_comm_enable>:
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
  400138:	490e      	ldr	r1, [pc, #56]	; (400174 <udi_cdc_comm_enable+0x3c>)
  40013a:	2300      	movs	r3, #0
  40013c:	700b      	strb	r3, [r1, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
  40013e:	4a0e      	ldr	r2, [pc, #56]	; (400178 <udi_cdc_comm_enable+0x40>)
  400140:	8013      	strh	r3, [r2, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
  400142:	4a0e      	ldr	r2, [pc, #56]	; (40017c <udi_cdc_comm_enable+0x44>)
  400144:	20a1      	movs	r0, #161	; 0xa1
  400146:	7010      	strb	r0, [r2, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
  400148:	2020      	movs	r0, #32
  40014a:	7050      	strb	r0, [r2, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
  40014c:	8053      	strh	r3, [r2, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
  40014e:	8093      	strh	r3, [r2, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
  400150:	2002      	movs	r0, #2
  400152:	80d0      	strh	r0, [r2, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
  400154:	8113      	strh	r3, [r2, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
  400156:	4a0a      	ldr	r2, [pc, #40]	; (400180 <udi_cdc_comm_enable+0x48>)
  400158:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
  40015c:	6010      	str	r0, [r2, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
  40015e:	7113      	strb	r3, [r2, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
  400160:	7153      	strb	r3, [r2, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
  400162:	2308      	movs	r3, #8
  400164:	7193      	strb	r3, [r2, #6]
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
	}
	udi_cdc_nb_comm_enabled++;
  400166:	780b      	ldrb	r3, [r1, #0]
  400168:	3301      	adds	r3, #1
  40016a:	b2db      	uxtb	r3, r3
  40016c:	700b      	strb	r3, [r1, #0]
	return true;
}
  40016e:	2001      	movs	r0, #1
  400170:	4770      	bx	lr
  400172:	bf00      	nop
  400174:	200004fb 	.word	0x200004fb
  400178:	20000590 	.word	0x20000590
  40017c:	20000628 	.word	0x20000628
  400180:	200004f4 	.word	0x200004f4

00400184 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
  400184:	4a02      	ldr	r2, [pc, #8]	; (400190 <udi_cdc_comm_disable+0xc>)
  400186:	7813      	ldrb	r3, [r2, #0]
  400188:	3b01      	subs	r3, #1
  40018a:	b2db      	uxtb	r3, r3
  40018c:	7013      	strb	r3, [r2, #0]
  40018e:	4770      	bx	lr
  400190:	200004fb 	.word	0x200004fb

00400194 <udi_cdc_data_disable>:
void udi_cdc_data_disable(void)
{
	uint8_t port;

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
  400194:	4a04      	ldr	r2, [pc, #16]	; (4001a8 <udi_cdc_data_disable+0x14>)
  400196:	7813      	ldrb	r3, [r2, #0]
  400198:	3b01      	subs	r3, #1
  40019a:	b2db      	uxtb	r3, r3
  40019c:	7013      	strb	r3, [r2, #0]
	port = udi_cdc_nb_data_enabled;
  40019e:	7813      	ldrb	r3, [r2, #0]
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
  4001a0:	2200      	movs	r2, #0
  4001a2:	4b02      	ldr	r3, [pc, #8]	; (4001ac <udi_cdc_data_disable+0x18>)
  4001a4:	701a      	strb	r2, [r3, #0]
  4001a6:	4770      	bx	lr
  4001a8:	200004fc 	.word	0x200004fc
  4001ac:	200004f2 	.word	0x200004f2

004001b0 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
  4001b0:	2000      	movs	r0, #0
  4001b2:	4770      	bx	lr

004001b4 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
  4001b4:	2000      	movs	r0, #0
  4001b6:	4770      	bx	lr

004001b8 <udi_cdc_comm_setup>:
	if (Udd_setup_is_in()) {
  4001b8:	4b1d      	ldr	r3, [pc, #116]	; (400230 <udi_cdc_comm_setup+0x78>)
  4001ba:	781b      	ldrb	r3, [r3, #0]
  4001bc:	f013 0f80 	tst.w	r3, #128	; 0x80
  4001c0:	d105      	bne.n	4001ce <udi_cdc_comm_setup+0x16>
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4001c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4001c6:	2b20      	cmp	r3, #32
  4001c8:	d018      	beq.n	4001fc <udi_cdc_comm_setup+0x44>
	return false;  // request Not supported
  4001ca:	2000      	movs	r0, #0
  4001cc:	4770      	bx	lr
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4001ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4001d2:	2b20      	cmp	r3, #32
  4001d4:	d001      	beq.n	4001da <udi_cdc_comm_setup+0x22>
	return false;  // request Not supported
  4001d6:	2000      	movs	r0, #0
  4001d8:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
  4001da:	4b15      	ldr	r3, [pc, #84]	; (400230 <udi_cdc_comm_setup+0x78>)
  4001dc:	785b      	ldrb	r3, [r3, #1]
  4001de:	2b21      	cmp	r3, #33	; 0x21
  4001e0:	d124      	bne.n	40022c <udi_cdc_comm_setup+0x74>
						udd_g_ctrlreq.req.wLength)
  4001e2:	4b13      	ldr	r3, [pc, #76]	; (400230 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
  4001e4:	88db      	ldrh	r3, [r3, #6]
  4001e6:	2b07      	cmp	r3, #7
  4001e8:	d001      	beq.n	4001ee <udi_cdc_comm_setup+0x36>
					return false; // Error for USB host
  4001ea:	2000      	movs	r0, #0
  4001ec:	4770      	bx	lr
				udd_g_ctrlreq.payload =
  4001ee:	4b10      	ldr	r3, [pc, #64]	; (400230 <udi_cdc_comm_setup+0x78>)
  4001f0:	4a10      	ldr	r2, [pc, #64]	; (400234 <udi_cdc_comm_setup+0x7c>)
  4001f2:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
  4001f4:	2207      	movs	r2, #7
  4001f6:	819a      	strh	r2, [r3, #12]
				return true;
  4001f8:	2001      	movs	r0, #1
  4001fa:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
  4001fc:	4b0c      	ldr	r3, [pc, #48]	; (400230 <udi_cdc_comm_setup+0x78>)
  4001fe:	7858      	ldrb	r0, [r3, #1]
  400200:	2820      	cmp	r0, #32
  400202:	d004      	beq.n	40020e <udi_cdc_comm_setup+0x56>
	return false;  // request Not supported
  400204:	2822      	cmp	r0, #34	; 0x22
  400206:	bf14      	ite	ne
  400208:	2000      	movne	r0, #0
  40020a:	2001      	moveq	r0, #1
  40020c:	4770      	bx	lr
						udd_g_ctrlreq.req.wLength)
  40020e:	4b08      	ldr	r3, [pc, #32]	; (400230 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
  400210:	88db      	ldrh	r3, [r3, #6]
  400212:	2b07      	cmp	r3, #7
  400214:	d001      	beq.n	40021a <udi_cdc_comm_setup+0x62>
					return false; // Error for USB host
  400216:	2000      	movs	r0, #0
}
  400218:	4770      	bx	lr
				udd_g_ctrlreq.callback =
  40021a:	4b05      	ldr	r3, [pc, #20]	; (400230 <udi_cdc_comm_setup+0x78>)
  40021c:	4a06      	ldr	r2, [pc, #24]	; (400238 <udi_cdc_comm_setup+0x80>)
  40021e:	611a      	str	r2, [r3, #16]
				udd_g_ctrlreq.payload =
  400220:	4a04      	ldr	r2, [pc, #16]	; (400234 <udi_cdc_comm_setup+0x7c>)
  400222:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
  400224:	2207      	movs	r2, #7
  400226:	819a      	strh	r2, [r3, #12]
				return true;
  400228:	2001      	movs	r0, #1
  40022a:	4770      	bx	lr
	return false;  // request Not supported
  40022c:	2000      	movs	r0, #0
  40022e:	4770      	bx	lr
  400230:	20000f14 	.word	0x20000f14
  400234:	200004f4 	.word	0x200004f4
  400238:	0040023d 	.word	0x0040023d

0040023c <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
  40023c:	4770      	bx	lr
	...

00400240 <udi_cdc_tx_send>:

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
  400240:	4b44      	ldr	r3, [pc, #272]	; (400354 <udi_cdc_tx_send+0x114>)
  400242:	781b      	ldrb	r3, [r3, #0]
  400244:	b103      	cbz	r3, 400248 <udi_cdc_tx_send+0x8>
  400246:	4770      	bx	lr
{
  400248:	b570      	push	{r4, r5, r6, lr}
  40024a:	b084      	sub	sp, #16
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
  40024c:	4b42      	ldr	r3, [pc, #264]	; (400358 <udi_cdc_tx_send+0x118>)
  40024e:	4798      	blx	r3
  400250:	2800      	cmp	r0, #0
  400252:	d041      	beq.n	4002d8 <udi_cdc_tx_send+0x98>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
  400254:	4b41      	ldr	r3, [pc, #260]	; (40035c <udi_cdc_tx_send+0x11c>)
  400256:	881c      	ldrh	r4, [r3, #0]
  400258:	4b41      	ldr	r3, [pc, #260]	; (400360 <udi_cdc_tx_send+0x120>)
  40025a:	4798      	blx	r3
  40025c:	4284      	cmp	r4, r0
  40025e:	d076      	beq.n	40034e <udi_cdc_tx_send+0x10e>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400260:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400264:	fab3 f383 	clz	r3, r3
  400268:	095b      	lsrs	r3, r3, #5
  40026a:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
  40026c:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  40026e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400272:	2200      	movs	r2, #0
  400274:	4b3b      	ldr	r3, [pc, #236]	; (400364 <udi_cdc_tx_send+0x124>)
  400276:	701a      	strb	r2, [r3, #0]
	return flags;
  400278:	9d03      	ldr	r5, [sp, #12]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
  40027a:	4b3b      	ldr	r3, [pc, #236]	; (400368 <udi_cdc_tx_send+0x128>)
  40027c:	781c      	ldrb	r4, [r3, #0]
  40027e:	b2e4      	uxtb	r4, r4
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
  400280:	4b3a      	ldr	r3, [pc, #232]	; (40036c <udi_cdc_tx_send+0x12c>)
  400282:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
  400286:	2b00      	cmp	r3, #0
  400288:	d02d      	beq.n	4002e6 <udi_cdc_tx_send+0xa6>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
  40028a:	2200      	movs	r2, #0
  40028c:	4b38      	ldr	r3, [pc, #224]	; (400370 <udi_cdc_tx_send+0x130>)
  40028e:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
  400290:	4b38      	ldr	r3, [pc, #224]	; (400374 <udi_cdc_tx_send+0x134>)
  400292:	781b      	ldrb	r3, [r3, #0]
  400294:	2b00      	cmp	r3, #0
  400296:	d142      	bne.n	40031e <udi_cdc_tx_send+0xde>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  400298:	fab4 f384 	clz	r3, r4
  40029c:	095b      	lsrs	r3, r3, #5
  40029e:	4a32      	ldr	r2, [pc, #200]	; (400368 <udi_cdc_tx_send+0x128>)
  4002a0:	7013      	strb	r3, [r2, #0]
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
	}
	udi_cdc_tx_trans_ongoing[port] = true;
  4002a2:	2201      	movs	r2, #1
  4002a4:	4b2b      	ldr	r3, [pc, #172]	; (400354 <udi_cdc_tx_send+0x114>)
  4002a6:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4002a8:	b125      	cbz	r5, 4002b4 <udi_cdc_tx_send+0x74>
		cpu_irq_enable();
  4002aa:	4b2e      	ldr	r3, [pc, #184]	; (400364 <udi_cdc_tx_send+0x124>)
  4002ac:	701a      	strb	r2, [r3, #0]
  4002ae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4002b2:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
  4002b4:	4626      	mov	r6, r4
  4002b6:	4b2d      	ldr	r3, [pc, #180]	; (40036c <udi_cdc_tx_send+0x12c>)
  4002b8:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
  4002bc:	2b40      	cmp	r3, #64	; 0x40
  4002be:	bf14      	ite	ne
  4002c0:	2501      	movne	r5, #1
  4002c2:	2500      	moveq	r5, #0
	if (b_short_packet) {
  4002c4:	d034      	beq.n	400330 <udi_cdc_tx_send+0xf0>
		if (udd_is_high_speed()) {
  4002c6:	4b24      	ldr	r3, [pc, #144]	; (400358 <udi_cdc_tx_send+0x118>)
  4002c8:	4798      	blx	r3
  4002ca:	2800      	cmp	r0, #0
  4002cc:	d02b      	beq.n	400326 <udi_cdc_tx_send+0xe6>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
  4002ce:	4b24      	ldr	r3, [pc, #144]	; (400360 <udi_cdc_tx_send+0x120>)
  4002d0:	4798      	blx	r3
  4002d2:	4b22      	ldr	r3, [pc, #136]	; (40035c <udi_cdc_tx_send+0x11c>)
  4002d4:	8018      	strh	r0, [r3, #0]
  4002d6:	e02e      	b.n	400336 <udi_cdc_tx_send+0xf6>
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
  4002d8:	4b20      	ldr	r3, [pc, #128]	; (40035c <udi_cdc_tx_send+0x11c>)
  4002da:	881c      	ldrh	r4, [r3, #0]
  4002dc:	4b26      	ldr	r3, [pc, #152]	; (400378 <udi_cdc_tx_send+0x138>)
  4002de:	4798      	blx	r3
  4002e0:	4284      	cmp	r4, r0
  4002e2:	d1bd      	bne.n	400260 <udi_cdc_tx_send+0x20>
  4002e4:	e033      	b.n	40034e <udi_cdc_tx_send+0x10e>
		sof_zlp_counter++;
  4002e6:	4a22      	ldr	r2, [pc, #136]	; (400370 <udi_cdc_tx_send+0x130>)
  4002e8:	8813      	ldrh	r3, [r2, #0]
  4002ea:	3301      	adds	r3, #1
  4002ec:	8013      	strh	r3, [r2, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
  4002ee:	4b1a      	ldr	r3, [pc, #104]	; (400358 <udi_cdc_tx_send+0x118>)
  4002f0:	4798      	blx	r3
  4002f2:	b918      	cbnz	r0, 4002fc <udi_cdc_tx_send+0xbc>
  4002f4:	4b1e      	ldr	r3, [pc, #120]	; (400370 <udi_cdc_tx_send+0x130>)
  4002f6:	881b      	ldrh	r3, [r3, #0]
  4002f8:	2b63      	cmp	r3, #99	; 0x63
  4002fa:	d908      	bls.n	40030e <udi_cdc_tx_send+0xce>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
  4002fc:	4b16      	ldr	r3, [pc, #88]	; (400358 <udi_cdc_tx_send+0x118>)
  4002fe:	4798      	blx	r3
  400300:	2800      	cmp	r0, #0
  400302:	d0c2      	beq.n	40028a <udi_cdc_tx_send+0x4a>
  400304:	4b1a      	ldr	r3, [pc, #104]	; (400370 <udi_cdc_tx_send+0x130>)
  400306:	881b      	ldrh	r3, [r3, #0]
  400308:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
  40030c:	d2bd      	bcs.n	40028a <udi_cdc_tx_send+0x4a>
	if (cpu_irq_is_enabled_flags(flags))
  40030e:	b1f5      	cbz	r5, 40034e <udi_cdc_tx_send+0x10e>
		cpu_irq_enable();
  400310:	2201      	movs	r2, #1
  400312:	4b14      	ldr	r3, [pc, #80]	; (400364 <udi_cdc_tx_send+0x124>)
  400314:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  400316:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40031a:	b662      	cpsie	i
  40031c:	e017      	b.n	40034e <udi_cdc_tx_send+0x10e>
		buf_sel_trans = (buf_sel_trans==0)?1:0;
  40031e:	fab4 f484 	clz	r4, r4
  400322:	0964      	lsrs	r4, r4, #5
  400324:	e7bd      	b.n	4002a2 <udi_cdc_tx_send+0x62>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
  400326:	4b14      	ldr	r3, [pc, #80]	; (400378 <udi_cdc_tx_send+0x138>)
  400328:	4798      	blx	r3
  40032a:	4b0c      	ldr	r3, [pc, #48]	; (40035c <udi_cdc_tx_send+0x11c>)
  40032c:	8018      	strh	r0, [r3, #0]
  40032e:	e002      	b.n	400336 <udi_cdc_tx_send+0xf6>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
  400330:	2200      	movs	r2, #0
  400332:	4b0a      	ldr	r3, [pc, #40]	; (40035c <udi_cdc_tx_send+0x11c>)
  400334:	801a      	strh	r2, [r3, #0]
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
  400336:	4b0d      	ldr	r3, [pc, #52]	; (40036c <udi_cdc_tx_send+0x12c>)
	udd_ep_run( ep,
  400338:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
  40033c:	4a0f      	ldr	r2, [pc, #60]	; (40037c <udi_cdc_tx_send+0x13c>)
  40033e:	9200      	str	r2, [sp, #0]
  400340:	4a0f      	ldr	r2, [pc, #60]	; (400380 <udi_cdc_tx_send+0x140>)
  400342:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  400346:	4629      	mov	r1, r5
  400348:	2081      	movs	r0, #129	; 0x81
  40034a:	4c0e      	ldr	r4, [pc, #56]	; (400384 <udi_cdc_tx_send+0x144>)
  40034c:	47a0      	blx	r4
			udi_cdc_data_sent);
}
  40034e:	b004      	add	sp, #16
  400350:	bd70      	pop	{r4, r5, r6, pc}
  400352:	bf00      	nop
  400354:	20000624 	.word	0x20000624
  400358:	00401d3d 	.word	0x00401d3d
  40035c:	20000620 	.word	0x20000620
  400360:	00401da9 	.word	0x00401da9
  400364:	200000a0 	.word	0x200000a0
  400368:	2000061c 	.word	0x2000061c
  40036c:	20000618 	.word	0x20000618
  400370:	200004f0 	.word	0x200004f0
  400374:	20000594 	.word	0x20000594
  400378:	00401d99 	.word	0x00401d99
  40037c:	00400389 	.word	0x00400389
  400380:	20000598 	.word	0x20000598
  400384:	00402101 	.word	0x00402101

00400388 <udi_cdc_data_sent>:
	if (UDD_EP_TRANSFER_OK != status) {
  400388:	b100      	cbz	r0, 40038c <udi_cdc_data_sent+0x4>
  40038a:	4770      	bx	lr
{
  40038c:	b508      	push	{r3, lr}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
  40038e:	4b07      	ldr	r3, [pc, #28]	; (4003ac <udi_cdc_data_sent+0x24>)
  400390:	781b      	ldrb	r3, [r3, #0]
  400392:	fab3 f383 	clz	r3, r3
  400396:	095b      	lsrs	r3, r3, #5
  400398:	4a05      	ldr	r2, [pc, #20]	; (4003b0 <udi_cdc_data_sent+0x28>)
  40039a:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
  40039e:	4b05      	ldr	r3, [pc, #20]	; (4003b4 <udi_cdc_data_sent+0x2c>)
  4003a0:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
  4003a2:	4b05      	ldr	r3, [pc, #20]	; (4003b8 <udi_cdc_data_sent+0x30>)
  4003a4:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_send(port);
  4003a6:	4b05      	ldr	r3, [pc, #20]	; (4003bc <udi_cdc_data_sent+0x34>)
  4003a8:	4798      	blx	r3
  4003aa:	bd08      	pop	{r3, pc}
  4003ac:	2000061c 	.word	0x2000061c
  4003b0:	20000618 	.word	0x20000618
  4003b4:	20000594 	.word	0x20000594
  4003b8:	20000624 	.word	0x20000624
  4003bc:	00400241 	.word	0x00400241

004003c0 <udi_cdc_data_sof_notify>:
{
  4003c0:	b508      	push	{r3, lr}
	udi_cdc_tx_send(port_notify);
  4003c2:	2000      	movs	r0, #0
  4003c4:	4b01      	ldr	r3, [pc, #4]	; (4003cc <udi_cdc_data_sof_notify+0xc>)
  4003c6:	4798      	blx	r3
  4003c8:	bd08      	pop	{r3, pc}
  4003ca:	bf00      	nop
  4003cc:	00400241 	.word	0x00400241

004003d0 <udi_cdc_multi_get_nb_received_data>:
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
  4003d0:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4003d2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4003d6:	fab3 f383 	clz	r3, r3
  4003da:	095b      	lsrs	r3, r3, #5
  4003dc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4003de:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  4003e0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4003e4:	2200      	movs	r2, #0
  4003e6:	4b0b      	ldr	r3, [pc, #44]	; (400414 <udi_cdc_multi_get_nb_received_data+0x44>)
  4003e8:	701a      	strb	r2, [r3, #0]
	return flags;
  4003ea:	9901      	ldr	r1, [sp, #4]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  4003ec:	4b0a      	ldr	r3, [pc, #40]	; (400418 <udi_cdc_multi_get_nb_received_data+0x48>)
  4003ee:	8818      	ldrh	r0, [r3, #0]
  4003f0:	b283      	uxth	r3, r0
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
  4003f2:	4a0a      	ldr	r2, [pc, #40]	; (40041c <udi_cdc_multi_get_nb_received_data+0x4c>)
  4003f4:	7812      	ldrb	r2, [r2, #0]
  4003f6:	b2d2      	uxtb	r2, r2
  4003f8:	4809      	ldr	r0, [pc, #36]	; (400420 <udi_cdc_multi_get_nb_received_data+0x50>)
  4003fa:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
  4003fe:	b280      	uxth	r0, r0
  400400:	1ac0      	subs	r0, r0, r3
	if (cpu_irq_is_enabled_flags(flags))
  400402:	b129      	cbz	r1, 400410 <udi_cdc_multi_get_nb_received_data+0x40>
		cpu_irq_enable();
  400404:	2201      	movs	r2, #1
  400406:	4b03      	ldr	r3, [pc, #12]	; (400414 <udi_cdc_multi_get_nb_received_data+0x44>)
  400408:	701a      	strb	r2, [r3, #0]
  40040a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40040e:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
  400410:	b002      	add	sp, #8
  400412:	4770      	bx	lr
  400414:	200000a0 	.word	0x200000a0
  400418:	20000588 	.word	0x20000588
  40041c:	20000584 	.word	0x20000584
  400420:	20000580 	.word	0x20000580

00400424 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
  400424:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
  400426:	4b03      	ldr	r3, [pc, #12]	; (400434 <udi_cdc_multi_is_rx_ready+0x10>)
  400428:	4798      	blx	r3
}
  40042a:	3000      	adds	r0, #0
  40042c:	bf18      	it	ne
  40042e:	2001      	movne	r0, #1
  400430:	bd08      	pop	{r3, pc}
  400432:	bf00      	nop
  400434:	004003d1 	.word	0x004003d1

00400438 <udi_cdc_rx_start>:
{
  400438:	b510      	push	{r4, lr}
  40043a:	b084      	sub	sp, #16
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40043c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400440:	fab3 f383 	clz	r3, r3
  400444:	095b      	lsrs	r3, r3, #5
  400446:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
  400448:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  40044a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40044e:	2200      	movs	r2, #0
  400450:	4b1e      	ldr	r3, [pc, #120]	; (4004cc <udi_cdc_rx_start+0x94>)
  400452:	701a      	strb	r2, [r3, #0]
	return flags;
  400454:	9b03      	ldr	r3, [sp, #12]
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
  400456:	4a1e      	ldr	r2, [pc, #120]	; (4004d0 <udi_cdc_rx_start+0x98>)
  400458:	7814      	ldrb	r4, [r2, #0]
	if (udi_cdc_rx_trans_ongoing[port] ||
  40045a:	4a1e      	ldr	r2, [pc, #120]	; (4004d4 <udi_cdc_rx_start+0x9c>)
  40045c:	7812      	ldrb	r2, [r2, #0]
  40045e:	b94a      	cbnz	r2, 400474 <udi_cdc_rx_start+0x3c>
  400460:	b2e4      	uxtb	r4, r4
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
  400462:	4a1d      	ldr	r2, [pc, #116]	; (4004d8 <udi_cdc_rx_start+0xa0>)
  400464:	8811      	ldrh	r1, [r2, #0]
  400466:	b289      	uxth	r1, r1
  400468:	4a1c      	ldr	r2, [pc, #112]	; (4004dc <udi_cdc_rx_start+0xa4>)
  40046a:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
  40046e:	b292      	uxth	r2, r2
	if (udi_cdc_rx_trans_ongoing[port] ||
  400470:	4291      	cmp	r1, r2
  400472:	d209      	bcs.n	400488 <udi_cdc_rx_start+0x50>
	if (cpu_irq_is_enabled_flags(flags))
  400474:	b33b      	cbz	r3, 4004c6 <udi_cdc_rx_start+0x8e>
		cpu_irq_enable();
  400476:	2201      	movs	r2, #1
  400478:	4b14      	ldr	r3, [pc, #80]	; (4004cc <udi_cdc_rx_start+0x94>)
  40047a:	701a      	strb	r2, [r3, #0]
  40047c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400480:	b662      	cpsie	i
		return false;
  400482:	2000      	movs	r0, #0
}
  400484:	b004      	add	sp, #16
  400486:	bd10      	pop	{r4, pc}
	udi_cdc_rx_pos[port] = 0;
  400488:	2100      	movs	r1, #0
  40048a:	4a13      	ldr	r2, [pc, #76]	; (4004d8 <udi_cdc_rx_start+0xa0>)
  40048c:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  40048e:	fab4 f284 	clz	r2, r4
  400492:	0952      	lsrs	r2, r2, #5
  400494:	490e      	ldr	r1, [pc, #56]	; (4004d0 <udi_cdc_rx_start+0x98>)
  400496:	700a      	strb	r2, [r1, #0]
	udi_cdc_rx_trans_ongoing[port] = true;
  400498:	2101      	movs	r1, #1
  40049a:	4a0e      	ldr	r2, [pc, #56]	; (4004d4 <udi_cdc_rx_start+0x9c>)
  40049c:	7011      	strb	r1, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
  40049e:	b123      	cbz	r3, 4004aa <udi_cdc_rx_start+0x72>
		cpu_irq_enable();
  4004a0:	4b0a      	ldr	r3, [pc, #40]	; (4004cc <udi_cdc_rx_start+0x94>)
  4004a2:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4004a4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4004a8:	b662      	cpsie	i
	if (udi_cdc_multi_is_rx_ready(port)) {
  4004aa:	2000      	movs	r0, #0
  4004ac:	4b0c      	ldr	r3, [pc, #48]	; (4004e0 <udi_cdc_rx_start+0xa8>)
  4004ae:	4798      	blx	r3
	return udd_ep_run(ep,
  4004b0:	4b0c      	ldr	r3, [pc, #48]	; (4004e4 <udi_cdc_rx_start+0xac>)
  4004b2:	9300      	str	r3, [sp, #0]
  4004b4:	2340      	movs	r3, #64	; 0x40
  4004b6:	4a0c      	ldr	r2, [pc, #48]	; (4004e8 <udi_cdc_rx_start+0xb0>)
  4004b8:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  4004bc:	2101      	movs	r1, #1
  4004be:	2002      	movs	r0, #2
  4004c0:	4c0a      	ldr	r4, [pc, #40]	; (4004ec <udi_cdc_rx_start+0xb4>)
  4004c2:	47a0      	blx	r4
  4004c4:	e7de      	b.n	400484 <udi_cdc_rx_start+0x4c>
		return false;
  4004c6:	2000      	movs	r0, #0
  4004c8:	e7dc      	b.n	400484 <udi_cdc_rx_start+0x4c>
  4004ca:	bf00      	nop
  4004cc:	200000a0 	.word	0x200000a0
  4004d0:	20000584 	.word	0x20000584
  4004d4:	2000058c 	.word	0x2000058c
  4004d8:	20000588 	.word	0x20000588
  4004dc:	20000580 	.word	0x20000580
  4004e0:	00400425 	.word	0x00400425
  4004e4:	00400585 	.word	0x00400585
  4004e8:	20000500 	.word	0x20000500
  4004ec:	00402101 	.word	0x00402101

004004f0 <udi_cdc_data_enable>:
{
  4004f0:	b510      	push	{r4, lr}
	udi_cdc_nb_data_enabled = 0;
  4004f2:	2400      	movs	r4, #0
  4004f4:	4b16      	ldr	r3, [pc, #88]	; (400550 <udi_cdc_data_enable+0x60>)
  4004f6:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
  4004f8:	4b16      	ldr	r3, [pc, #88]	; (400554 <udi_cdc_data_enable+0x64>)
  4004fa:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
  4004fc:	4b16      	ldr	r3, [pc, #88]	; (400558 <udi_cdc_data_enable+0x68>)
  4004fe:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
  400500:	4b16      	ldr	r3, [pc, #88]	; (40055c <udi_cdc_data_enable+0x6c>)
  400502:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
  400504:	4b16      	ldr	r3, [pc, #88]	; (400560 <udi_cdc_data_enable+0x70>)
  400506:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
  400508:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
  40050a:	4b16      	ldr	r3, [pc, #88]	; (400564 <udi_cdc_data_enable+0x74>)
  40050c:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
  40050e:	4620      	mov	r0, r4
  400510:	4b15      	ldr	r3, [pc, #84]	; (400568 <udi_cdc_data_enable+0x78>)
  400512:	4798      	blx	r3
	udi_cdc_rx_trans_ongoing[port] = false;
  400514:	4b15      	ldr	r3, [pc, #84]	; (40056c <udi_cdc_data_enable+0x7c>)
  400516:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
  400518:	4b15      	ldr	r3, [pc, #84]	; (400570 <udi_cdc_data_enable+0x80>)
  40051a:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
  40051c:	4b15      	ldr	r3, [pc, #84]	; (400574 <udi_cdc_data_enable+0x84>)
  40051e:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][1] = 0;
  400520:	805c      	strh	r4, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
  400522:	4b15      	ldr	r3, [pc, #84]	; (400578 <udi_cdc_data_enable+0x88>)
  400524:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
  400526:	4620      	mov	r0, r4
  400528:	4b14      	ldr	r3, [pc, #80]	; (40057c <udi_cdc_data_enable+0x8c>)
  40052a:	4798      	blx	r3
  40052c:	4601      	mov	r1, r0
  40052e:	b140      	cbz	r0, 400542 <udi_cdc_data_enable+0x52>
	udi_cdc_nb_data_enabled++;
  400530:	4a07      	ldr	r2, [pc, #28]	; (400550 <udi_cdc_data_enable+0x60>)
  400532:	7813      	ldrb	r3, [r2, #0]
  400534:	3301      	adds	r3, #1
  400536:	b2db      	uxtb	r3, r3
  400538:	7013      	strb	r3, [r2, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
  40053a:	7813      	ldrb	r3, [r2, #0]
  40053c:	b2db      	uxtb	r3, r3
  40053e:	2b01      	cmp	r3, #1
  400540:	d001      	beq.n	400546 <udi_cdc_data_enable+0x56>
}
  400542:	4608      	mov	r0, r1
  400544:	bd10      	pop	{r4, pc}
		udi_cdc_data_running = true;
  400546:	2201      	movs	r2, #1
  400548:	4b0d      	ldr	r3, [pc, #52]	; (400580 <udi_cdc_data_enable+0x90>)
  40054a:	701a      	strb	r2, [r3, #0]
  40054c:	e7f9      	b.n	400542 <udi_cdc_data_enable+0x52>
  40054e:	bf00      	nop
  400550:	200004fc 	.word	0x200004fc
  400554:	20000624 	.word	0x20000624
  400558:	20000594 	.word	0x20000594
  40055c:	2000061c 	.word	0x2000061c
  400560:	20000618 	.word	0x20000618
  400564:	20000620 	.word	0x20000620
  400568:	00400241 	.word	0x00400241
  40056c:	2000058c 	.word	0x2000058c
  400570:	20000584 	.word	0x20000584
  400574:	20000580 	.word	0x20000580
  400578:	20000588 	.word	0x20000588
  40057c:	00400439 	.word	0x00400439
  400580:	200004f2 	.word	0x200004f2

00400584 <udi_cdc_data_received>:
	if (UDD_EP_TRANSFER_OK != status) {
  400584:	b9e8      	cbnz	r0, 4005c2 <udi_cdc_data_received+0x3e>
{
  400586:	b510      	push	{r4, lr}
  400588:	b082      	sub	sp, #8
  40058a:	4610      	mov	r0, r2
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
  40058c:	4b0d      	ldr	r3, [pc, #52]	; (4005c4 <udi_cdc_data_received+0x40>)
  40058e:	781c      	ldrb	r4, [r3, #0]
  400590:	fab4 f484 	clz	r4, r4
  400594:	0964      	lsrs	r4, r4, #5
	if (!n) {
  400596:	b151      	cbz	r1, 4005ae <udi_cdc_data_received+0x2a>
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
  400598:	b289      	uxth	r1, r1
  40059a:	4b0b      	ldr	r3, [pc, #44]	; (4005c8 <udi_cdc_data_received+0x44>)
  40059c:	f823 1014 	strh.w	r1, [r3, r4, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
  4005a0:	2000      	movs	r0, #0
  4005a2:	4b0a      	ldr	r3, [pc, #40]	; (4005cc <udi_cdc_data_received+0x48>)
  4005a4:	7018      	strb	r0, [r3, #0]
	udi_cdc_rx_start(port);
  4005a6:	4b0a      	ldr	r3, [pc, #40]	; (4005d0 <udi_cdc_data_received+0x4c>)
  4005a8:	4798      	blx	r3
}
  4005aa:	b002      	add	sp, #8
  4005ac:	bd10      	pop	{r4, pc}
		udd_ep_run( ep,
  4005ae:	4b09      	ldr	r3, [pc, #36]	; (4005d4 <udi_cdc_data_received+0x50>)
  4005b0:	9300      	str	r3, [sp, #0]
  4005b2:	2340      	movs	r3, #64	; 0x40
  4005b4:	4a08      	ldr	r2, [pc, #32]	; (4005d8 <udi_cdc_data_received+0x54>)
  4005b6:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  4005ba:	2101      	movs	r1, #1
  4005bc:	4c07      	ldr	r4, [pc, #28]	; (4005dc <udi_cdc_data_received+0x58>)
  4005be:	47a0      	blx	r4
		return;
  4005c0:	e7f3      	b.n	4005aa <udi_cdc_data_received+0x26>
  4005c2:	4770      	bx	lr
  4005c4:	20000584 	.word	0x20000584
  4005c8:	20000580 	.word	0x20000580
  4005cc:	2000058c 	.word	0x2000058c
  4005d0:	00400439 	.word	0x00400439
  4005d4:	00400585 	.word	0x00400585
  4005d8:	20000500 	.word	0x20000500
  4005dc:	00402101 	.word	0x00402101

004005e0 <udc_next_desc_in_iface>:
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
  4005e0:	4b10      	ldr	r3, [pc, #64]	; (400624 <udc_next_desc_in_iface+0x44>)
  4005e2:	681b      	ldr	r3, [r3, #0]
  4005e4:	681a      	ldr	r2, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  4005e6:	8853      	ldrh	r3, [r2, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  4005e8:	441a      	add	r2, r3
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
  4005ea:	7803      	ldrb	r3, [r0, #0]
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  4005ec:	4418      	add	r0, r3
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  4005ee:	4290      	cmp	r0, r2
  4005f0:	d211      	bcs.n	400616 <udc_next_desc_in_iface+0x36>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  4005f2:	7843      	ldrb	r3, [r0, #1]
  4005f4:	2b04      	cmp	r3, #4
  4005f6:	d010      	beq.n	40061a <udc_next_desc_in_iface+0x3a>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
  4005f8:	428b      	cmp	r3, r1
  4005fa:	d009      	beq.n	400610 <udc_next_desc_in_iface+0x30>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
  4005fc:	7803      	ldrb	r3, [r0, #0]
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  4005fe:	4418      	add	r0, r3
	while (ptr_eof_desc > desc) {
  400600:	4290      	cmp	r0, r2
  400602:	d206      	bcs.n	400612 <udc_next_desc_in_iface+0x32>
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  400604:	7843      	ldrb	r3, [r0, #1]
  400606:	2b04      	cmp	r3, #4
  400608:	d009      	beq.n	40061e <udc_next_desc_in_iface+0x3e>
		if (desc_id == desc->bDescriptorType) {
  40060a:	428b      	cmp	r3, r1
  40060c:	d1f6      	bne.n	4005fc <udc_next_desc_in_iface+0x1c>
  40060e:	e007      	b.n	400620 <udc_next_desc_in_iface+0x40>
  400610:	4770      	bx	lr
	}
	return NULL; // No specific descriptor found
  400612:	2000      	movs	r0, #0
  400614:	4770      	bx	lr
  400616:	2000      	movs	r0, #0
  400618:	4770      	bx	lr
  40061a:	2000      	movs	r0, #0
  40061c:	4770      	bx	lr
  40061e:	2000      	movs	r0, #0
}
  400620:	4770      	bx	lr
  400622:	bf00      	nop
  400624:	20000640 	.word	0x20000640

00400628 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
  400628:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
  40062a:	4b03      	ldr	r3, [pc, #12]	; (400638 <udc_valid_address+0x10>)
  40062c:	7898      	ldrb	r0, [r3, #2]
  40062e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  400632:	4b02      	ldr	r3, [pc, #8]	; (40063c <udc_valid_address+0x14>)
  400634:	4798      	blx	r3
  400636:	bd08      	pop	{r3, pc}
  400638:	20000f14 	.word	0x20000f14
  40063c:	00401d41 	.word	0x00401d41

00400640 <udc_update_iface_desc>:
	if (0 == udc_num_configuration) {
  400640:	4b19      	ldr	r3, [pc, #100]	; (4006a8 <udc_update_iface_desc+0x68>)
  400642:	781b      	ldrb	r3, [r3, #0]
  400644:	b34b      	cbz	r3, 40069a <udc_update_iface_desc+0x5a>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400646:	4b19      	ldr	r3, [pc, #100]	; (4006ac <udc_update_iface_desc+0x6c>)
  400648:	681b      	ldr	r3, [r3, #0]
  40064a:	681b      	ldr	r3, [r3, #0]
  40064c:	791a      	ldrb	r2, [r3, #4]
  40064e:	4282      	cmp	r2, r0
  400650:	d925      	bls.n	40069e <udc_update_iface_desc+0x5e>
{
  400652:	b470      	push	{r4, r5, r6}
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
  400654:	4a16      	ldr	r2, [pc, #88]	; (4006b0 <udc_update_iface_desc+0x70>)
  400656:	6013      	str	r3, [r2, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  400658:	885c      	ldrh	r4, [r3, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  40065a:	441c      	add	r4, r3
	while (ptr_end_desc >
  40065c:	42a3      	cmp	r3, r4
  40065e:	d220      	bcs.n	4006a2 <udc_update_iface_desc+0x62>
  400660:	2500      	movs	r5, #0
  400662:	2601      	movs	r6, #1
  400664:	e007      	b.n	400676 <udc_update_iface_desc+0x36>
  400666:	4a12      	ldr	r2, [pc, #72]	; (4006b0 <udc_update_iface_desc+0x70>)
  400668:	6013      	str	r3, [r2, #0]
  40066a:	e00f      	b.n	40068c <udc_update_iface_desc+0x4c>
				udc_ptr_iface->bLength);
  40066c:	781a      	ldrb	r2, [r3, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
  40066e:	4413      	add	r3, r2
  400670:	4635      	mov	r5, r6
	while (ptr_end_desc >
  400672:	42a3      	cmp	r3, r4
  400674:	d20c      	bcs.n	400690 <udc_update_iface_desc+0x50>
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
  400676:	785a      	ldrb	r2, [r3, #1]
  400678:	2a04      	cmp	r2, #4
  40067a:	d1f7      	bne.n	40066c <udc_update_iface_desc+0x2c>
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
  40067c:	789a      	ldrb	r2, [r3, #2]
  40067e:	4282      	cmp	r2, r0
  400680:	d1f4      	bne.n	40066c <udc_update_iface_desc+0x2c>
  400682:	78da      	ldrb	r2, [r3, #3]
  400684:	428a      	cmp	r2, r1
  400686:	d1f1      	bne.n	40066c <udc_update_iface_desc+0x2c>
  400688:	2d00      	cmp	r5, #0
  40068a:	d1ec      	bne.n	400666 <udc_update_iface_desc+0x26>
				return true; // Interface found
  40068c:	2001      	movs	r0, #1
  40068e:	e002      	b.n	400696 <udc_update_iface_desc+0x56>
  400690:	4a07      	ldr	r2, [pc, #28]	; (4006b0 <udc_update_iface_desc+0x70>)
  400692:	6013      	str	r3, [r2, #0]
	return false; // Interface not found
  400694:	2000      	movs	r0, #0
}
  400696:	bc70      	pop	{r4, r5, r6}
  400698:	4770      	bx	lr
		return false;
  40069a:	2000      	movs	r0, #0
  40069c:	4770      	bx	lr
		return false;
  40069e:	2000      	movs	r0, #0
  4006a0:	4770      	bx	lr
	return false; // Interface not found
  4006a2:	2000      	movs	r0, #0
  4006a4:	e7f7      	b.n	400696 <udc_update_iface_desc+0x56>
  4006a6:	bf00      	nop
  4006a8:	2000063c 	.word	0x2000063c
  4006ac:	20000640 	.word	0x20000640
  4006b0:	20000644 	.word	0x20000644

004006b4 <udc_iface_disable>:
{
  4006b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4006b8:	4604      	mov	r4, r0
	if (!udc_update_iface_desc(iface_num, 0)) {
  4006ba:	2100      	movs	r1, #0
  4006bc:	4b13      	ldr	r3, [pc, #76]	; (40070c <udc_iface_disable+0x58>)
  4006be:	4798      	blx	r3
  4006c0:	4680      	mov	r8, r0
  4006c2:	b910      	cbnz	r0, 4006ca <udc_iface_disable+0x16>
}
  4006c4:	4640      	mov	r0, r8
  4006c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  4006ca:	4b11      	ldr	r3, [pc, #68]	; (400710 <udc_iface_disable+0x5c>)
  4006cc:	681b      	ldr	r3, [r3, #0]
  4006ce:	685b      	ldr	r3, [r3, #4]
  4006d0:	f853 9024 	ldr.w	r9, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  4006d4:	f8d9 300c 	ldr.w	r3, [r9, #12]
  4006d8:	4798      	blx	r3
  4006da:	4601      	mov	r1, r0
  4006dc:	4620      	mov	r0, r4
  4006de:	4b0b      	ldr	r3, [pc, #44]	; (40070c <udc_iface_disable+0x58>)
  4006e0:	4798      	blx	r3
  4006e2:	4680      	mov	r8, r0
  4006e4:	2800      	cmp	r0, #0
  4006e6:	d0ed      	beq.n	4006c4 <udc_iface_disable+0x10>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  4006e8:	4b0a      	ldr	r3, [pc, #40]	; (400714 <udc_iface_disable+0x60>)
  4006ea:	681c      	ldr	r4, [r3, #0]
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  4006ec:	2605      	movs	r6, #5
  4006ee:	4d0a      	ldr	r5, [pc, #40]	; (400718 <udc_iface_disable+0x64>)
			udd_ep_free(ep_desc->bEndpointAddress);
  4006f0:	4f0a      	ldr	r7, [pc, #40]	; (40071c <udc_iface_disable+0x68>)
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  4006f2:	4631      	mov	r1, r6
  4006f4:	4620      	mov	r0, r4
  4006f6:	47a8      	blx	r5
			if (NULL == ep_desc) {
  4006f8:	4604      	mov	r4, r0
  4006fa:	b110      	cbz	r0, 400702 <udc_iface_disable+0x4e>
			udd_ep_free(ep_desc->bEndpointAddress);
  4006fc:	7880      	ldrb	r0, [r0, #2]
  4006fe:	47b8      	blx	r7
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400700:	e7f7      	b.n	4006f2 <udc_iface_disable+0x3e>
	udi_api->disable();
  400702:	f8d9 3004 	ldr.w	r3, [r9, #4]
  400706:	4798      	blx	r3
	return true;
  400708:	e7dc      	b.n	4006c4 <udc_iface_disable+0x10>
  40070a:	bf00      	nop
  40070c:	00400641 	.word	0x00400641
  400710:	20000640 	.word	0x20000640
  400714:	20000644 	.word	0x20000644
  400718:	004005e1 	.word	0x004005e1
  40071c:	00401eb1 	.word	0x00401eb1

00400720 <udc_iface_enable>:
{
  400720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400724:	4680      	mov	r8, r0
	if (!udc_update_iface_desc(iface_num, setting_num)) {
  400726:	4b10      	ldr	r3, [pc, #64]	; (400768 <udc_iface_enable+0x48>)
  400728:	4798      	blx	r3
  40072a:	4603      	mov	r3, r0
  40072c:	b1c8      	cbz	r0, 400762 <udc_iface_enable+0x42>
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  40072e:	4b0f      	ldr	r3, [pc, #60]	; (40076c <udc_iface_enable+0x4c>)
  400730:	681c      	ldr	r4, [r3, #0]
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400732:	2605      	movs	r6, #5
  400734:	4d0e      	ldr	r5, [pc, #56]	; (400770 <udc_iface_enable+0x50>)
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  400736:	4f0f      	ldr	r7, [pc, #60]	; (400774 <udc_iface_enable+0x54>)
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400738:	4631      	mov	r1, r6
  40073a:	4620      	mov	r0, r4
  40073c:	47a8      	blx	r5
		if (NULL == ep_desc)
  40073e:	4604      	mov	r4, r0
  400740:	b138      	cbz	r0, 400752 <udc_iface_enable+0x32>
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  400742:	8882      	ldrh	r2, [r0, #4]
  400744:	78c1      	ldrb	r1, [r0, #3]
  400746:	7880      	ldrb	r0, [r0, #2]
  400748:	47b8      	blx	r7
  40074a:	4603      	mov	r3, r0
  40074c:	2800      	cmp	r0, #0
  40074e:	d1f3      	bne.n	400738 <udc_iface_enable+0x18>
  400750:	e007      	b.n	400762 <udc_iface_enable+0x42>
	return udc_ptr_conf->udi_apis[iface_num]->enable();
  400752:	4b09      	ldr	r3, [pc, #36]	; (400778 <udc_iface_enable+0x58>)
  400754:	681b      	ldr	r3, [r3, #0]
  400756:	685b      	ldr	r3, [r3, #4]
  400758:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
  40075c:	681b      	ldr	r3, [r3, #0]
  40075e:	4798      	blx	r3
  400760:	4603      	mov	r3, r0
}
  400762:	4618      	mov	r0, r3
  400764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400768:	00400641 	.word	0x00400641
  40076c:	20000644 	.word	0x20000644
  400770:	004005e1 	.word	0x004005e1
  400774:	00401db9 	.word	0x00401db9
  400778:	20000640 	.word	0x20000640

0040077c <udc_start>:
{
  40077c:	b508      	push	{r3, lr}
	udd_enable();
  40077e:	4b01      	ldr	r3, [pc, #4]	; (400784 <udc_start+0x8>)
  400780:	4798      	blx	r3
  400782:	bd08      	pop	{r3, pc}
  400784:	00401c61 	.word	0x00401c61

00400788 <udc_reset>:
{
  400788:	b570      	push	{r4, r5, r6, lr}
	if (udc_num_configuration) {
  40078a:	4b0d      	ldr	r3, [pc, #52]	; (4007c0 <udc_reset+0x38>)
  40078c:	781b      	ldrb	r3, [r3, #0]
  40078e:	b183      	cbz	r3, 4007b2 <udc_reset+0x2a>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400790:	4b0c      	ldr	r3, [pc, #48]	; (4007c4 <udc_reset+0x3c>)
  400792:	681b      	ldr	r3, [r3, #0]
  400794:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
  400796:	791b      	ldrb	r3, [r3, #4]
  400798:	b15b      	cbz	r3, 4007b2 <udc_reset+0x2a>
  40079a:	2400      	movs	r4, #0
			udc_iface_disable(iface_num);
  40079c:	4e0a      	ldr	r6, [pc, #40]	; (4007c8 <udc_reset+0x40>)
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  40079e:	4d09      	ldr	r5, [pc, #36]	; (4007c4 <udc_reset+0x3c>)
			udc_iface_disable(iface_num);
  4007a0:	4620      	mov	r0, r4
  4007a2:	47b0      	blx	r6
				iface_num++) {
  4007a4:	3401      	adds	r4, #1
  4007a6:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4007a8:	682b      	ldr	r3, [r5, #0]
  4007aa:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
  4007ac:	791b      	ldrb	r3, [r3, #4]
  4007ae:	42a3      	cmp	r3, r4
  4007b0:	d8f6      	bhi.n	4007a0 <udc_reset+0x18>
	udc_num_configuration = 0;
  4007b2:	2200      	movs	r2, #0
  4007b4:	4b02      	ldr	r3, [pc, #8]	; (4007c0 <udc_reset+0x38>)
  4007b6:	701a      	strb	r2, [r3, #0]
	udc_device_status =
  4007b8:	2201      	movs	r2, #1
  4007ba:	4b04      	ldr	r3, [pc, #16]	; (4007cc <udc_reset+0x44>)
  4007bc:	801a      	strh	r2, [r3, #0]
  4007be:	bd70      	pop	{r4, r5, r6, pc}
  4007c0:	2000063c 	.word	0x2000063c
  4007c4:	20000640 	.word	0x20000640
  4007c8:	004006b5 	.word	0x004006b5
  4007cc:	20000632 	.word	0x20000632

004007d0 <udc_sof_notify>:
{
  4007d0:	b538      	push	{r3, r4, r5, lr}
	if (udc_num_configuration) {
  4007d2:	4b0d      	ldr	r3, [pc, #52]	; (400808 <udc_sof_notify+0x38>)
  4007d4:	781b      	ldrb	r3, [r3, #0]
  4007d6:	b1b3      	cbz	r3, 400806 <udc_sof_notify+0x36>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4007d8:	4b0c      	ldr	r3, [pc, #48]	; (40080c <udc_sof_notify+0x3c>)
  4007da:	681b      	ldr	r3, [r3, #0]
  4007dc:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
  4007de:	7912      	ldrb	r2, [r2, #4]
  4007e0:	b18a      	cbz	r2, 400806 <udc_sof_notify+0x36>
  4007e2:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4007e4:	4d09      	ldr	r5, [pc, #36]	; (40080c <udc_sof_notify+0x3c>)
  4007e6:	e006      	b.n	4007f6 <udc_sof_notify+0x26>
				iface_num++) {
  4007e8:	3401      	adds	r4, #1
  4007ea:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4007ec:	682b      	ldr	r3, [r5, #0]
  4007ee:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
  4007f0:	7912      	ldrb	r2, [r2, #4]
  4007f2:	42a2      	cmp	r2, r4
  4007f4:	d907      	bls.n	400806 <udc_sof_notify+0x36>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
  4007f6:	685b      	ldr	r3, [r3, #4]
  4007f8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  4007fc:	691b      	ldr	r3, [r3, #16]
  4007fe:	2b00      	cmp	r3, #0
  400800:	d0f2      	beq.n	4007e8 <udc_sof_notify+0x18>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
  400802:	4798      	blx	r3
  400804:	e7f0      	b.n	4007e8 <udc_sof_notify+0x18>
  400806:	bd38      	pop	{r3, r4, r5, pc}
  400808:	2000063c 	.word	0x2000063c
  40080c:	20000640 	.word	0x20000640

00400810 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
  400810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
  400812:	4b96      	ldr	r3, [pc, #600]	; (400a6c <udc_process_setup+0x25c>)
  400814:	2200      	movs	r2, #0
  400816:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
  400818:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  40081a:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
  40081c:	781b      	ldrb	r3, [r3, #0]
  40081e:	f013 0f80 	tst.w	r3, #128	; 0x80
  400822:	d114      	bne.n	40084e <udc_process_setup+0x3e>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  400824:	f013 0f60 	tst.w	r3, #96	; 0x60
  400828:	f000 80b8 	beq.w	40099c <udc_process_setup+0x18c>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
  40082c:	4b8f      	ldr	r3, [pc, #572]	; (400a6c <udc_process_setup+0x25c>)
  40082e:	781b      	ldrb	r3, [r3, #0]
  400830:	f003 031f 	and.w	r3, r3, #31
  400834:	2b01      	cmp	r3, #1
  400836:	f000 818b 	beq.w	400b50 <udc_process_setup+0x340>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
  40083a:	4b8c      	ldr	r3, [pc, #560]	; (400a6c <udc_process_setup+0x25c>)
  40083c:	781b      	ldrb	r3, [r3, #0]
  40083e:	f003 031f 	and.w	r3, r3, #31
  400842:	2b02      	cmp	r3, #2
  400844:	f000 81ac 	beq.w	400ba0 <udc_process_setup+0x390>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
  400848:	2300      	movs	r3, #0
#endif
}
  40084a:	4618      	mov	r0, r3
  40084c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (udd_g_ctrlreq.req.wLength == 0) {
  40084e:	4a87      	ldr	r2, [pc, #540]	; (400a6c <udc_process_setup+0x25c>)
  400850:	88d2      	ldrh	r2, [r2, #6]
  400852:	2a00      	cmp	r2, #0
  400854:	f000 81cd 	beq.w	400bf2 <udc_process_setup+0x3e2>
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  400858:	f013 0f60 	tst.w	r3, #96	; 0x60
  40085c:	d1e6      	bne.n	40082c <udc_process_setup+0x1c>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  40085e:	f013 031f 	ands.w	r3, r3, #31
  400862:	d106      	bne.n	400872 <udc_process_setup+0x62>
			switch (udd_g_ctrlreq.req.bRequest) {
  400864:	4981      	ldr	r1, [pc, #516]	; (400a6c <udc_process_setup+0x25c>)
  400866:	7849      	ldrb	r1, [r1, #1]
  400868:	2906      	cmp	r1, #6
  40086a:	d013      	beq.n	400894 <udc_process_setup+0x84>
  40086c:	2908      	cmp	r1, #8
  40086e:	d058      	beq.n	400922 <udc_process_setup+0x112>
  400870:	b149      	cbz	r1, 400886 <udc_process_setup+0x76>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  400872:	2b01      	cmp	r3, #1
  400874:	d05c      	beq.n	400930 <udc_process_setup+0x120>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  400876:	2b02      	cmp	r3, #2
  400878:	d1d8      	bne.n	40082c <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
  40087a:	4b7c      	ldr	r3, [pc, #496]	; (400a6c <udc_process_setup+0x25c>)
  40087c:	785b      	ldrb	r3, [r3, #1]
  40087e:	2b00      	cmp	r3, #0
  400880:	d07e      	beq.n	400980 <udc_process_setup+0x170>
	return false;
  400882:	2300      	movs	r3, #0
  400884:	e160      	b.n	400b48 <udc_process_setup+0x338>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
  400886:	2a02      	cmp	r2, #2
  400888:	d1d0      	bne.n	40082c <udc_process_setup+0x1c>
	udd_set_setup_payload( (uint8_t *) & udc_device_status,
  40088a:	2102      	movs	r1, #2
  40088c:	4878      	ldr	r0, [pc, #480]	; (400a70 <udc_process_setup+0x260>)
  40088e:	4b79      	ldr	r3, [pc, #484]	; (400a74 <udc_process_setup+0x264>)
  400890:	4798      	blx	r3
  400892:	e09f      	b.n	4009d4 <udc_process_setup+0x1c4>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  400894:	4b75      	ldr	r3, [pc, #468]	; (400a6c <udc_process_setup+0x25c>)
  400896:	885a      	ldrh	r2, [r3, #2]
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
  400898:	0a13      	lsrs	r3, r2, #8
  40089a:	3b01      	subs	r3, #1
  40089c:	2b0e      	cmp	r3, #14
  40089e:	f200 8150 	bhi.w	400b42 <udc_process_setup+0x332>
  4008a2:	e8df f013 	tbh	[pc, r3, lsl #1]
  4008a6:	000f      	.short	0x000f
  4008a8:	0036001c 	.word	0x0036001c
  4008ac:	014e014e 	.word	0x014e014e
  4008b0:	014e014e 	.word	0x014e014e
  4008b4:	014e014e 	.word	0x014e014e
  4008b8:	014e014e 	.word	0x014e014e
  4008bc:	014e014e 	.word	0x014e014e
  4008c0:	002e014e 	.word	0x002e014e
				(uint8_t *) udc_config.confdev_lsfs,
  4008c4:	4b6c      	ldr	r3, [pc, #432]	; (400a78 <udc_process_setup+0x268>)
  4008c6:	6818      	ldr	r0, [r3, #0]
			udd_set_setup_payload(
  4008c8:	7801      	ldrb	r1, [r0, #0]
  4008ca:	4b6a      	ldr	r3, [pc, #424]	; (400a74 <udc_process_setup+0x264>)
  4008cc:	4798      	blx	r3
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
  4008ce:	4b67      	ldr	r3, [pc, #412]	; (400a6c <udc_process_setup+0x25c>)
  4008d0:	88da      	ldrh	r2, [r3, #6]
  4008d2:	899b      	ldrh	r3, [r3, #12]
  4008d4:	4293      	cmp	r3, r2
  4008d6:	d97d      	bls.n	4009d4 <udc_process_setup+0x1c4>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
  4008d8:	4b64      	ldr	r3, [pc, #400]	; (400a6c <udc_process_setup+0x25c>)
  4008da:	819a      	strh	r2, [r3, #12]
  4008dc:	e07a      	b.n	4009d4 <udc_process_setup+0x1c4>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  4008de:	b2d2      	uxtb	r2, r2
			if (conf_num >= udc_config.confdev_lsfs->
  4008e0:	4b65      	ldr	r3, [pc, #404]	; (400a78 <udc_process_setup+0x268>)
  4008e2:	681b      	ldr	r3, [r3, #0]
  4008e4:	7c5b      	ldrb	r3, [r3, #17]
  4008e6:	4293      	cmp	r3, r2
  4008e8:	d9a0      	bls.n	40082c <udc_process_setup+0x1c>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
  4008ea:	4b63      	ldr	r3, [pc, #396]	; (400a78 <udc_process_setup+0x268>)
  4008ec:	685b      	ldr	r3, [r3, #4]
  4008ee:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
			udd_set_setup_payload(
  4008f2:	8841      	ldrh	r1, [r0, #2]
  4008f4:	4b5f      	ldr	r3, [pc, #380]	; (400a74 <udc_process_setup+0x264>)
  4008f6:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
  4008f8:	4b5c      	ldr	r3, [pc, #368]	; (400a6c <udc_process_setup+0x25c>)
  4008fa:	689b      	ldr	r3, [r3, #8]
  4008fc:	2202      	movs	r2, #2
  4008fe:	705a      	strb	r2, [r3, #1]
  400900:	e7e5      	b.n	4008ce <udc_process_setup+0xbe>
		if (udc_config.conf_bos == NULL) {
  400902:	4b5d      	ldr	r3, [pc, #372]	; (400a78 <udc_process_setup+0x268>)
  400904:	6898      	ldr	r0, [r3, #8]
  400906:	2800      	cmp	r0, #0
  400908:	d090      	beq.n	40082c <udc_process_setup+0x1c>
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
  40090a:	8841      	ldrh	r1, [r0, #2]
  40090c:	4b59      	ldr	r3, [pc, #356]	; (400a74 <udc_process_setup+0x264>)
  40090e:	4798      	blx	r3
  400910:	e7dd      	b.n	4008ce <udc_process_setup+0xbe>
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
  400912:	f012 0fff 	tst.w	r2, #255	; 0xff
  400916:	d189      	bne.n	40082c <udc_process_setup+0x1c>
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
  400918:	2104      	movs	r1, #4
  40091a:	4858      	ldr	r0, [pc, #352]	; (400a7c <udc_process_setup+0x26c>)
  40091c:	4b55      	ldr	r3, [pc, #340]	; (400a74 <udc_process_setup+0x264>)
  40091e:	4798      	blx	r3
  400920:	e7d5      	b.n	4008ce <udc_process_setup+0xbe>
	if (udd_g_ctrlreq.req.wLength != 1) {
  400922:	2a01      	cmp	r2, #1
  400924:	d182      	bne.n	40082c <udc_process_setup+0x1c>
	udd_set_setup_payload(&udc_num_configuration,1);
  400926:	2101      	movs	r1, #1
  400928:	4855      	ldr	r0, [pc, #340]	; (400a80 <udc_process_setup+0x270>)
  40092a:	4b52      	ldr	r3, [pc, #328]	; (400a74 <udc_process_setup+0x264>)
  40092c:	4798      	blx	r3
  40092e:	e051      	b.n	4009d4 <udc_process_setup+0x1c4>
			switch (udd_g_ctrlreq.req.bRequest) {
  400930:	494e      	ldr	r1, [pc, #312]	; (400a6c <udc_process_setup+0x25c>)
  400932:	7849      	ldrb	r1, [r1, #1]
  400934:	290a      	cmp	r1, #10
  400936:	d19e      	bne.n	400876 <udc_process_setup+0x66>
	if (udd_g_ctrlreq.req.wLength != 1) {
  400938:	2a01      	cmp	r2, #1
  40093a:	f47f af77 	bne.w	40082c <udc_process_setup+0x1c>
	if (!udc_num_configuration) {
  40093e:	4b50      	ldr	r3, [pc, #320]	; (400a80 <udc_process_setup+0x270>)
  400940:	781b      	ldrb	r3, [r3, #0]
  400942:	2b00      	cmp	r3, #0
  400944:	f43f af72 	beq.w	40082c <udc_process_setup+0x1c>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400948:	4b48      	ldr	r3, [pc, #288]	; (400a6c <udc_process_setup+0x25c>)
  40094a:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  40094c:	4b4d      	ldr	r3, [pc, #308]	; (400a84 <udc_process_setup+0x274>)
  40094e:	681d      	ldr	r5, [r3, #0]
  400950:	682b      	ldr	r3, [r5, #0]
  400952:	791b      	ldrb	r3, [r3, #4]
  400954:	42a3      	cmp	r3, r4
  400956:	f67f af69 	bls.w	40082c <udc_process_setup+0x1c>
	if (!udc_update_iface_desc(iface_num, 0)) {
  40095a:	2100      	movs	r1, #0
  40095c:	4620      	mov	r0, r4
  40095e:	4b4a      	ldr	r3, [pc, #296]	; (400a88 <udc_process_setup+0x278>)
  400960:	4798      	blx	r3
  400962:	2800      	cmp	r0, #0
  400964:	f43f af62 	beq.w	40082c <udc_process_setup+0x1c>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400968:	686b      	ldr	r3, [r5, #4]
	udc_iface_setting = udi_api->getsetting();
  40096a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  40096e:	68db      	ldr	r3, [r3, #12]
  400970:	4798      	blx	r3
  400972:	4b46      	ldr	r3, [pc, #280]	; (400a8c <udc_process_setup+0x27c>)
  400974:	7018      	strb	r0, [r3, #0]
	udd_set_setup_payload(&udc_iface_setting,1);
  400976:	2101      	movs	r1, #1
  400978:	4618      	mov	r0, r3
  40097a:	4b3e      	ldr	r3, [pc, #248]	; (400a74 <udc_process_setup+0x264>)
  40097c:	4798      	blx	r3
  40097e:	e029      	b.n	4009d4 <udc_process_setup+0x1c4>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
  400980:	2a02      	cmp	r2, #2
  400982:	f47f af53 	bne.w	40082c <udc_process_setup+0x1c>
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
  400986:	4b39      	ldr	r3, [pc, #228]	; (400a6c <udc_process_setup+0x25c>)
  400988:	7918      	ldrb	r0, [r3, #4]
  40098a:	4b41      	ldr	r3, [pc, #260]	; (400a90 <udc_process_setup+0x280>)
  40098c:	4798      	blx	r3
  40098e:	4b41      	ldr	r3, [pc, #260]	; (400a94 <udc_process_setup+0x284>)
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
  400990:	8018      	strh	r0, [r3, #0]
	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
  400992:	2102      	movs	r1, #2
  400994:	4618      	mov	r0, r3
  400996:	4b37      	ldr	r3, [pc, #220]	; (400a74 <udc_process_setup+0x264>)
  400998:	4798      	blx	r3
  40099a:	e01b      	b.n	4009d4 <udc_process_setup+0x1c4>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  40099c:	f013 031f 	ands.w	r3, r3, #31
  4009a0:	f040 8082 	bne.w	400aa8 <udc_process_setup+0x298>
			switch (udd_g_ctrlreq.req.bRequest) {
  4009a4:	4a31      	ldr	r2, [pc, #196]	; (400a6c <udc_process_setup+0x25c>)
  4009a6:	7852      	ldrb	r2, [r2, #1]
  4009a8:	3a01      	subs	r2, #1
  4009aa:	2a08      	cmp	r2, #8
  4009ac:	d87c      	bhi.n	400aa8 <udc_process_setup+0x298>
  4009ae:	e8df f012 	tbh	[pc, r2, lsl #1]
  4009b2:	0013      	.short	0x0013
  4009b4:	00ca007b 	.word	0x00ca007b
  4009b8:	0009007b 	.word	0x0009007b
  4009bc:	007b007b 	.word	0x007b007b
  4009c0:	0023007b 	.word	0x0023007b
	if (udd_g_ctrlreq.req.wLength) {
  4009c4:	4b29      	ldr	r3, [pc, #164]	; (400a6c <udc_process_setup+0x25c>)
  4009c6:	88db      	ldrh	r3, [r3, #6]
  4009c8:	2b00      	cmp	r3, #0
  4009ca:	f47f af2f 	bne.w	40082c <udc_process_setup+0x1c>
	udd_g_ctrlreq.callback = udc_valid_address;
  4009ce:	4a32      	ldr	r2, [pc, #200]	; (400a98 <udc_process_setup+0x288>)
  4009d0:	4b26      	ldr	r3, [pc, #152]	; (400a6c <udc_process_setup+0x25c>)
  4009d2:	611a      	str	r2, [r3, #16]
			return true;
  4009d4:	2301      	movs	r3, #1
  4009d6:	e738      	b.n	40084a <udc_process_setup+0x3a>
	if (udd_g_ctrlreq.req.wLength) {
  4009d8:	4b24      	ldr	r3, [pc, #144]	; (400a6c <udc_process_setup+0x25c>)
  4009da:	88db      	ldrh	r3, [r3, #6]
  4009dc:	2b00      	cmp	r3, #0
  4009de:	f47f af25 	bne.w	40082c <udc_process_setup+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
  4009e2:	4b22      	ldr	r3, [pc, #136]	; (400a6c <udc_process_setup+0x25c>)
  4009e4:	885b      	ldrh	r3, [r3, #2]
  4009e6:	2b01      	cmp	r3, #1
  4009e8:	f47f af20 	bne.w	40082c <udc_process_setup+0x1c>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
  4009ec:	4a20      	ldr	r2, [pc, #128]	; (400a70 <udc_process_setup+0x260>)
  4009ee:	8813      	ldrh	r3, [r2, #0]
  4009f0:	f023 0302 	bic.w	r3, r3, #2
  4009f4:	8013      	strh	r3, [r2, #0]
  4009f6:	e7ed      	b.n	4009d4 <udc_process_setup+0x1c4>
	if (udd_g_ctrlreq.req.wLength) {
  4009f8:	4b1c      	ldr	r3, [pc, #112]	; (400a6c <udc_process_setup+0x25c>)
  4009fa:	88db      	ldrh	r3, [r3, #6]
  4009fc:	2b00      	cmp	r3, #0
  4009fe:	f47f af15 	bne.w	40082c <udc_process_setup+0x1c>
	if (!udd_getaddress()) {
  400a02:	4b26      	ldr	r3, [pc, #152]	; (400a9c <udc_process_setup+0x28c>)
  400a04:	4798      	blx	r3
  400a06:	2800      	cmp	r0, #0
  400a08:	f43f af10 	beq.w	40082c <udc_process_setup+0x1c>
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  400a0c:	4b17      	ldr	r3, [pc, #92]	; (400a6c <udc_process_setup+0x25c>)
  400a0e:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
  400a10:	4b19      	ldr	r3, [pc, #100]	; (400a78 <udc_process_setup+0x268>)
  400a12:	681b      	ldr	r3, [r3, #0]
  400a14:	7c5b      	ldrb	r3, [r3, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  400a16:	429a      	cmp	r2, r3
  400a18:	f73f af08 	bgt.w	40082c <udc_process_setup+0x1c>
	udc_reset();
  400a1c:	4b20      	ldr	r3, [pc, #128]	; (400aa0 <udc_process_setup+0x290>)
  400a1e:	4798      	blx	r3
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
  400a20:	4b12      	ldr	r3, [pc, #72]	; (400a6c <udc_process_setup+0x25c>)
  400a22:	789b      	ldrb	r3, [r3, #2]
  400a24:	4a16      	ldr	r2, [pc, #88]	; (400a80 <udc_process_setup+0x270>)
  400a26:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
  400a28:	2b00      	cmp	r3, #0
  400a2a:	d0d3      	beq.n	4009d4 <udc_process_setup+0x1c4>
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
  400a2c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
  400a30:	3b01      	subs	r3, #1
  400a32:	4a11      	ldr	r2, [pc, #68]	; (400a78 <udc_process_setup+0x268>)
  400a34:	6852      	ldr	r2, [r2, #4]
  400a36:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
  400a3a:	4912      	ldr	r1, [pc, #72]	; (400a84 <udc_process_setup+0x274>)
  400a3c:	6008      	str	r0, [r1, #0]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a3e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  400a42:	791b      	ldrb	r3, [r3, #4]
  400a44:	2b00      	cmp	r3, #0
  400a46:	d0c5      	beq.n	4009d4 <udc_process_setup+0x1c4>
  400a48:	2400      	movs	r4, #0
		if (!udc_iface_enable(iface_num, 0)) {
  400a4a:	4626      	mov	r6, r4
  400a4c:	4d15      	ldr	r5, [pc, #84]	; (400aa4 <udc_process_setup+0x294>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a4e:	460f      	mov	r7, r1
		if (!udc_iface_enable(iface_num, 0)) {
  400a50:	4631      	mov	r1, r6
  400a52:	4620      	mov	r0, r4
  400a54:	47a8      	blx	r5
  400a56:	2800      	cmp	r0, #0
  400a58:	f43f aee8 	beq.w	40082c <udc_process_setup+0x1c>
			iface_num++) {
  400a5c:	3401      	adds	r4, #1
  400a5e:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a60:	683b      	ldr	r3, [r7, #0]
  400a62:	681b      	ldr	r3, [r3, #0]
  400a64:	791b      	ldrb	r3, [r3, #4]
  400a66:	42a3      	cmp	r3, r4
  400a68:	d8f2      	bhi.n	400a50 <udc_process_setup+0x240>
  400a6a:	e7b3      	b.n	4009d4 <udc_process_setup+0x1c4>
  400a6c:	20000f14 	.word	0x20000f14
  400a70:	20000632 	.word	0x20000632
  400a74:	00401dad 	.word	0x00401dad
  400a78:	20000028 	.word	0x20000028
  400a7c:	2000009c 	.word	0x2000009c
  400a80:	2000063c 	.word	0x2000063c
  400a84:	20000640 	.word	0x20000640
  400a88:	00400641 	.word	0x00400641
  400a8c:	20000638 	.word	0x20000638
  400a90:	00401f09 	.word	0x00401f09
  400a94:	20000634 	.word	0x20000634
  400a98:	00400629 	.word	0x00400629
  400a9c:	00401d7d 	.word	0x00401d7d
  400aa0:	00400789 	.word	0x00400789
  400aa4:	00400721 	.word	0x00400721
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  400aa8:	2b01      	cmp	r3, #1
  400aaa:	d00a      	beq.n	400ac2 <udc_process_setup+0x2b2>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  400aac:	2b02      	cmp	r3, #2
  400aae:	f47f aebd 	bne.w	40082c <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
  400ab2:	4b52      	ldr	r3, [pc, #328]	; (400bfc <udc_process_setup+0x3ec>)
  400ab4:	785b      	ldrb	r3, [r3, #1]
  400ab6:	2b01      	cmp	r3, #1
  400ab8:	d020      	beq.n	400afc <udc_process_setup+0x2ec>
  400aba:	2b03      	cmp	r3, #3
  400abc:	d02e      	beq.n	400b1c <udc_process_setup+0x30c>
	return false;
  400abe:	2300      	movs	r3, #0
  400ac0:	e042      	b.n	400b48 <udc_process_setup+0x338>
			switch (udd_g_ctrlreq.req.bRequest) {
  400ac2:	4a4e      	ldr	r2, [pc, #312]	; (400bfc <udc_process_setup+0x3ec>)
  400ac4:	7852      	ldrb	r2, [r2, #1]
  400ac6:	2a0b      	cmp	r2, #11
  400ac8:	d1f0      	bne.n	400aac <udc_process_setup+0x29c>
	if (udd_g_ctrlreq.req.wLength) {
  400aca:	4b4c      	ldr	r3, [pc, #304]	; (400bfc <udc_process_setup+0x3ec>)
  400acc:	88db      	ldrh	r3, [r3, #6]
  400ace:	2b00      	cmp	r3, #0
  400ad0:	f47f aeac 	bne.w	40082c <udc_process_setup+0x1c>
	if (!udc_num_configuration) {
  400ad4:	4b4a      	ldr	r3, [pc, #296]	; (400c00 <udc_process_setup+0x3f0>)
  400ad6:	781b      	ldrb	r3, [r3, #0]
  400ad8:	2b00      	cmp	r3, #0
  400ada:	f43f aea7 	beq.w	40082c <udc_process_setup+0x1c>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400ade:	4b47      	ldr	r3, [pc, #284]	; (400bfc <udc_process_setup+0x3ec>)
  400ae0:	791c      	ldrb	r4, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
  400ae2:	885d      	ldrh	r5, [r3, #2]
	if (!udc_iface_disable(iface_num)) {
  400ae4:	4620      	mov	r0, r4
  400ae6:	4b47      	ldr	r3, [pc, #284]	; (400c04 <udc_process_setup+0x3f4>)
  400ae8:	4798      	blx	r3
  400aea:	2800      	cmp	r0, #0
  400aec:	f43f ae9e 	beq.w	40082c <udc_process_setup+0x1c>
	return udc_iface_enable(iface_num, setting_num);
  400af0:	b2e9      	uxtb	r1, r5
  400af2:	4620      	mov	r0, r4
  400af4:	4b44      	ldr	r3, [pc, #272]	; (400c08 <udc_process_setup+0x3f8>)
  400af6:	4798      	blx	r3
  400af8:	4603      	mov	r3, r0
  400afa:	e025      	b.n	400b48 <udc_process_setup+0x338>
	if (udd_g_ctrlreq.req.wLength) {
  400afc:	4b3f      	ldr	r3, [pc, #252]	; (400bfc <udc_process_setup+0x3ec>)
  400afe:	88db      	ldrh	r3, [r3, #6]
  400b00:	2b00      	cmp	r3, #0
  400b02:	f47f ae93 	bne.w	40082c <udc_process_setup+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  400b06:	4b3d      	ldr	r3, [pc, #244]	; (400bfc <udc_process_setup+0x3ec>)
  400b08:	885b      	ldrh	r3, [r3, #2]
  400b0a:	2b00      	cmp	r3, #0
  400b0c:	f47f ae8e 	bne.w	40082c <udc_process_setup+0x1c>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  400b10:	4b3a      	ldr	r3, [pc, #232]	; (400bfc <udc_process_setup+0x3ec>)
  400b12:	7918      	ldrb	r0, [r3, #4]
  400b14:	4b3d      	ldr	r3, [pc, #244]	; (400c0c <udc_process_setup+0x3fc>)
  400b16:	4798      	blx	r3
  400b18:	4603      	mov	r3, r0
  400b1a:	e015      	b.n	400b48 <udc_process_setup+0x338>
	if (udd_g_ctrlreq.req.wLength) {
  400b1c:	4b37      	ldr	r3, [pc, #220]	; (400bfc <udc_process_setup+0x3ec>)
  400b1e:	88db      	ldrh	r3, [r3, #6]
  400b20:	2b00      	cmp	r3, #0
  400b22:	f47f ae83 	bne.w	40082c <udc_process_setup+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  400b26:	4b35      	ldr	r3, [pc, #212]	; (400bfc <udc_process_setup+0x3ec>)
  400b28:	885b      	ldrh	r3, [r3, #2]
  400b2a:	2b00      	cmp	r3, #0
  400b2c:	f47f ae7e 	bne.w	40082c <udc_process_setup+0x1c>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
  400b30:	4c32      	ldr	r4, [pc, #200]	; (400bfc <udc_process_setup+0x3ec>)
  400b32:	7920      	ldrb	r0, [r4, #4]
  400b34:	4b36      	ldr	r3, [pc, #216]	; (400c10 <udc_process_setup+0x400>)
  400b36:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  400b38:	7920      	ldrb	r0, [r4, #4]
  400b3a:	4b36      	ldr	r3, [pc, #216]	; (400c14 <udc_process_setup+0x404>)
  400b3c:	4798      	blx	r3
  400b3e:	4603      	mov	r3, r0
  400b40:	e002      	b.n	400b48 <udc_process_setup+0x338>
		return false;
  400b42:	2300      	movs	r3, #0
  400b44:	e000      	b.n	400b48 <udc_process_setup+0x338>
				return udc_req_std_dev_set_feature();
  400b46:	2300      	movs	r3, #0
		if (udc_reqstd()) {
  400b48:	2b00      	cmp	r3, #0
  400b4a:	f47f ae7e 	bne.w	40084a <udc_process_setup+0x3a>
  400b4e:	e66d      	b.n	40082c <udc_process_setup+0x1c>
	if (0 == udc_num_configuration) {
  400b50:	4b2b      	ldr	r3, [pc, #172]	; (400c00 <udc_process_setup+0x3f0>)
  400b52:	781b      	ldrb	r3, [r3, #0]
  400b54:	2b00      	cmp	r3, #0
  400b56:	d04e      	beq.n	400bf6 <udc_process_setup+0x3e6>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400b58:	4b28      	ldr	r3, [pc, #160]	; (400bfc <udc_process_setup+0x3ec>)
  400b5a:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400b5c:	4b2e      	ldr	r3, [pc, #184]	; (400c18 <udc_process_setup+0x408>)
  400b5e:	681d      	ldr	r5, [r3, #0]
  400b60:	682b      	ldr	r3, [r5, #0]
  400b62:	791b      	ldrb	r3, [r3, #4]
  400b64:	42a3      	cmp	r3, r4
  400b66:	d801      	bhi.n	400b6c <udc_process_setup+0x35c>
	return false;
  400b68:	2300      	movs	r3, #0
  400b6a:	e66e      	b.n	40084a <udc_process_setup+0x3a>
	if (!udc_update_iface_desc(iface_num, 0)) {
  400b6c:	2100      	movs	r1, #0
  400b6e:	4620      	mov	r0, r4
  400b70:	4b2a      	ldr	r3, [pc, #168]	; (400c1c <udc_process_setup+0x40c>)
  400b72:	4798      	blx	r3
  400b74:	2800      	cmp	r0, #0
  400b76:	f43f ae60 	beq.w	40083a <udc_process_setup+0x2a>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400b7a:	686b      	ldr	r3, [r5, #4]
  400b7c:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400b80:	68eb      	ldr	r3, [r5, #12]
  400b82:	4798      	blx	r3
  400b84:	4601      	mov	r1, r0
  400b86:	4620      	mov	r0, r4
  400b88:	4b24      	ldr	r3, [pc, #144]	; (400c1c <udc_process_setup+0x40c>)
  400b8a:	4798      	blx	r3
  400b8c:	2800      	cmp	r0, #0
  400b8e:	f43f ae54 	beq.w	40083a <udc_process_setup+0x2a>
	return udi_api->setup();
  400b92:	68ab      	ldr	r3, [r5, #8]
  400b94:	4798      	blx	r3
		if (udc_req_iface()) {
  400b96:	4603      	mov	r3, r0
  400b98:	2800      	cmp	r0, #0
  400b9a:	f47f ae56 	bne.w	40084a <udc_process_setup+0x3a>
  400b9e:	e64c      	b.n	40083a <udc_process_setup+0x2a>
	if (0 == udc_num_configuration) {
  400ba0:	4b17      	ldr	r3, [pc, #92]	; (400c00 <udc_process_setup+0x3f0>)
  400ba2:	781b      	ldrb	r3, [r3, #0]
  400ba4:	b30b      	cbz	r3, 400bea <udc_process_setup+0x3da>
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400ba6:	4b1c      	ldr	r3, [pc, #112]	; (400c18 <udc_process_setup+0x408>)
  400ba8:	681a      	ldr	r2, [r3, #0]
  400baa:	6813      	ldr	r3, [r2, #0]
  400bac:	791b      	ldrb	r3, [r3, #4]
  400bae:	b1f3      	cbz	r3, 400bee <udc_process_setup+0x3de>
  400bb0:	2400      	movs	r4, #0
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400bb2:	4e1a      	ldr	r6, [pc, #104]	; (400c1c <udc_process_setup+0x40c>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400bb4:	4f18      	ldr	r7, [pc, #96]	; (400c18 <udc_process_setup+0x408>)
		udi_api = udc_ptr_conf->udi_apis[iface_num];
  400bb6:	6853      	ldr	r3, [r2, #4]
  400bb8:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400bbc:	68eb      	ldr	r3, [r5, #12]
  400bbe:	4798      	blx	r3
  400bc0:	4601      	mov	r1, r0
  400bc2:	4620      	mov	r0, r4
  400bc4:	47b0      	blx	r6
  400bc6:	4603      	mov	r3, r0
  400bc8:	2800      	cmp	r0, #0
  400bca:	f43f ae3e 	beq.w	40084a <udc_process_setup+0x3a>
		if (udi_api->setup()) {
  400bce:	68ab      	ldr	r3, [r5, #8]
  400bd0:	4798      	blx	r3
  400bd2:	4603      	mov	r3, r0
  400bd4:	2800      	cmp	r0, #0
  400bd6:	f47f ae38 	bne.w	40084a <udc_process_setup+0x3a>
			iface_num++) {
  400bda:	3401      	adds	r4, #1
  400bdc:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400bde:	683a      	ldr	r2, [r7, #0]
  400be0:	6811      	ldr	r1, [r2, #0]
  400be2:	7909      	ldrb	r1, [r1, #4]
  400be4:	42a1      	cmp	r1, r4
  400be6:	d8e6      	bhi.n	400bb6 <udc_process_setup+0x3a6>
  400be8:	e62f      	b.n	40084a <udc_process_setup+0x3a>
		return false; // The device is not is configured state yet
  400bea:	2300      	movs	r3, #0
  400bec:	e62d      	b.n	40084a <udc_process_setup+0x3a>
	return false;
  400bee:	2300      	movs	r3, #0
  400bf0:	e62b      	b.n	40084a <udc_process_setup+0x3a>
			return false; // Error from USB host
  400bf2:	2300      	movs	r3, #0
  400bf4:	e629      	b.n	40084a <udc_process_setup+0x3a>
	return false;
  400bf6:	2300      	movs	r3, #0
  400bf8:	e627      	b.n	40084a <udc_process_setup+0x3a>
  400bfa:	bf00      	nop
  400bfc:	20000f14 	.word	0x20000f14
  400c00:	2000063c 	.word	0x2000063c
  400c04:	004006b5 	.word	0x004006b5
  400c08:	00400721 	.word	0x00400721
  400c0c:	00402029 	.word	0x00402029
  400c10:	0040227d 	.word	0x0040227d
  400c14:	00401f49 	.word	0x00401f49
  400c18:	20000640 	.word	0x20000640
  400c1c:	00400641 	.word	0x00400641

00400c20 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400c24:	4681      	mov	r9, r0
  400c26:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c28:	4b12      	ldr	r3, [pc, #72]	; (400c74 <pio_handler_process+0x54>)
  400c2a:	4798      	blx	r3
  400c2c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c2e:	4648      	mov	r0, r9
  400c30:	4b11      	ldr	r3, [pc, #68]	; (400c78 <pio_handler_process+0x58>)
  400c32:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c34:	4005      	ands	r5, r0
  400c36:	d013      	beq.n	400c60 <pio_handler_process+0x40>
  400c38:	4c10      	ldr	r4, [pc, #64]	; (400c7c <pio_handler_process+0x5c>)
  400c3a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400c3e:	e003      	b.n	400c48 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c40:	42b4      	cmp	r4, r6
  400c42:	d00d      	beq.n	400c60 <pio_handler_process+0x40>
  400c44:	3410      	adds	r4, #16
		while (status != 0) {
  400c46:	b15d      	cbz	r5, 400c60 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400c48:	6820      	ldr	r0, [r4, #0]
  400c4a:	42b8      	cmp	r0, r7
  400c4c:	d1f8      	bne.n	400c40 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c4e:	6861      	ldr	r1, [r4, #4]
  400c50:	4229      	tst	r1, r5
  400c52:	d0f5      	beq.n	400c40 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400c54:	68e3      	ldr	r3, [r4, #12]
  400c56:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400c58:	6863      	ldr	r3, [r4, #4]
  400c5a:	ea25 0503 	bic.w	r5, r5, r3
  400c5e:	e7ef      	b.n	400c40 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400c60:	4b07      	ldr	r3, [pc, #28]	; (400c80 <pio_handler_process+0x60>)
  400c62:	681b      	ldr	r3, [r3, #0]
  400c64:	b123      	cbz	r3, 400c70 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400c66:	4b07      	ldr	r3, [pc, #28]	; (400c84 <pio_handler_process+0x64>)
  400c68:	681b      	ldr	r3, [r3, #0]
  400c6a:	b10b      	cbz	r3, 400c70 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400c6c:	4648      	mov	r0, r9
  400c6e:	4798      	blx	r3
  400c70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400c74:	0040254b 	.word	0x0040254b
  400c78:	0040254f 	.word	0x0040254f
  400c7c:	20000648 	.word	0x20000648
  400c80:	20000f2c 	.word	0x20000f2c
  400c84:	200006b8 	.word	0x200006b8

00400c88 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c88:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400c8a:	210b      	movs	r1, #11
  400c8c:	4801      	ldr	r0, [pc, #4]	; (400c94 <PIOA_Handler+0xc>)
  400c8e:	4b02      	ldr	r3, [pc, #8]	; (400c98 <PIOA_Handler+0x10>)
  400c90:	4798      	blx	r3
  400c92:	bd08      	pop	{r3, pc}
  400c94:	400e0e00 	.word	0x400e0e00
  400c98:	00400c21 	.word	0x00400c21

00400c9c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c9c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400c9e:	210c      	movs	r1, #12
  400ca0:	4801      	ldr	r0, [pc, #4]	; (400ca8 <PIOB_Handler+0xc>)
  400ca2:	4b02      	ldr	r3, [pc, #8]	; (400cac <PIOB_Handler+0x10>)
  400ca4:	4798      	blx	r3
  400ca6:	bd08      	pop	{r3, pc}
  400ca8:	400e1000 	.word	0x400e1000
  400cac:	00400c21 	.word	0x00400c21

00400cb0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400cb0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400cb2:	23ac      	movs	r3, #172	; 0xac
  400cb4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400cb6:	680b      	ldr	r3, [r1, #0]
  400cb8:	684a      	ldr	r2, [r1, #4]
  400cba:	fbb3 f3f2 	udiv	r3, r3, r2
  400cbe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400cc0:	1e5c      	subs	r4, r3, #1
  400cc2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400cc6:	4294      	cmp	r4, r2
  400cc8:	d80b      	bhi.n	400ce2 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400cca:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400ccc:	688b      	ldr	r3, [r1, #8]
  400cce:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400cd0:	f240 2302 	movw	r3, #514	; 0x202
  400cd4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400cd8:	2350      	movs	r3, #80	; 0x50
  400cda:	6003      	str	r3, [r0, #0]

	return 0;
  400cdc:	2000      	movs	r0, #0
}
  400cde:	bc10      	pop	{r4}
  400ce0:	4770      	bx	lr
		return 1;
  400ce2:	2001      	movs	r0, #1
  400ce4:	e7fb      	b.n	400cde <uart_init+0x2e>

00400ce6 <uart_enable_tx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  400ce6:	2340      	movs	r3, #64	; 0x40
  400ce8:	6003      	str	r3, [r0, #0]
  400cea:	4770      	bx	lr

00400cec <uart_enable_rx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  400cec:	2310      	movs	r3, #16
  400cee:	6003      	str	r3, [r0, #0]
  400cf0:	4770      	bx	lr

00400cf2 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  400cf2:	6081      	str	r1, [r0, #8]
  400cf4:	4770      	bx	lr

00400cf6 <uart_is_rx_ready>:
 * \retval 1 One data has been received.
 * \retval 0 No data has been received.
 */
uint32_t uart_is_rx_ready(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_RXRDY) > 0;
  400cf6:	6940      	ldr	r0, [r0, #20]
}
  400cf8:	f000 0001 	and.w	r0, r0, #1
  400cfc:	4770      	bx	lr

00400cfe <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400cfe:	6943      	ldr	r3, [r0, #20]
  400d00:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400d04:	bf1a      	itte	ne
  400d06:	61c1      	strne	r1, [r0, #28]
	return 0;
  400d08:	2000      	movne	r0, #0
		return 1;
  400d0a:	2001      	moveq	r0, #1
}
  400d0c:	4770      	bx	lr

00400d0e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400d0e:	6943      	ldr	r3, [r0, #20]
  400d10:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400d14:	bf1d      	ittte	ne
  400d16:	6983      	ldrne	r3, [r0, #24]
  400d18:	700b      	strbne	r3, [r1, #0]
	return 0;
  400d1a:	2000      	movne	r0, #0
		return 1;
  400d1c:	2001      	moveq	r0, #1
}
  400d1e:	4770      	bx	lr

00400d20 <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
  400d20:	b082      	sub	sp, #8
	if (!b_idle && udd_b_idle) {
  400d22:	4601      	mov	r1, r0
  400d24:	bb28      	cbnz	r0, 400d72 <udd_sleep_mode+0x52>
  400d26:	4b24      	ldr	r3, [pc, #144]	; (400db8 <udd_sleep_mode+0x98>)
  400d28:	781b      	ldrb	r3, [r3, #0]
  400d2a:	b91b      	cbnz	r3, 400d34 <udd_sleep_mode+0x14>
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
  400d2c:	4b22      	ldr	r3, [pc, #136]	; (400db8 <udd_sleep_mode+0x98>)
  400d2e:	7019      	strb	r1, [r3, #0]
}
  400d30:	b002      	add	sp, #8
  400d32:	4770      	bx	lr
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
  400d34:	4b21      	ldr	r3, [pc, #132]	; (400dbc <udd_sleep_mode+0x9c>)
  400d36:	789b      	ldrb	r3, [r3, #2]
  400d38:	b903      	cbnz	r3, 400d3c <udd_sleep_mode+0x1c>
  400d3a:	e7fe      	b.n	400d3a <udd_sleep_mode+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400d3c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400d40:	fab3 f383 	clz	r3, r3
  400d44:	095b      	lsrs	r3, r3, #5
  400d46:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400d48:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400d4a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400d4e:	2200      	movs	r2, #0
  400d50:	4b1b      	ldr	r3, [pc, #108]	; (400dc0 <udd_sleep_mode+0xa0>)
  400d52:	701a      	strb	r2, [r3, #0]
	return flags;
  400d54:	9800      	ldr	r0, [sp, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
  400d56:	4a19      	ldr	r2, [pc, #100]	; (400dbc <udd_sleep_mode+0x9c>)
  400d58:	7893      	ldrb	r3, [r2, #2]
  400d5a:	3b01      	subs	r3, #1
  400d5c:	7093      	strb	r3, [r2, #2]
	if (cpu_irq_is_enabled_flags(flags))
  400d5e:	2800      	cmp	r0, #0
  400d60:	d0e4      	beq.n	400d2c <udd_sleep_mode+0xc>
		cpu_irq_enable();
  400d62:	2201      	movs	r2, #1
  400d64:	4b16      	ldr	r3, [pc, #88]	; (400dc0 <udd_sleep_mode+0xa0>)
  400d66:	701a      	strb	r2, [r3, #0]
  400d68:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400d6c:	b662      	cpsie	i
  400d6e:	e7dd      	b.n	400d2c <udd_sleep_mode+0xc>
  400d70:	e7fe      	b.n	400d70 <udd_sleep_mode+0x50>
	if (b_idle && !udd_b_idle) {
  400d72:	4b11      	ldr	r3, [pc, #68]	; (400db8 <udd_sleep_mode+0x98>)
  400d74:	781b      	ldrb	r3, [r3, #0]
  400d76:	2b00      	cmp	r3, #0
  400d78:	d1d8      	bne.n	400d2c <udd_sleep_mode+0xc>
	if(sleepmgr_locks[mode] >= 0xff) {
  400d7a:	4b10      	ldr	r3, [pc, #64]	; (400dbc <udd_sleep_mode+0x9c>)
  400d7c:	789b      	ldrb	r3, [r3, #2]
  400d7e:	2bff      	cmp	r3, #255	; 0xff
  400d80:	d0f6      	beq.n	400d70 <udd_sleep_mode+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400d82:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400d86:	fab3 f383 	clz	r3, r3
  400d8a:	095b      	lsrs	r3, r3, #5
  400d8c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400d8e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400d90:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400d94:	2200      	movs	r2, #0
  400d96:	4b0a      	ldr	r3, [pc, #40]	; (400dc0 <udd_sleep_mode+0xa0>)
  400d98:	701a      	strb	r2, [r3, #0]
	return flags;
  400d9a:	9801      	ldr	r0, [sp, #4]
	++sleepmgr_locks[mode];
  400d9c:	4a07      	ldr	r2, [pc, #28]	; (400dbc <udd_sleep_mode+0x9c>)
  400d9e:	7893      	ldrb	r3, [r2, #2]
  400da0:	3301      	adds	r3, #1
  400da2:	7093      	strb	r3, [r2, #2]
	if (cpu_irq_is_enabled_flags(flags))
  400da4:	2800      	cmp	r0, #0
  400da6:	d0c1      	beq.n	400d2c <udd_sleep_mode+0xc>
		cpu_irq_enable();
  400da8:	2201      	movs	r2, #1
  400daa:	4b05      	ldr	r3, [pc, #20]	; (400dc0 <udd_sleep_mode+0xa0>)
  400dac:	701a      	strb	r2, [r3, #0]
  400dae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400db2:	b662      	cpsie	i
  400db4:	e7ba      	b.n	400d2c <udd_sleep_mode+0xc>
  400db6:	bf00      	nop
  400db8:	200006bd 	.word	0x200006bd
  400dbc:	20000f0c 	.word	0x20000f0c
  400dc0:	200000a0 	.word	0x200000a0

00400dc4 <udd_ctrl_init>:
	cpu_irq_restore(flags);
}

static void udd_ctrl_init(void)
{
	udd_g_ctrlreq.callback = NULL;
  400dc4:	4a03      	ldr	r2, [pc, #12]	; (400dd4 <udd_ctrl_init+0x10>)
  400dc6:	2300      	movs	r3, #0
  400dc8:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  400dca:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
  400dcc:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
  400dce:	4a02      	ldr	r2, [pc, #8]	; (400dd8 <udd_ctrl_init+0x14>)
  400dd0:	7013      	strb	r3, [r2, #0]
  400dd2:	4770      	bx	lr
  400dd4:	20000f14 	.word	0x20000f14
  400dd8:	200006c2 	.word	0x200006c2

00400ddc <udd_ctrl_stall_data>:
	udd_ack_bank0_received(0);
}


static void udd_ctrl_stall_data(void)
{
  400ddc:	b082      	sub	sp, #8
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
  400dde:	2205      	movs	r2, #5
  400de0:	4b0a      	ldr	r3, [pc, #40]	; (400e0c <udd_ctrl_stall_data+0x30>)
  400de2:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
  400de4:	4a0a      	ldr	r2, [pc, #40]	; (400e10 <udd_ctrl_stall_data+0x34>)
  400de6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400de8:	9301      	str	r3, [sp, #4]
  400dea:	9b01      	ldr	r3, [sp, #4]
  400dec:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400df0:	9301      	str	r3, [sp, #4]
  400df2:	9b01      	ldr	r3, [sp, #4]
  400df4:	f043 0320 	orr.w	r3, r3, #32
  400df8:	9301      	str	r3, [sp, #4]
  400dfa:	9b01      	ldr	r3, [sp, #4]
  400dfc:	6313      	str	r3, [r2, #48]	; 0x30
  400dfe:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e00:	f013 0f20 	tst.w	r3, #32
  400e04:	d0fb      	beq.n	400dfe <udd_ctrl_stall_data+0x22>
}
  400e06:	b002      	add	sp, #8
  400e08:	4770      	bx	lr
  400e0a:	bf00      	nop
  400e0c:	200006c2 	.word	0x200006c2
  400e10:	40034000 	.word	0x40034000

00400e14 <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
  400e14:	b082      	sub	sp, #8
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
  400e16:	2203      	movs	r2, #3
  400e18:	4b0a      	ldr	r3, [pc, #40]	; (400e44 <udd_ctrl_send_zlp_in+0x30>)
  400e1a:	701a      	strb	r2, [r3, #0]
	// Validate and send empty IN packet on control endpoint
	// Send ZLP on IN endpoint
	udd_set_transmit_ready(0);
  400e1c:	4a0a      	ldr	r2, [pc, #40]	; (400e48 <udd_ctrl_send_zlp_in+0x34>)
  400e1e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e20:	9301      	str	r3, [sp, #4]
  400e22:	9b01      	ldr	r3, [sp, #4]
  400e24:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400e28:	9301      	str	r3, [sp, #4]
  400e2a:	9b01      	ldr	r3, [sp, #4]
  400e2c:	f043 0310 	orr.w	r3, r3, #16
  400e30:	9301      	str	r3, [sp, #4]
  400e32:	9b01      	ldr	r3, [sp, #4]
  400e34:	6313      	str	r3, [r2, #48]	; 0x30
  400e36:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e38:	f013 0f10 	tst.w	r3, #16
  400e3c:	d0fb      	beq.n	400e36 <udd_ctrl_send_zlp_in+0x22>
}
  400e3e:	b002      	add	sp, #8
  400e40:	4770      	bx	lr
  400e42:	bf00      	nop
  400e44:	200006c2 	.word	0x200006c2
  400e48:	40034000 	.word	0x40034000

00400e4c <udd_ctrl_endofrequest>:
	// because the buffer of control endpoint is already free
}


static void udd_ctrl_endofrequest(void)
{
  400e4c:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
  400e4e:	4b02      	ldr	r3, [pc, #8]	; (400e58 <udd_ctrl_endofrequest+0xc>)
  400e50:	691b      	ldr	r3, [r3, #16]
  400e52:	b103      	cbz	r3, 400e56 <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
  400e54:	4798      	blx	r3
  400e56:	bd08      	pop	{r3, pc}
  400e58:	20000f14 	.word	0x20000f14

00400e5c <udd_ctrl_in_sent>:
{
  400e5c:	b530      	push	{r4, r5, lr}
  400e5e:	b087      	sub	sp, #28
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
  400e60:	4b63      	ldr	r3, [pc, #396]	; (400ff0 <udd_ctrl_in_sent+0x194>)
  400e62:	781b      	ldrb	r3, [r3, #0]
  400e64:	2b03      	cmp	r3, #3
  400e66:	d029      	beq.n	400ebc <udd_ctrl_in_sent+0x60>
	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
  400e68:	4b62      	ldr	r3, [pc, #392]	; (400ff4 <udd_ctrl_in_sent+0x198>)
  400e6a:	881b      	ldrh	r3, [r3, #0]
  400e6c:	4a62      	ldr	r2, [pc, #392]	; (400ff8 <udd_ctrl_in_sent+0x19c>)
  400e6e:	8994      	ldrh	r4, [r2, #12]
  400e70:	1ae4      	subs	r4, r4, r3
  400e72:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
  400e74:	2c00      	cmp	r4, #0
  400e76:	d144      	bne.n	400f02 <udd_ctrl_in_sent+0xa6>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  400e78:	4a60      	ldr	r2, [pc, #384]	; (400ffc <udd_ctrl_in_sent+0x1a0>)
  400e7a:	8811      	ldrh	r1, [r2, #0]
  400e7c:	440b      	add	r3, r1
  400e7e:	b29b      	uxth	r3, r3
  400e80:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
  400e82:	4a5d      	ldr	r2, [pc, #372]	; (400ff8 <udd_ctrl_in_sent+0x19c>)
  400e84:	88d2      	ldrh	r2, [r2, #6]
  400e86:	429a      	cmp	r2, r3
  400e88:	d003      	beq.n	400e92 <udd_ctrl_in_sent+0x36>
				|| b_shortpacket) {
  400e8a:	4b5d      	ldr	r3, [pc, #372]	; (401000 <udd_ctrl_in_sent+0x1a4>)
  400e8c:	781b      	ldrb	r3, [r3, #0]
  400e8e:	2b00      	cmp	r3, #0
  400e90:	d02b      	beq.n	400eea <udd_ctrl_in_sent+0x8e>
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  400e92:	2204      	movs	r2, #4
  400e94:	4b56      	ldr	r3, [pc, #344]	; (400ff0 <udd_ctrl_in_sent+0x194>)
  400e96:	701a      	strb	r2, [r3, #0]
			udd_ack_in_sent(0);
  400e98:	4a5a      	ldr	r2, [pc, #360]	; (401004 <udd_ctrl_in_sent+0x1a8>)
  400e9a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e9c:	9301      	str	r3, [sp, #4]
  400e9e:	9b01      	ldr	r3, [sp, #4]
  400ea0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400ea4:	9301      	str	r3, [sp, #4]
  400ea6:	9b01      	ldr	r3, [sp, #4]
  400ea8:	f023 0301 	bic.w	r3, r3, #1
  400eac:	9301      	str	r3, [sp, #4]
  400eae:	9b01      	ldr	r3, [sp, #4]
  400eb0:	6313      	str	r3, [r2, #48]	; 0x30
  400eb2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eb4:	f013 0f01 	tst.w	r3, #1
  400eb8:	d1fb      	bne.n	400eb2 <udd_ctrl_in_sent+0x56>
  400eba:	e014      	b.n	400ee6 <udd_ctrl_in_sent+0x8a>
		udd_ack_in_sent(0);
  400ebc:	4a51      	ldr	r2, [pc, #324]	; (401004 <udd_ctrl_in_sent+0x1a8>)
  400ebe:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ec0:	9300      	str	r3, [sp, #0]
  400ec2:	9b00      	ldr	r3, [sp, #0]
  400ec4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400ec8:	9300      	str	r3, [sp, #0]
  400eca:	9b00      	ldr	r3, [sp, #0]
  400ecc:	f023 0301 	bic.w	r3, r3, #1
  400ed0:	9300      	str	r3, [sp, #0]
  400ed2:	9b00      	ldr	r3, [sp, #0]
  400ed4:	6313      	str	r3, [r2, #48]	; 0x30
  400ed6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ed8:	f013 0f01 	tst.w	r3, #1
  400edc:	d1fb      	bne.n	400ed6 <udd_ctrl_in_sent+0x7a>
		udd_ctrl_endofrequest();
  400ede:	4b4a      	ldr	r3, [pc, #296]	; (401008 <udd_ctrl_in_sent+0x1ac>)
  400ee0:	4798      	blx	r3
		udd_ctrl_init();
  400ee2:	4b4a      	ldr	r3, [pc, #296]	; (40100c <udd_ctrl_in_sent+0x1b0>)
  400ee4:	4798      	blx	r3
}
  400ee6:	b007      	add	sp, #28
  400ee8:	bd30      	pop	{r4, r5, pc}
		if ((!udd_g_ctrlreq.over_under_run)
  400eea:	4b43      	ldr	r3, [pc, #268]	; (400ff8 <udd_ctrl_in_sent+0x19c>)
  400eec:	695b      	ldr	r3, [r3, #20]
  400eee:	2b00      	cmp	r3, #0
  400ef0:	d05d      	beq.n	400fae <udd_ctrl_in_sent+0x152>
				|| (!udd_g_ctrlreq.over_under_run())) {
  400ef2:	4798      	blx	r3
  400ef4:	2800      	cmp	r0, #0
  400ef6:	d05a      	beq.n	400fae <udd_ctrl_in_sent+0x152>
			udd_ctrl_payload_nb_trans = 0;
  400ef8:	2200      	movs	r2, #0
  400efa:	4b3e      	ldr	r3, [pc, #248]	; (400ff4 <udd_ctrl_in_sent+0x198>)
  400efc:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
  400efe:	4b3e      	ldr	r3, [pc, #248]	; (400ff8 <udd_ctrl_in_sent+0x19c>)
  400f00:	899c      	ldrh	r4, [r3, #12]
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
  400f02:	2c3f      	cmp	r4, #63	; 0x3f
  400f04:	d953      	bls.n	400fae <udd_ctrl_in_sent+0x152>
		b_shortpacket = false;
  400f06:	2200      	movs	r2, #0
  400f08:	4b3d      	ldr	r3, [pc, #244]	; (401000 <udd_ctrl_in_sent+0x1a4>)
  400f0a:	701a      	strb	r2, [r3, #0]
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
  400f0c:	2440      	movs	r4, #64	; 0x40
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  400f0e:	4b3a      	ldr	r3, [pc, #232]	; (400ff8 <udd_ctrl_in_sent+0x19c>)
  400f10:	6899      	ldr	r1, [r3, #8]
  400f12:	4b38      	ldr	r3, [pc, #224]	; (400ff4 <udd_ctrl_in_sent+0x198>)
  400f14:	8818      	ldrh	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400f16:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400f1a:	fab3 f383 	clz	r3, r3
  400f1e:	095b      	lsrs	r3, r3, #5
  400f20:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
  400f22:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400f24:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400f28:	2200      	movs	r2, #0
  400f2a:	4b39      	ldr	r3, [pc, #228]	; (401010 <udd_ctrl_in_sent+0x1b4>)
  400f2c:	701a      	strb	r2, [r3, #0]
	return flags;
  400f2e:	9d05      	ldr	r5, [sp, #20]
	if (Is_udd_bank0_received(0)) {
  400f30:	4b34      	ldr	r3, [pc, #208]	; (401004 <udd_ctrl_in_sent+0x1a8>)
  400f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f34:	f013 0f02 	tst.w	r3, #2
  400f38:	d13d      	bne.n	400fb6 <udd_ctrl_in_sent+0x15a>
	for (i = 0; i < nb_remain; i++) {
  400f3a:	b14c      	cbz	r4, 400f50 <udd_ctrl_in_sent+0xf4>
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  400f3c:	4401      	add	r1, r0
  400f3e:	460a      	mov	r2, r1
		udd_endpoint_fifo_write(0, *ptr_src++);
  400f40:	4830      	ldr	r0, [pc, #192]	; (401004 <udd_ctrl_in_sent+0x1a8>)
  400f42:	f812 3b01 	ldrb.w	r3, [r2], #1
  400f46:	6503      	str	r3, [r0, #80]	; 0x50
	for (i = 0; i < nb_remain; i++) {
  400f48:	1a53      	subs	r3, r2, r1
  400f4a:	b2db      	uxtb	r3, r3
  400f4c:	42a3      	cmp	r3, r4
  400f4e:	d3f8      	bcc.n	400f42 <udd_ctrl_in_sent+0xe6>
	udd_ctrl_payload_nb_trans += nb_remain;
  400f50:	4b28      	ldr	r3, [pc, #160]	; (400ff4 <udd_ctrl_in_sent+0x198>)
  400f52:	881a      	ldrh	r2, [r3, #0]
  400f54:	4414      	add	r4, r2
  400f56:	801c      	strh	r4, [r3, #0]
	udd_set_transmit_ready(0);
  400f58:	4a2a      	ldr	r2, [pc, #168]	; (401004 <udd_ctrl_in_sent+0x1a8>)
  400f5a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f5c:	9303      	str	r3, [sp, #12]
  400f5e:	9b03      	ldr	r3, [sp, #12]
  400f60:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400f64:	9303      	str	r3, [sp, #12]
  400f66:	9b03      	ldr	r3, [sp, #12]
  400f68:	f043 0310 	orr.w	r3, r3, #16
  400f6c:	9303      	str	r3, [sp, #12]
  400f6e:	9b03      	ldr	r3, [sp, #12]
  400f70:	6313      	str	r3, [r2, #48]	; 0x30
  400f72:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f74:	f013 0f10 	tst.w	r3, #16
  400f78:	d0fb      	beq.n	400f72 <udd_ctrl_in_sent+0x116>
	udd_ack_in_sent(0);
  400f7a:	4a22      	ldr	r2, [pc, #136]	; (401004 <udd_ctrl_in_sent+0x1a8>)
  400f7c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f7e:	9304      	str	r3, [sp, #16]
  400f80:	9b04      	ldr	r3, [sp, #16]
  400f82:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400f86:	9304      	str	r3, [sp, #16]
  400f88:	9b04      	ldr	r3, [sp, #16]
  400f8a:	f023 0301 	bic.w	r3, r3, #1
  400f8e:	9304      	str	r3, [sp, #16]
  400f90:	9b04      	ldr	r3, [sp, #16]
  400f92:	6313      	str	r3, [r2, #48]	; 0x30
  400f94:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f96:	f013 0f01 	tst.w	r3, #1
  400f9a:	d1fb      	bne.n	400f94 <udd_ctrl_in_sent+0x138>
	if (cpu_irq_is_enabled_flags(flags))
  400f9c:	2d00      	cmp	r5, #0
  400f9e:	d0a2      	beq.n	400ee6 <udd_ctrl_in_sent+0x8a>
		cpu_irq_enable();
  400fa0:	2201      	movs	r2, #1
  400fa2:	4b1b      	ldr	r3, [pc, #108]	; (401010 <udd_ctrl_in_sent+0x1b4>)
  400fa4:	701a      	strb	r2, [r3, #0]
  400fa6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400faa:	b662      	cpsie	i
  400fac:	e79b      	b.n	400ee6 <udd_ctrl_in_sent+0x8a>
		b_shortpacket = true;
  400fae:	2201      	movs	r2, #1
  400fb0:	4b13      	ldr	r3, [pc, #76]	; (401000 <udd_ctrl_in_sent+0x1a4>)
  400fb2:	701a      	strb	r2, [r3, #0]
  400fb4:	e7ab      	b.n	400f0e <udd_ctrl_in_sent+0xb2>
	if (cpu_irq_is_enabled_flags(flags))
  400fb6:	b12d      	cbz	r5, 400fc4 <udd_ctrl_in_sent+0x168>
		cpu_irq_enable();
  400fb8:	2201      	movs	r2, #1
  400fba:	4b15      	ldr	r3, [pc, #84]	; (401010 <udd_ctrl_in_sent+0x1b4>)
  400fbc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  400fbe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400fc2:	b662      	cpsie	i
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  400fc4:	2204      	movs	r2, #4
  400fc6:	4b0a      	ldr	r3, [pc, #40]	; (400ff0 <udd_ctrl_in_sent+0x194>)
  400fc8:	701a      	strb	r2, [r3, #0]
		udd_ack_in_sent(0);
  400fca:	4a0e      	ldr	r2, [pc, #56]	; (401004 <udd_ctrl_in_sent+0x1a8>)
  400fcc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fce:	9302      	str	r3, [sp, #8]
  400fd0:	9b02      	ldr	r3, [sp, #8]
  400fd2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400fd6:	9302      	str	r3, [sp, #8]
  400fd8:	9b02      	ldr	r3, [sp, #8]
  400fda:	f023 0301 	bic.w	r3, r3, #1
  400fde:	9302      	str	r3, [sp, #8]
  400fe0:	9b02      	ldr	r3, [sp, #8]
  400fe2:	6313      	str	r3, [r2, #48]	; 0x30
  400fe4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fe6:	f013 0f01 	tst.w	r3, #1
  400fea:	d1fb      	bne.n	400fe4 <udd_ctrl_in_sent+0x188>
  400fec:	e77b      	b.n	400ee6 <udd_ctrl_in_sent+0x8a>
  400fee:	bf00      	nop
  400ff0:	200006c2 	.word	0x200006c2
  400ff4:	200006be 	.word	0x200006be
  400ff8:	20000f14 	.word	0x20000f14
  400ffc:	200006c0 	.word	0x200006c0
  401000:	200006bc 	.word	0x200006bc
  401004:	40034000 	.word	0x40034000
  401008:	00400e4d 	.word	0x00400e4d
  40100c:	00400dc5 	.word	0x00400dc5
  401010:	200000a0 	.word	0x200000a0

00401014 <udd_ep_finish_job>:
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, int status,
		uint8_t ep_num)
{
  401014:	b538      	push	{r3, r4, r5, lr}
	if (ptr_job->busy == false) {
  401016:	7c43      	ldrb	r3, [r0, #17]
  401018:	f013 0f10 	tst.w	r3, #16
  40101c:	d016      	beq.n	40104c <udd_ep_finish_job+0x38>
  40101e:	460d      	mov	r5, r1
		return; // No on-going job
	}
	ptr_job->busy = false;
  401020:	7c43      	ldrb	r3, [r0, #17]
  401022:	f36f 1304 	bfc	r3, #4, #1
  401026:	7443      	strb	r3, [r0, #17]
	if (NULL == ptr_job->call_trans) {
  401028:	6804      	ldr	r4, [r0, #0]
  40102a:	b17c      	cbz	r4, 40104c <udd_ep_finish_job+0x38>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_type_in(ep_num)) {
  40102c:	f102 030c 	add.w	r3, r2, #12
  401030:	4907      	ldr	r1, [pc, #28]	; (401050 <udd_ep_finish_job+0x3c>)
  401032:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401036:	f413 6f80 	tst.w	r3, #1024	; 0x400
		ep_num |= USB_EP_DIR_IN;
  40103a:	bf18      	it	ne
  40103c:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((status == UDD_EP_TRANSFER_ABORT) ?
  401040:	6881      	ldr	r1, [r0, #8]
  401042:	2d01      	cmp	r5, #1
  401044:	bf14      	ite	ne
  401046:	2000      	movne	r0, #0
  401048:	2001      	moveq	r0, #1
  40104a:	47a0      	blx	r4
  40104c:	bd38      	pop	{r3, r4, r5, pc}
  40104e:	bf00      	nop
  401050:	40034000 	.word	0x40034000

00401054 <udd_ep_ack_out_received>:
		UDD_EP_TRANSFER_ABORT : UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}


static void udd_ep_ack_out_received(udd_ep_id_t ep)
{
  401054:	b430      	push	{r4, r5}
  401056:	b082      	sub	sp, #8
	bool bank0_received, bank1_received;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  401058:	1e41      	subs	r1, r0, #1
  40105a:	0083      	lsls	r3, r0, #2
  40105c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  401060:	f503 3340 	add.w	r3, r3, #196608	; 0x30000

	bank0_received = Is_udd_bank0_received(ep);
  401064:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	bank1_received = Is_udd_bank1_received(ep);
  401066:	6b1c      	ldr	r4, [r3, #48]	; 0x30

	if (bank0_received && bank1_received) {
  401068:	f012 0f02 	tst.w	r2, #2
  40106c:	d032      	beq.n	4010d4 <udd_ep_ack_out_received+0x80>
  40106e:	f014 0f40 	tst.w	r4, #64	; 0x40
  401072:	d108      	bne.n	401086 <udd_ep_ack_out_received+0x32>
		// The only way is to use ptr_job->bank
	} else if (bank0_received) {
		// Must be bank0
		ptr_job->bank = 0;
  401074:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401078:	4c2a      	ldr	r4, [pc, #168]	; (401124 <udd_ep_ack_out_received+0xd0>)
  40107a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  40107e:	7c54      	ldrb	r4, [r2, #17]
  401080:	f36f 0483 	bfc	r4, #2, #2
  401084:	7454      	strb	r4, [r2, #17]
	} else {
		// Must be bank1
		ptr_job->bank = 1;
	}
	if (ptr_job->bank == 0) {
  401086:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40108a:	4c26      	ldr	r4, [pc, #152]	; (401124 <udd_ep_ack_out_received+0xd0>)
  40108c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  401090:	7c52      	ldrb	r2, [r2, #17]
  401092:	f012 0f0c 	tst.w	r2, #12
  401096:	d128      	bne.n	4010ea <udd_ep_ack_out_received+0x96>
		udd_ack_bank0_received(ep);
  401098:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40109a:	9200      	str	r2, [sp, #0]
  40109c:	9a00      	ldr	r2, [sp, #0]
  40109e:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4010a2:	9200      	str	r2, [sp, #0]
  4010a4:	9a00      	ldr	r2, [sp, #0]
  4010a6:	f022 0202 	bic.w	r2, r2, #2
  4010aa:	9200      	str	r2, [sp, #0]
  4010ac:	9a00      	ldr	r2, [sp, #0]
  4010ae:	631a      	str	r2, [r3, #48]	; 0x30
  4010b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4010b2:	f012 0f02 	tst.w	r2, #2
  4010b6:	d1fb      	bne.n	4010b0 <udd_ep_ack_out_received+0x5c>
		if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  4010b8:	b380      	cbz	r0, 40111c <udd_ep_ack_out_received+0xc8>
  4010ba:	2803      	cmp	r0, #3
  4010bc:	d02e      	beq.n	40111c <udd_ep_ack_out_received+0xc8>
			ptr_job->bank = 1;
  4010be:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4010c2:	4b18      	ldr	r3, [pc, #96]	; (401124 <udd_ep_ack_out_received+0xd0>)
  4010c4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
  4010c8:	7c5a      	ldrb	r2, [r3, #17]
  4010ca:	2101      	movs	r1, #1
  4010cc:	f361 0283 	bfi	r2, r1, #2, #2
  4010d0:	745a      	strb	r2, [r3, #17]
  4010d2:	e023      	b.n	40111c <udd_ep_ack_out_received+0xc8>
		ptr_job->bank = 1;
  4010d4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4010d8:	4c12      	ldr	r4, [pc, #72]	; (401124 <udd_ep_ack_out_received+0xd0>)
  4010da:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  4010de:	7c54      	ldrb	r4, [r2, #17]
  4010e0:	2501      	movs	r5, #1
  4010e2:	f365 0483 	bfi	r4, r5, #2, #2
  4010e6:	7454      	strb	r4, [r2, #17]
  4010e8:	e7cd      	b.n	401086 <udd_ep_ack_out_received+0x32>
		}
	} else {
		udd_ack_bank1_received(ep);
  4010ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4010ec:	9201      	str	r2, [sp, #4]
  4010ee:	9a01      	ldr	r2, [sp, #4]
  4010f0:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4010f4:	9201      	str	r2, [sp, #4]
  4010f6:	9a01      	ldr	r2, [sp, #4]
  4010f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
  4010fc:	9201      	str	r2, [sp, #4]
  4010fe:	9a01      	ldr	r2, [sp, #4]
  401100:	631a      	str	r2, [r3, #48]	; 0x30
  401102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401104:	f012 0f40 	tst.w	r2, #64	; 0x40
  401108:	d1fb      	bne.n	401102 <udd_ep_ack_out_received+0xae>
		ptr_job->bank = 0;
  40110a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40110e:	4b05      	ldr	r3, [pc, #20]	; (401124 <udd_ep_ack_out_received+0xd0>)
  401110:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  401114:	7c4b      	ldrb	r3, [r1, #17]
  401116:	f36f 0383 	bfc	r3, #2, #2
  40111a:	744b      	strb	r3, [r1, #17]
	}
}
  40111c:	b002      	add	sp, #8
  40111e:	bc30      	pop	{r4, r5}
  401120:	4770      	bx	lr
  401122:	bf00      	nop
  401124:	200006c4 	.word	0x200006c4

00401128 <udd_ep_in_sent>:
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
{
  401128:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40112c:	b083      	sub	sp, #12
  40112e:	4688      	mov	r8, r1
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  401130:	4681      	mov	r9, r0
  401132:	1e46      	subs	r6, r0, #1

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  401134:	eb06 0286 	add.w	r2, r6, r6, lsl #2
  401138:	4b66      	ldr	r3, [pc, #408]	; (4012d4 <udd_ep_in_sent+0x1ac>)
  40113a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  40113e:	f893 c011 	ldrb.w	ip, [r3, #17]
  401142:	f3cc 0c81 	ubfx	ip, ip, #2, #2
  401146:	2800      	cmp	r0, #0
  401148:	f000 80b7 	beq.w	4012ba <udd_ep_in_sent+0x192>
  40114c:	2803      	cmp	r0, #3
  40114e:	bf0c      	ite	eq
  401150:	2301      	moveq	r3, #1
  401152:	2302      	movne	r3, #2
  401154:	4563      	cmp	r3, ip
  401156:	f340 80b2 	ble.w	4012be <udd_ep_in_sent+0x196>
		return true; // Data pending
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
  40115a:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  40115e:	4a5d      	ldr	r2, [pc, #372]	; (4012d4 <udd_ep_in_sent+0x1ac>)
  401160:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401164:	68da      	ldr	r2, [r3, #12]
  401166:	689b      	ldr	r3, [r3, #8]
  401168:	429a      	cmp	r2, r3
  40116a:	d309      	bcc.n	401180 <udd_ep_in_sent+0x58>
  40116c:	eb06 0186 	add.w	r1, r6, r6, lsl #2
  401170:	4c58      	ldr	r4, [pc, #352]	; (4012d4 <udd_ep_in_sent+0x1ac>)
  401172:	eb04 0181 	add.w	r1, r4, r1, lsl #2
  401176:	7c49      	ldrb	r1, [r1, #17]
  401178:	f011 0f40 	tst.w	r1, #64	; 0x40
  40117c:	f000 80a3 	beq.w	4012c6 <udd_ep_in_sent+0x19e>
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
  401180:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  401184:	4953      	ldr	r1, [pc, #332]	; (4012d4 <udd_ep_in_sent+0x1ac>)
  401186:	eb01 0585 	add.w	r5, r1, r5, lsl #2
  40118a:	686c      	ldr	r4, [r5, #4]
  40118c:	4414      	add	r4, r2
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  40118e:	1a99      	subs	r1, r3, r2
	uint32_t pkt_size = ptr_job->size;
  401190:	8a2b      	ldrh	r3, [r5, #16]
  401192:	f3c3 0709 	ubfx	r7, r3, #0, #10
	if (nb_remain < pkt_size) {
  401196:	42b9      	cmp	r1, r7
		pkt_size = nb_remain;
  401198:	bf3a      	itte	cc
  40119a:	460f      	movcc	r7, r1
		is_short_pkt = true;
  40119c:	f04f 0e01 	movcc.w	lr, #1
	bool is_short_pkt = false;
  4011a0:	f04f 0e00 	movcs.w	lr, #0
	ptr_job->buf_cnt += pkt_size;
  4011a4:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  4011a8:	494a      	ldr	r1, [pc, #296]	; (4012d4 <udd_ep_in_sent+0x1ac>)
  4011aa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  4011ae:	443a      	add	r2, r7
  4011b0:	60da      	str	r2, [r3, #12]
	for (; pkt_size >= 8; pkt_size -= 8) {
  4011b2:	2f07      	cmp	r7, #7
  4011b4:	d92b      	bls.n	40120e <udd_ep_in_sent+0xe6>
  4011b6:	f104 0308 	add.w	r3, r4, #8
  4011ba:	463d      	mov	r5, r7
  4011bc:	0082      	lsls	r2, r0, #2
  4011be:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  4011c2:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011c6:	f813 1c08 	ldrb.w	r1, [r3, #-8]
  4011ca:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011cc:	f813 1c07 	ldrb.w	r1, [r3, #-7]
  4011d0:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011d2:	f813 1c06 	ldrb.w	r1, [r3, #-6]
  4011d6:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011d8:	f813 1c05 	ldrb.w	r1, [r3, #-5]
  4011dc:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011de:	f813 1c04 	ldrb.w	r1, [r3, #-4]
  4011e2:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011e4:	f813 1c03 	ldrb.w	r1, [r3, #-3]
  4011e8:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011ea:	f813 1c02 	ldrb.w	r1, [r3, #-2]
  4011ee:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011f0:	f813 1c01 	ldrb.w	r1, [r3, #-1]
  4011f4:	6511      	str	r1, [r2, #80]	; 0x50
	for (; pkt_size >= 8; pkt_size -= 8) {
  4011f6:	3d08      	subs	r5, #8
  4011f8:	3308      	adds	r3, #8
  4011fa:	2d07      	cmp	r5, #7
  4011fc:	d8e3      	bhi.n	4011c6 <udd_ep_in_sent+0x9e>
  4011fe:	f1a7 0308 	sub.w	r3, r7, #8
  401202:	f023 0307 	bic.w	r3, r3, #7
  401206:	3308      	adds	r3, #8
  401208:	441c      	add	r4, r3
  40120a:	f007 0707 	and.w	r7, r7, #7
	for (; pkt_size; pkt_size--) {
  40120e:	b14f      	cbz	r7, 401224 <udd_ep_in_sent+0xfc>
  401210:	19e3      	adds	r3, r4, r7
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401212:	4931      	ldr	r1, [pc, #196]	; (4012d8 <udd_ep_in_sent+0x1b0>)
  401214:	f109 0914 	add.w	r9, r9, #20
  401218:	f814 2b01 	ldrb.w	r2, [r4], #1
  40121c:	f841 2029 	str.w	r2, [r1, r9, lsl #2]
	for (; pkt_size; pkt_size--) {
  401220:	429c      	cmp	r4, r3
  401222:	d1f9      	bne.n	401218 <udd_ep_in_sent+0xf0>
	ptr_job->bank++;
  401224:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401228:	4a2a      	ldr	r2, [pc, #168]	; (4012d4 <udd_ep_in_sent+0x1ac>)
  40122a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40122e:	f10c 0c01 	add.w	ip, ip, #1
  401232:	7c5a      	ldrb	r2, [r3, #17]
  401234:	f36c 0283 	bfi	r2, ip, #2, #2
  401238:	745a      	strb	r2, [r3, #17]

	// Fill FIFO
	b_shortpacket = udd_ep_write_fifo(ep);

	// Data is ready to send
	if (b_tx) {
  40123a:	f1b8 0f00 	cmp.w	r8, #0
  40123e:	d014      	beq.n	40126a <udd_ep_in_sent+0x142>
  401240:	0080      	lsls	r0, r0, #2
  401242:	f100 2040 	add.w	r0, r0, #1073758208	; 0x40004000
  401246:	f500 3040 	add.w	r0, r0, #196608	; 0x30000
		udd_set_transmit_ready(ep);
  40124a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40124c:	9301      	str	r3, [sp, #4]
  40124e:	9b01      	ldr	r3, [sp, #4]
  401250:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401254:	9301      	str	r3, [sp, #4]
  401256:	9b01      	ldr	r3, [sp, #4]
  401258:	f043 0310 	orr.w	r3, r3, #16
  40125c:	9301      	str	r3, [sp, #4]
  40125e:	9b01      	ldr	r3, [sp, #4]
  401260:	6303      	str	r3, [r0, #48]	; 0x30
  401262:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401264:	f013 0f10 	tst.w	r3, #16
  401268:	d0fb      	beq.n	401262 <udd_ep_in_sent+0x13a>
	}
	// Short PKT? no need to send it again.
	if (b_shortpacket) {
  40126a:	f1be 0f00 	cmp.w	lr, #0
  40126e:	d008      	beq.n	401282 <udd_ep_in_sent+0x15a>
		ptr_job->b_shortpacket = false;
  401270:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401274:	4a17      	ldr	r2, [pc, #92]	; (4012d4 <udd_ep_in_sent+0x1ac>)
  401276:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40127a:	7c5a      	ldrb	r2, [r3, #17]
  40127c:	f36f 1286 	bfc	r2, #6, #1
  401280:	745a      	strb	r2, [r3, #17]
	}
	// All transfer done, including ZLP, Finish Job
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
  401282:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401286:	4a13      	ldr	r2, [pc, #76]	; (4012d4 <udd_ep_in_sent+0x1ac>)
  401288:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40128c:	68da      	ldr	r2, [r3, #12]
  40128e:	689b      	ldr	r3, [r3, #8]
  401290:	429a      	cmp	r2, r3
  401292:	d31a      	bcc.n	4012ca <udd_ep_in_sent+0x1a2>
			&& (!ptr_job->b_shortpacket)) {
  401294:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401298:	4a0e      	ldr	r2, [pc, #56]	; (4012d4 <udd_ep_in_sent+0x1ac>)
  40129a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40129e:	7c5b      	ldrb	r3, [r3, #17]
  4012a0:	f013 0f40 	tst.w	r3, #64	; 0x40
  4012a4:	d113      	bne.n	4012ce <udd_ep_in_sent+0x1a6>
		ptr_job->b_buf_end = true;
  4012a6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4012aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  4012ae:	7c73      	ldrb	r3, [r6, #17]
  4012b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4012b4:	7473      	strb	r3, [r6, #17]
		return false;
  4012b6:	2000      	movs	r0, #0
  4012b8:	e002      	b.n	4012c0 <udd_ep_in_sent+0x198>
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  4012ba:	2301      	movs	r3, #1
  4012bc:	e74a      	b.n	401154 <udd_ep_in_sent+0x2c>
		return true; // Data pending
  4012be:	2001      	movs	r0, #1
	}
	return true; // Pending
}
  4012c0:	b003      	add	sp, #12
  4012c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return false;
  4012c6:	2000      	movs	r0, #0
  4012c8:	e7fa      	b.n	4012c0 <udd_ep_in_sent+0x198>
	return true; // Pending
  4012ca:	2001      	movs	r0, #1
  4012cc:	e7f8      	b.n	4012c0 <udd_ep_in_sent+0x198>
  4012ce:	2001      	movs	r0, #1
  4012d0:	e7f6      	b.n	4012c0 <udd_ep_in_sent+0x198>
  4012d2:	bf00      	nop
  4012d4:	200006c4 	.word	0x200006c4
  4012d8:	40034000 	.word	0x40034000

004012dc <UDP_Handler>:
{
  4012dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4012e0:	b09b      	sub	sp, #108	; 0x6c
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
  4012e2:	4b86      	ldr	r3, [pc, #536]	; (4014fc <UDP_Handler+0x220>)
  4012e4:	4798      	blx	r3
  4012e6:	b920      	cbnz	r0, 4012f2 <UDP_Handler+0x16>
  4012e8:	4b85      	ldr	r3, [pc, #532]	; (401500 <UDP_Handler+0x224>)
  4012ea:	69db      	ldr	r3, [r3, #28]
  4012ec:	f413 7f80 	tst.w	r3, #256	; 0x100
  4012f0:	d03b      	beq.n	40136a <UDP_Handler+0x8e>
	udd_enable_periph_ck();
  4012f2:	2022      	movs	r0, #34	; 0x22
  4012f4:	4b83      	ldr	r3, [pc, #524]	; (401504 <UDP_Handler+0x228>)
  4012f6:	4798      	blx	r3
	if (Is_udd_sof_interrupt_enabled() && Is_udd_sof()) {
  4012f8:	4b81      	ldr	r3, [pc, #516]	; (401500 <UDP_Handler+0x224>)
  4012fa:	699b      	ldr	r3, [r3, #24]
  4012fc:	f413 6f00 	tst.w	r3, #2048	; 0x800
  401300:	d004      	beq.n	40130c <UDP_Handler+0x30>
  401302:	4b7f      	ldr	r3, [pc, #508]	; (401500 <UDP_Handler+0x224>)
  401304:	69db      	ldr	r3, [r3, #28]
  401306:	f413 6f00 	tst.w	r3, #2048	; 0x800
  40130a:	d137      	bne.n	40137c <UDP_Handler+0xa0>
	if (!Is_udd_endpoint_interrupt(0))
  40130c:	4b7c      	ldr	r3, [pc, #496]	; (401500 <UDP_Handler+0x224>)
  40130e:	69db      	ldr	r3, [r3, #28]
  401310:	f013 0f01 	tst.w	r3, #1
  401314:	f000 81b6 	beq.w	401684 <UDP_Handler+0x3a8>
	if (Is_udd_setup_received(0)) {
  401318:	4b79      	ldr	r3, [pc, #484]	; (401500 <UDP_Handler+0x224>)
  40131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40131c:	f013 0f04 	tst.w	r3, #4
  401320:	d133      	bne.n	40138a <UDP_Handler+0xae>
	if (Is_udd_in_sent(0)) {
  401322:	4b77      	ldr	r3, [pc, #476]	; (401500 <UDP_Handler+0x224>)
  401324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401326:	f013 0f01 	tst.w	r3, #1
  40132a:	f040 80c3 	bne.w	4014b4 <UDP_Handler+0x1d8>
	if (Is_udd_bank0_received(0)) {
  40132e:	4b74      	ldr	r3, [pc, #464]	; (401500 <UDP_Handler+0x224>)
  401330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401332:	f013 0f02 	tst.w	r3, #2
  401336:	f040 80c0 	bne.w	4014ba <UDP_Handler+0x1de>
	if (Is_udd_stall(0)) {
  40133a:	4b71      	ldr	r3, [pc, #452]	; (401500 <UDP_Handler+0x224>)
  40133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40133e:	f013 0f08 	tst.w	r3, #8
  401342:	f000 819f 	beq.w	401684 <UDP_Handler+0x3a8>
		udd_ack_stall(0);
  401346:	4a6e      	ldr	r2, [pc, #440]	; (401500 <UDP_Handler+0x224>)
  401348:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40134a:	9300      	str	r3, [sp, #0]
  40134c:	9b00      	ldr	r3, [sp, #0]
  40134e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401352:	9300      	str	r3, [sp, #0]
  401354:	9b00      	ldr	r3, [sp, #0]
  401356:	f023 0308 	bic.w	r3, r3, #8
  40135a:	9300      	str	r3, [sp, #0]
  40135c:	9b00      	ldr	r3, [sp, #0]
  40135e:	6313      	str	r3, [r2, #48]	; 0x30
  401360:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401362:	f013 0f08 	tst.w	r3, #8
  401366:	d1fb      	bne.n	401360 <UDP_Handler+0x84>
  401368:	e005      	b.n	401376 <UDP_Handler+0x9a>
  __ASM volatile ("cpsid i" : : : "memory");
  40136a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  40136c:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
  401370:	2200      	movs	r2, #0
  401372:	4b65      	ldr	r3, [pc, #404]	; (401508 <UDP_Handler+0x22c>)
  401374:	701a      	strb	r2, [r3, #0]
}
  401376:	b01b      	add	sp, #108	; 0x6c
  401378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		udd_ack_sof();
  40137c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401380:	4b5f      	ldr	r3, [pc, #380]	; (401500 <UDP_Handler+0x224>)
  401382:	621a      	str	r2, [r3, #32]
		udc_sof_notify();
  401384:	4b61      	ldr	r3, [pc, #388]	; (40150c <UDP_Handler+0x230>)
  401386:	4798      	blx	r3
		goto udd_interrupt_sof_end;
  401388:	e7f5      	b.n	401376 <UDP_Handler+0x9a>
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
  40138a:	4b61      	ldr	r3, [pc, #388]	; (401510 <UDP_Handler+0x234>)
  40138c:	781b      	ldrb	r3, [r3, #0]
  40138e:	b9cb      	cbnz	r3, 4013c4 <UDP_Handler+0xe8>
	if (8 != udd_byte_count(0)) {
  401390:	4b5b      	ldr	r3, [pc, #364]	; (401500 <UDP_Handler+0x224>)
  401392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401394:	f3c3 430a 	ubfx	r3, r3, #16, #11
  401398:	2b08      	cmp	r3, #8
  40139a:	d018      	beq.n	4013ce <UDP_Handler+0xf2>
		udd_ack_setup_received(0);
  40139c:	4a58      	ldr	r2, [pc, #352]	; (401500 <UDP_Handler+0x224>)
  40139e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013a0:	9301      	str	r3, [sp, #4]
  4013a2:	9b01      	ldr	r3, [sp, #4]
  4013a4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4013a8:	9301      	str	r3, [sp, #4]
  4013aa:	9b01      	ldr	r3, [sp, #4]
  4013ac:	f023 0304 	bic.w	r3, r3, #4
  4013b0:	9301      	str	r3, [sp, #4]
  4013b2:	9b01      	ldr	r3, [sp, #4]
  4013b4:	6313      	str	r3, [r2, #48]	; 0x30
  4013b6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013b8:	f013 0f04 	tst.w	r3, #4
  4013bc:	d1fb      	bne.n	4013b6 <UDP_Handler+0xda>
		udd_ctrl_stall_data();
  4013be:	4b55      	ldr	r3, [pc, #340]	; (401514 <UDP_Handler+0x238>)
  4013c0:	4798      	blx	r3
  4013c2:	e7d8      	b.n	401376 <UDP_Handler+0x9a>
		udd_ctrl_endofrequest();
  4013c4:	4b54      	ldr	r3, [pc, #336]	; (401518 <UDP_Handler+0x23c>)
  4013c6:	4798      	blx	r3
		udd_ctrl_init();
  4013c8:	4b54      	ldr	r3, [pc, #336]	; (40151c <UDP_Handler+0x240>)
  4013ca:	4798      	blx	r3
  4013cc:	e7e0      	b.n	401390 <UDP_Handler+0xb4>
  4013ce:	4b54      	ldr	r3, [pc, #336]	; (401520 <UDP_Handler+0x244>)
  4013d0:	f103 0008 	add.w	r0, r3, #8
			udd_endpoint_fifo_read(0);
  4013d4:	494a      	ldr	r1, [pc, #296]	; (401500 <UDP_Handler+0x224>)
  4013d6:	6d0a      	ldr	r2, [r1, #80]	; 0x50
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  4013d8:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (i = 0; i < 8; i++) {
  4013dc:	4283      	cmp	r3, r0
  4013de:	d1fa      	bne.n	4013d6 <UDP_Handler+0xfa>
	if (udc_process_setup() == false) {
  4013e0:	4b50      	ldr	r3, [pc, #320]	; (401524 <UDP_Handler+0x248>)
  4013e2:	4798      	blx	r3
  4013e4:	b998      	cbnz	r0, 40140e <UDP_Handler+0x132>
		udd_ack_setup_received(0);
  4013e6:	4a46      	ldr	r2, [pc, #280]	; (401500 <UDP_Handler+0x224>)
  4013e8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013ea:	9302      	str	r3, [sp, #8]
  4013ec:	9b02      	ldr	r3, [sp, #8]
  4013ee:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4013f2:	9302      	str	r3, [sp, #8]
  4013f4:	9b02      	ldr	r3, [sp, #8]
  4013f6:	f023 0304 	bic.w	r3, r3, #4
  4013fa:	9302      	str	r3, [sp, #8]
  4013fc:	9b02      	ldr	r3, [sp, #8]
  4013fe:	6313      	str	r3, [r2, #48]	; 0x30
  401400:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401402:	f013 0f04 	tst.w	r3, #4
  401406:	d1fb      	bne.n	401400 <UDP_Handler+0x124>
		udd_ctrl_stall_data();
  401408:	4b42      	ldr	r3, [pc, #264]	; (401514 <UDP_Handler+0x238>)
  40140a:	4798      	blx	r3
  40140c:	e7b3      	b.n	401376 <UDP_Handler+0x9a>
	if (Udd_setup_is_in()) {
  40140e:	4b46      	ldr	r3, [pc, #280]	; (401528 <UDP_Handler+0x24c>)
  401410:	f993 3000 	ldrsb.w	r3, [r3]
  401414:	2b00      	cmp	r3, #0
  401416:	db1d      	blt.n	401454 <UDP_Handler+0x178>
		udd_ack_setup_received(0);
  401418:	4a39      	ldr	r2, [pc, #228]	; (401500 <UDP_Handler+0x224>)
  40141a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40141c:	9305      	str	r3, [sp, #20]
  40141e:	9b05      	ldr	r3, [sp, #20]
  401420:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401424:	9305      	str	r3, [sp, #20]
  401426:	9b05      	ldr	r3, [sp, #20]
  401428:	f023 0304 	bic.w	r3, r3, #4
  40142c:	9305      	str	r3, [sp, #20]
  40142e:	9b05      	ldr	r3, [sp, #20]
  401430:	6313      	str	r3, [r2, #48]	; 0x30
  401432:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401434:	f013 0f04 	tst.w	r3, #4
  401438:	d1fb      	bne.n	401432 <UDP_Handler+0x156>
		if (0 == udd_g_ctrlreq.req.wLength) {
  40143a:	4b3b      	ldr	r3, [pc, #236]	; (401528 <UDP_Handler+0x24c>)
  40143c:	88db      	ldrh	r3, [r3, #6]
  40143e:	2b00      	cmp	r3, #0
  401440:	d035      	beq.n	4014ae <UDP_Handler+0x1d2>
		udd_ctrl_prev_payload_nb_trans = 0;
  401442:	2300      	movs	r3, #0
  401444:	4a39      	ldr	r2, [pc, #228]	; (40152c <UDP_Handler+0x250>)
  401446:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  401448:	4a39      	ldr	r2, [pc, #228]	; (401530 <UDP_Handler+0x254>)
  40144a:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
  40144c:	2201      	movs	r2, #1
  40144e:	4b30      	ldr	r3, [pc, #192]	; (401510 <UDP_Handler+0x234>)
  401450:	701a      	strb	r2, [r3, #0]
  401452:	e790      	b.n	401376 <UDP_Handler+0x9a>
		udd_set_endpoint_direction_in(0);
  401454:	4a2a      	ldr	r2, [pc, #168]	; (401500 <UDP_Handler+0x224>)
  401456:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401458:	9303      	str	r3, [sp, #12]
  40145a:	9b03      	ldr	r3, [sp, #12]
  40145c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401460:	9303      	str	r3, [sp, #12]
  401462:	9b03      	ldr	r3, [sp, #12]
  401464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401468:	9303      	str	r3, [sp, #12]
  40146a:	9b03      	ldr	r3, [sp, #12]
  40146c:	6313      	str	r3, [r2, #48]	; 0x30
  40146e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401470:	f013 0f80 	tst.w	r3, #128	; 0x80
  401474:	d0fb      	beq.n	40146e <UDP_Handler+0x192>
		udd_ack_setup_received(0);
  401476:	4a22      	ldr	r2, [pc, #136]	; (401500 <UDP_Handler+0x224>)
  401478:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40147a:	9304      	str	r3, [sp, #16]
  40147c:	9b04      	ldr	r3, [sp, #16]
  40147e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401482:	9304      	str	r3, [sp, #16]
  401484:	9b04      	ldr	r3, [sp, #16]
  401486:	f023 0304 	bic.w	r3, r3, #4
  40148a:	9304      	str	r3, [sp, #16]
  40148c:	9b04      	ldr	r3, [sp, #16]
  40148e:	6313      	str	r3, [r2, #48]	; 0x30
  401490:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401492:	f013 0f04 	tst.w	r3, #4
  401496:	d1fb      	bne.n	401490 <UDP_Handler+0x1b4>
		udd_ctrl_prev_payload_nb_trans = 0;
  401498:	2300      	movs	r3, #0
  40149a:	4a24      	ldr	r2, [pc, #144]	; (40152c <UDP_Handler+0x250>)
  40149c:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  40149e:	4a24      	ldr	r2, [pc, #144]	; (401530 <UDP_Handler+0x254>)
  4014a0:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
  4014a2:	2202      	movs	r2, #2
  4014a4:	4b1a      	ldr	r3, [pc, #104]	; (401510 <UDP_Handler+0x234>)
  4014a6:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
  4014a8:	4b22      	ldr	r3, [pc, #136]	; (401534 <UDP_Handler+0x258>)
  4014aa:	4798      	blx	r3
  4014ac:	e763      	b.n	401376 <UDP_Handler+0x9a>
			udd_ctrl_send_zlp_in();
  4014ae:	4b22      	ldr	r3, [pc, #136]	; (401538 <UDP_Handler+0x25c>)
  4014b0:	4798      	blx	r3
  4014b2:	e760      	b.n	401376 <UDP_Handler+0x9a>
		udd_ctrl_in_sent();
  4014b4:	4b1f      	ldr	r3, [pc, #124]	; (401534 <UDP_Handler+0x258>)
  4014b6:	4798      	blx	r3
  4014b8:	e75d      	b.n	401376 <UDP_Handler+0x9a>
	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
  4014ba:	4b15      	ldr	r3, [pc, #84]	; (401510 <UDP_Handler+0x234>)
  4014bc:	781b      	ldrb	r3, [r3, #0]
  4014be:	2b01      	cmp	r3, #1
  4014c0:	d03c      	beq.n	40153c <UDP_Handler+0x260>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
  4014c2:	2b02      	cmp	r3, #2
  4014c4:	d004      	beq.n	4014d0 <UDP_Handler+0x1f4>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
  4014c6:	2b04      	cmp	r3, #4
  4014c8:	d002      	beq.n	4014d0 <UDP_Handler+0x1f4>
			udd_ctrl_stall_data();
  4014ca:	4b12      	ldr	r3, [pc, #72]	; (401514 <UDP_Handler+0x238>)
  4014cc:	4798      	blx	r3
  4014ce:	e001      	b.n	4014d4 <UDP_Handler+0x1f8>
			udd_ctrl_endofrequest();
  4014d0:	4b11      	ldr	r3, [pc, #68]	; (401518 <UDP_Handler+0x23c>)
  4014d2:	4798      	blx	r3
		udd_ack_bank0_received(0);
  4014d4:	4a0a      	ldr	r2, [pc, #40]	; (401500 <UDP_Handler+0x224>)
  4014d6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014d8:	9306      	str	r3, [sp, #24]
  4014da:	9b06      	ldr	r3, [sp, #24]
  4014dc:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4014e0:	9306      	str	r3, [sp, #24]
  4014e2:	9b06      	ldr	r3, [sp, #24]
  4014e4:	f023 0302 	bic.w	r3, r3, #2
  4014e8:	9306      	str	r3, [sp, #24]
  4014ea:	9b06      	ldr	r3, [sp, #24]
  4014ec:	6313      	str	r3, [r2, #48]	; 0x30
  4014ee:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014f0:	f013 0f02 	tst.w	r3, #2
  4014f4:	d1fb      	bne.n	4014ee <UDP_Handler+0x212>
		udd_ctrl_init();
  4014f6:	4b09      	ldr	r3, [pc, #36]	; (40151c <UDP_Handler+0x240>)
  4014f8:	4798      	blx	r3
  4014fa:	e73c      	b.n	401376 <UDP_Handler+0x9a>
  4014fc:	0040272d 	.word	0x0040272d
  401500:	40034000 	.word	0x40034000
  401504:	00402651 	.word	0x00402651
  401508:	200000a0 	.word	0x200000a0
  40150c:	004007d1 	.word	0x004007d1
  401510:	200006c2 	.word	0x200006c2
  401514:	00400ddd 	.word	0x00400ddd
  401518:	00400e4d 	.word	0x00400e4d
  40151c:	00400dc5 	.word	0x00400dc5
  401520:	20000f13 	.word	0x20000f13
  401524:	00400811 	.word	0x00400811
  401528:	20000f14 	.word	0x20000f14
  40152c:	200006c0 	.word	0x200006c0
  401530:	200006be 	.word	0x200006be
  401534:	00400e5d 	.word	0x00400e5d
  401538:	00400e15 	.word	0x00400e15
	nb_data = udd_byte_count(0);
  40153c:	4b93      	ldr	r3, [pc, #588]	; (40178c <UDP_Handler+0x4b0>)
  40153e:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401540:	f3c1 410a 	ubfx	r1, r1, #16, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
  401544:	4b92      	ldr	r3, [pc, #584]	; (401790 <UDP_Handler+0x4b4>)
  401546:	899b      	ldrh	r3, [r3, #12]
  401548:	4a92      	ldr	r2, [pc, #584]	; (401794 <UDP_Handler+0x4b8>)
  40154a:	8815      	ldrh	r5, [r2, #0]
  40154c:	186a      	adds	r2, r5, r1
  40154e:	4293      	cmp	r3, r2
		nb_data = udd_g_ctrlreq.payload_size -
  401550:	bfbc      	itt	lt
  401552:	1b5b      	sublt	r3, r3, r5
  401554:	b299      	uxthlt	r1, r3
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  401556:	4b8e      	ldr	r3, [pc, #568]	; (401790 <UDP_Handler+0x4b4>)
  401558:	6898      	ldr	r0, [r3, #8]
  40155a:	4428      	add	r0, r5
	for (i = 0; i < nb_data; i++) {
  40155c:	b171      	cbz	r1, 40157c <UDP_Handler+0x2a0>
  40155e:	4602      	mov	r2, r0
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  401560:	4c8a      	ldr	r4, [pc, #552]	; (40178c <UDP_Handler+0x4b0>)
  401562:	6d23      	ldr	r3, [r4, #80]	; 0x50
  401564:	f802 3b01 	strb.w	r3, [r2], #1
	for (i = 0; i < nb_data; i++) {
  401568:	1a13      	subs	r3, r2, r0
  40156a:	b2db      	uxtb	r3, r3
  40156c:	428b      	cmp	r3, r1
  40156e:	d3f8      	bcc.n	401562 <UDP_Handler+0x286>
	udd_ctrl_payload_nb_trans += nb_data;
  401570:	440d      	add	r5, r1
  401572:	b2ad      	uxth	r5, r5
  401574:	4b87      	ldr	r3, [pc, #540]	; (401794 <UDP_Handler+0x4b8>)
  401576:	801d      	strh	r5, [r3, #0]
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
  401578:	2940      	cmp	r1, #64	; 0x40
  40157a:	d01a      	beq.n	4015b2 <UDP_Handler+0x2d6>
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
  40157c:	4b84      	ldr	r3, [pc, #528]	; (401790 <UDP_Handler+0x4b4>)
  40157e:	819d      	strh	r5, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
  401580:	695b      	ldr	r3, [r3, #20]
  401582:	b113      	cbz	r3, 40158a <UDP_Handler+0x2ae>
			if (!udd_g_ctrlreq.over_under_run()) {
  401584:	4798      	blx	r3
  401586:	2800      	cmp	r0, #0
  401588:	d030      	beq.n	4015ec <UDP_Handler+0x310>
		udd_ack_bank0_received(0);
  40158a:	4a80      	ldr	r2, [pc, #512]	; (40178c <UDP_Handler+0x4b0>)
  40158c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40158e:	9308      	str	r3, [sp, #32]
  401590:	9b08      	ldr	r3, [sp, #32]
  401592:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401596:	9308      	str	r3, [sp, #32]
  401598:	9b08      	ldr	r3, [sp, #32]
  40159a:	f023 0302 	bic.w	r3, r3, #2
  40159e:	9308      	str	r3, [sp, #32]
  4015a0:	9b08      	ldr	r3, [sp, #32]
  4015a2:	6313      	str	r3, [r2, #48]	; 0x30
  4015a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015a6:	f013 0f02 	tst.w	r3, #2
  4015aa:	d1fb      	bne.n	4015a4 <UDP_Handler+0x2c8>
		udd_ctrl_send_zlp_in();
  4015ac:	4b7a      	ldr	r3, [pc, #488]	; (401798 <UDP_Handler+0x4bc>)
  4015ae:	4798      	blx	r3
  4015b0:	e6e1      	b.n	401376 <UDP_Handler+0x9a>
			|| (udd_g_ctrlreq.req.wLength <=
  4015b2:	4b77      	ldr	r3, [pc, #476]	; (401790 <UDP_Handler+0x4b4>)
  4015b4:	88da      	ldrh	r2, [r3, #6]
			(udd_ctrl_prev_payload_nb_trans +
  4015b6:	4b79      	ldr	r3, [pc, #484]	; (40179c <UDP_Handler+0x4c0>)
  4015b8:	881b      	ldrh	r3, [r3, #0]
  4015ba:	442b      	add	r3, r5
			|| (udd_g_ctrlreq.req.wLength <=
  4015bc:	429a      	cmp	r2, r3
  4015be:	dddd      	ble.n	40157c <UDP_Handler+0x2a0>
	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
  4015c0:	4b73      	ldr	r3, [pc, #460]	; (401790 <UDP_Handler+0x4b4>)
  4015c2:	899b      	ldrh	r3, [r3, #12]
  4015c4:	42ab      	cmp	r3, r5
  4015c6:	d025      	beq.n	401614 <UDP_Handler+0x338>
	udd_ack_bank0_received(0);
  4015c8:	4a70      	ldr	r2, [pc, #448]	; (40178c <UDP_Handler+0x4b0>)
  4015ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4015ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4015d0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4015d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4015d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4015d8:	f023 0302 	bic.w	r3, r3, #2
  4015dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4015de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4015e0:	6313      	str	r3, [r2, #48]	; 0x30
  4015e2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015e4:	f013 0f02 	tst.w	r3, #2
  4015e8:	d1fb      	bne.n	4015e2 <UDP_Handler+0x306>
  4015ea:	e6c4      	b.n	401376 <UDP_Handler+0x9a>
				udd_ctrl_stall_data();
  4015ec:	4b6c      	ldr	r3, [pc, #432]	; (4017a0 <UDP_Handler+0x4c4>)
  4015ee:	4798      	blx	r3
				udd_ack_bank0_received(0);
  4015f0:	4a66      	ldr	r2, [pc, #408]	; (40178c <UDP_Handler+0x4b0>)
  4015f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015f4:	9307      	str	r3, [sp, #28]
  4015f6:	9b07      	ldr	r3, [sp, #28]
  4015f8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4015fc:	9307      	str	r3, [sp, #28]
  4015fe:	9b07      	ldr	r3, [sp, #28]
  401600:	f023 0302 	bic.w	r3, r3, #2
  401604:	9307      	str	r3, [sp, #28]
  401606:	9b07      	ldr	r3, [sp, #28]
  401608:	6313      	str	r3, [r2, #48]	; 0x30
  40160a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40160c:	f013 0f02 	tst.w	r3, #2
  401610:	d1fb      	bne.n	40160a <UDP_Handler+0x32e>
  401612:	e6b0      	b.n	401376 <UDP_Handler+0x9a>
		if (!udd_g_ctrlreq.over_under_run) {
  401614:	4b5e      	ldr	r3, [pc, #376]	; (401790 <UDP_Handler+0x4b4>)
  401616:	695b      	ldr	r3, [r3, #20]
  401618:	b153      	cbz	r3, 401630 <UDP_Handler+0x354>
		if (!udd_g_ctrlreq.over_under_run()) {
  40161a:	4798      	blx	r3
  40161c:	b1e8      	cbz	r0, 40165a <UDP_Handler+0x37e>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  40161e:	495f      	ldr	r1, [pc, #380]	; (40179c <UDP_Handler+0x4c0>)
  401620:	4a5c      	ldr	r2, [pc, #368]	; (401794 <UDP_Handler+0x4b8>)
  401622:	880b      	ldrh	r3, [r1, #0]
  401624:	8810      	ldrh	r0, [r2, #0]
  401626:	4403      	add	r3, r0
  401628:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_nb_trans = 0;
  40162a:	2300      	movs	r3, #0
  40162c:	8013      	strh	r3, [r2, #0]
  40162e:	e7cb      	b.n	4015c8 <UDP_Handler+0x2ec>
			udd_ctrl_stall_data();
  401630:	4b5b      	ldr	r3, [pc, #364]	; (4017a0 <UDP_Handler+0x4c4>)
  401632:	4798      	blx	r3
			udd_ack_bank0_received(0);
  401634:	4a55      	ldr	r2, [pc, #340]	; (40178c <UDP_Handler+0x4b0>)
  401636:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401638:	9309      	str	r3, [sp, #36]	; 0x24
  40163a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40163c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401640:	9309      	str	r3, [sp, #36]	; 0x24
  401642:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401644:	f023 0302 	bic.w	r3, r3, #2
  401648:	9309      	str	r3, [sp, #36]	; 0x24
  40164a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40164c:	6313      	str	r3, [r2, #48]	; 0x30
  40164e:	4613      	mov	r3, r2
  401650:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401652:	f012 0f02 	tst.w	r2, #2
  401656:	d1fb      	bne.n	401650 <UDP_Handler+0x374>
  401658:	e68d      	b.n	401376 <UDP_Handler+0x9a>
			udd_ctrl_stall_data();
  40165a:	4b51      	ldr	r3, [pc, #324]	; (4017a0 <UDP_Handler+0x4c4>)
  40165c:	4798      	blx	r3
			udd_ack_bank0_received(0);
  40165e:	4a4b      	ldr	r2, [pc, #300]	; (40178c <UDP_Handler+0x4b0>)
  401660:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401662:	930a      	str	r3, [sp, #40]	; 0x28
  401664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401666:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40166a:	930a      	str	r3, [sp, #40]	; 0x28
  40166c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40166e:	f023 0302 	bic.w	r3, r3, #2
  401672:	930a      	str	r3, [sp, #40]	; 0x28
  401674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401676:	6313      	str	r3, [r2, #48]	; 0x30
  401678:	4613      	mov	r3, r2
  40167a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40167c:	f012 0f02 	tst.w	r2, #2
  401680:	d1fb      	bne.n	40167a <UDP_Handler+0x39e>
  401682:	e678      	b.n	401376 <UDP_Handler+0x9a>
  401684:	4a47      	ldr	r2, [pc, #284]	; (4017a4 <UDP_Handler+0x4c8>)
	for (i = 0; i < nb_data; i++) {
  401686:	2301      	movs	r3, #1
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  401688:	f8df e100 	ldr.w	lr, [pc, #256]	; 40178c <UDP_Handler+0x4b0>
  40168c:	4618      	mov	r0, r3
  40168e:	e17f      	b.n	401990 <UDP_Handler+0x6b4>
	uint32_t pkt_size = ptr_job->size;
  401690:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  401694:	4b43      	ldr	r3, [pc, #268]	; (4017a4 <UDP_Handler+0x4c8>)
  401696:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  40169a:	f8b3 a010 	ldrh.w	sl, [r3, #16]
  40169e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
	nb_data = udd_byte_count(ep);
  4016a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4016a4:	f3c3 490a 	ubfx	r9, r3, #16, #11
	if (nb_data > 0) {
  4016a8:	f1b9 0f00 	cmp.w	r9, #0
  4016ac:	f000 81df 	beq.w	401a6e <UDP_Handler+0x792>
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  4016b0:	4b3c      	ldr	r3, [pc, #240]	; (4017a4 <UDP_Handler+0x4c8>)
  4016b2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4016b6:	f8d3 e008 	ldr.w	lr, [r3, #8]
  4016ba:	68da      	ldr	r2, [r3, #12]
  4016bc:	ebae 0002 	sub.w	r0, lr, r2
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  4016c0:	6859      	ldr	r1, [r3, #4]
		if (nb_data >= nb_remain) {
  4016c2:	4548      	cmp	r0, r9
  4016c4:	f240 81c7 	bls.w	401a56 <UDP_Handler+0x77a>
		ptr_job->buf_cnt += nb_data;
  4016c8:	eb07 0087 	add.w	r0, r7, r7, lsl #2
  4016cc:	4b35      	ldr	r3, [pc, #212]	; (4017a4 <UDP_Handler+0x4c8>)
  4016ce:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  4016d2:	eb02 0009 	add.w	r0, r2, r9
  4016d6:	60d8      	str	r0, [r3, #12]
	nb_data = udd_byte_count(ep);
  4016d8:	4648      	mov	r0, r9
	bool b_full = false, b_short;
  4016da:	f04f 0b00 	mov.w	fp, #0
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  4016de:	4411      	add	r1, r2
  4016e0:	460b      	mov	r3, r1
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  4016e2:	6d22      	ldr	r2, [r4, #80]	; 0x50
  4016e4:	f803 2b01 	strb.w	r2, [r3], #1
		for (i = 0; i < nb_data; i++) {
  4016e8:	1a5a      	subs	r2, r3, r1
  4016ea:	4282      	cmp	r2, r0
  4016ec:	d3f9      	bcc.n	4016e2 <UDP_Handler+0x406>
	udd_ep_ack_out_received(ep);
  4016ee:	4630      	mov	r0, r6
  4016f0:	4b2d      	ldr	r3, [pc, #180]	; (4017a8 <UDP_Handler+0x4cc>)
  4016f2:	4798      	blx	r3
	if ((b_full || b_short) &&
  4016f4:	f1bb 0f00 	cmp.w	fp, #0
  4016f8:	f000 81bc 	beq.w	401a74 <UDP_Handler+0x798>
			!Is_udd_endpoint_stall_requested(ep)) {
  4016fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
	if ((b_full || b_short) &&
  4016fe:	f013 0f20 	tst.w	r3, #32
  401702:	f47f ae38 	bne.w	401376 <UDP_Handler+0x9a>
		udd_disable_endpoint_interrupt(ep);
  401706:	4b21      	ldr	r3, [pc, #132]	; (40178c <UDP_Handler+0x4b0>)
  401708:	615d      	str	r5, [r3, #20]
		ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  40170a:	4b26      	ldr	r3, [pc, #152]	; (4017a4 <UDP_Handler+0x4c8>)
  40170c:	00ba      	lsls	r2, r7, #2
  40170e:	19d1      	adds	r1, r2, r7
  401710:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  401714:	68cb      	ldr	r3, [r1, #12]
  401716:	608b      	str	r3, [r1, #8]
		udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  401718:	4632      	mov	r2, r6
  40171a:	2100      	movs	r1, #0
  40171c:	4640      	mov	r0, r8
  40171e:	4b23      	ldr	r3, [pc, #140]	; (4017ac <UDP_Handler+0x4d0>)
  401720:	4798      	blx	r3
  401722:	e628      	b.n	401376 <UDP_Handler+0x9a>
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {

			ptr_job->bank--;
  401724:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  401728:	4b1e      	ldr	r3, [pc, #120]	; (4017a4 <UDP_Handler+0x4c8>)
  40172a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  40172e:	7c53      	ldrb	r3, [r2, #17]
  401730:	f3c3 0181 	ubfx	r1, r3, #2, #2
  401734:	3103      	adds	r1, #3
  401736:	f361 0383 	bfi	r3, r1, #2, #2
  40173a:	7453      	strb	r3, [r2, #17]
			// Stall when all banks free
			if (ptr_job->b_stall_requested) {
  40173c:	7c53      	ldrb	r3, [r2, #17]
  40173e:	f013 0f20 	tst.w	r3, #32
  401742:	d05f      	beq.n	401804 <UDP_Handler+0x528>
				if (ptr_job->bank) {
  401744:	f013 0f0c 	tst.w	r3, #12
  401748:	d032      	beq.n	4017b0 <UDP_Handler+0x4d4>
					// Send remaining
					udd_set_transmit_ready(ep);
  40174a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40174c:	930c      	str	r3, [sp, #48]	; 0x30
  40174e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401750:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401754:	930c      	str	r3, [sp, #48]	; 0x30
  401756:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401758:	f043 0310 	orr.w	r3, r3, #16
  40175c:	930c      	str	r3, [sp, #48]	; 0x30
  40175e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401760:	6323      	str	r3, [r4, #48]	; 0x30
  401762:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401764:	f013 0f10 	tst.w	r3, #16
  401768:	d0fb      	beq.n	401762 <UDP_Handler+0x486>
					udd_ack_in_sent(ep);
  40176a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40176c:	930d      	str	r3, [sp, #52]	; 0x34
  40176e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401770:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401774:	930d      	str	r3, [sp, #52]	; 0x34
  401776:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401778:	f023 0301 	bic.w	r3, r3, #1
  40177c:	930d      	str	r3, [sp, #52]	; 0x34
  40177e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401780:	6323      	str	r3, [r4, #48]	; 0x30
  401782:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401784:	f013 0f01 	tst.w	r3, #1
  401788:	d1fb      	bne.n	401782 <UDP_Handler+0x4a6>
  40178a:	e5f4      	b.n	401376 <UDP_Handler+0x9a>
  40178c:	40034000 	.word	0x40034000
  401790:	20000f14 	.word	0x20000f14
  401794:	200006be 	.word	0x200006be
  401798:	00400e15 	.word	0x00400e15
  40179c:	200006c0 	.word	0x200006c0
  4017a0:	00400ddd 	.word	0x00400ddd
  4017a4:	200006c4 	.word	0x200006c4
  4017a8:	00401055 	.word	0x00401055
  4017ac:	00401015 	.word	0x00401015
				} else {
					// Ack last packet
					udd_ack_in_sent(ep);
  4017b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4017b2:	930e      	str	r3, [sp, #56]	; 0x38
  4017b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4017b6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4017ba:	930e      	str	r3, [sp, #56]	; 0x38
  4017bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4017be:	f023 0301 	bic.w	r3, r3, #1
  4017c2:	930e      	str	r3, [sp, #56]	; 0x38
  4017c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4017c6:	6323      	str	r3, [r4, #48]	; 0x30
  4017c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4017ca:	f013 0f01 	tst.w	r3, #1
  4017ce:	d1fb      	bne.n	4017c8 <UDP_Handler+0x4ec>
					// Enable stall
					udd_enable_stall_handshake(ep);
  4017d0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4017d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4017d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4017d6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4017da:	930f      	str	r3, [sp, #60]	; 0x3c
  4017dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4017de:	f043 0320 	orr.w	r3, r3, #32
  4017e2:	930f      	str	r3, [sp, #60]	; 0x3c
  4017e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4017e6:	6323      	str	r3, [r4, #48]	; 0x30
  4017e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4017ea:	f013 0f20 	tst.w	r3, #32
  4017ee:	d0fb      	beq.n	4017e8 <UDP_Handler+0x50c>
					// Halt executed
					ptr_job->b_stall_requested = false;
  4017f0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  4017f4:	4ba1      	ldr	r3, [pc, #644]	; (401a7c <UDP_Handler+0x7a0>)
  4017f6:	eb03 0387 	add.w	r3, r3, r7, lsl #2
  4017fa:	7c5a      	ldrb	r2, [r3, #17]
  4017fc:	f36f 1245 	bfc	r2, #5, #1
  401800:	745a      	strb	r2, [r3, #17]
  401802:	e5b8      	b.n	401376 <UDP_Handler+0x9a>
				}
				return true;
			}
			// Finish Job when buffer end
			if (ptr_job->b_buf_end) {
  401804:	f013 0f80 	tst.w	r3, #128	; 0x80
  401808:	d138      	bne.n	40187c <UDP_Handler+0x5a0>
				ptr_job->b_buf_end = false;
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
                udd_disable_endpoint_interrupt(ep);
                udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  40180a:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  40180e:	4b9b      	ldr	r3, [pc, #620]	; (401a7c <UDP_Handler+0x7a0>)
  401810:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401814:	68da      	ldr	r2, [r3, #12]
  401816:	689b      	ldr	r3, [r3, #8]
  401818:	429a      	cmp	r2, r3
  40181a:	d341      	bcc.n	4018a0 <UDP_Handler+0x5c4>
					!ptr_job->b_shortpacket &&
  40181c:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  401820:	4b96      	ldr	r3, [pc, #600]	; (401a7c <UDP_Handler+0x7a0>)
  401822:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401826:	7c5b      	ldrb	r3, [r3, #17]
  401828:	f013 0f4c 	tst.w	r3, #76	; 0x4c
  40182c:	d138      	bne.n	4018a0 <UDP_Handler+0x5c4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40182e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401832:	fab3 f383 	clz	r3, r3
  401836:	095b      	lsrs	r3, r3, #5
  401838:	9310      	str	r3, [sp, #64]	; 0x40
  __ASM volatile ("cpsid i" : : : "memory");
  40183a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  40183c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401840:	2200      	movs	r2, #0
  401842:	4b8f      	ldr	r3, [pc, #572]	; (401a80 <UDP_Handler+0x7a4>)
  401844:	701a      	strb	r2, [r3, #0]
	return flags;
  401846:	9b10      	ldr	r3, [sp, #64]	; 0x40
					ptr_job->bank == 0) {
				// All transfer done, including ZLP
				irqflags_t flags = cpu_irq_save();
				udd_disable_endpoint_interrupt(ep);
  401848:	4a8e      	ldr	r2, [pc, #568]	; (401a84 <UDP_Handler+0x7a8>)
  40184a:	6155      	str	r5, [r2, #20]
	if (cpu_irq_is_enabled_flags(flags))
  40184c:	b12b      	cbz	r3, 40185a <UDP_Handler+0x57e>
		cpu_irq_enable();
  40184e:	2201      	movs	r2, #1
  401850:	4b8b      	ldr	r3, [pc, #556]	; (401a80 <UDP_Handler+0x7a4>)
  401852:	701a      	strb	r2, [r3, #0]
  401854:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401858:	b662      	cpsie	i
				cpu_irq_restore(flags);
				// Ack last packet
				udd_ack_in_sent(ep);
  40185a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40185c:	9311      	str	r3, [sp, #68]	; 0x44
  40185e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401860:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401864:	9311      	str	r3, [sp, #68]	; 0x44
  401866:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401868:	f023 0301 	bic.w	r3, r3, #1
  40186c:	9311      	str	r3, [sp, #68]	; 0x44
  40186e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401870:	6323      	str	r3, [r4, #48]	; 0x30
  401872:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401874:	f013 0f01 	tst.w	r3, #1
  401878:	d1fb      	bne.n	401872 <UDP_Handler+0x596>
  40187a:	e57c      	b.n	401376 <UDP_Handler+0x9a>
				ptr_job->b_buf_end = false;
  40187c:	2314      	movs	r3, #20
  40187e:	4a7f      	ldr	r2, [pc, #508]	; (401a7c <UDP_Handler+0x7a0>)
  401880:	fb03 2307 	mla	r3, r3, r7, r2
  401884:	7c59      	ldrb	r1, [r3, #17]
  401886:	f36f 11c7 	bfc	r1, #7, #1
  40188a:	7459      	strb	r1, [r3, #17]
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  40188c:	68da      	ldr	r2, [r3, #12]
  40188e:	609a      	str	r2, [r3, #8]
                udd_disable_endpoint_interrupt(ep);
  401890:	4b7c      	ldr	r3, [pc, #496]	; (401a84 <UDP_Handler+0x7a8>)
  401892:	615d      	str	r5, [r3, #20]
                udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  401894:	4632      	mov	r2, r6
  401896:	2100      	movs	r1, #0
  401898:	4640      	mov	r0, r8
  40189a:	4b7b      	ldr	r3, [pc, #492]	; (401a88 <UDP_Handler+0x7ac>)
  40189c:	4798      	blx	r3
  40189e:	e7b4      	b.n	40180a <UDP_Handler+0x52e>
				return true;
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1
  4018a0:	2e00      	cmp	r6, #0
  4018a2:	d05b      	beq.n	40195c <UDP_Handler+0x680>
  4018a4:	2e03      	cmp	r6, #3
  4018a6:	d059      	beq.n	40195c <UDP_Handler+0x680>
					&& ptr_job->bank > 0) {
  4018a8:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  4018ac:	4b73      	ldr	r3, [pc, #460]	; (401a7c <UDP_Handler+0x7a0>)
  4018ae:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4018b2:	7c5b      	ldrb	r3, [r3, #17]
  4018b4:	f013 0f0c 	tst.w	r3, #12
  4018b8:	d024      	beq.n	401904 <UDP_Handler+0x628>
				// Already banks buffered, transmit while loading
				udd_set_transmit_ready(ep);
  4018ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4018bc:	9312      	str	r3, [sp, #72]	; 0x48
  4018be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4018c0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4018c4:	9312      	str	r3, [sp, #72]	; 0x48
  4018c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4018c8:	f043 0310 	orr.w	r3, r3, #16
  4018cc:	9312      	str	r3, [sp, #72]	; 0x48
  4018ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4018d0:	6323      	str	r3, [r4, #48]	; 0x30
  4018d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4018d4:	f013 0f10 	tst.w	r3, #16
  4018d8:	d0fb      	beq.n	4018d2 <UDP_Handler+0x5f6>
				udd_ack_in_sent(ep);
  4018da:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4018dc:	9313      	str	r3, [sp, #76]	; 0x4c
  4018de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4018e0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4018e4:	9313      	str	r3, [sp, #76]	; 0x4c
  4018e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4018e8:	f023 0301 	bic.w	r3, r3, #1
  4018ec:	9313      	str	r3, [sp, #76]	; 0x4c
  4018ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4018f0:	6323      	str	r3, [r4, #48]	; 0x30
  4018f2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4018f4:	f013 0f01 	tst.w	r3, #1
  4018f8:	d1fb      	bne.n	4018f2 <UDP_Handler+0x616>
				udd_ep_in_sent(ep, false);
  4018fa:	2100      	movs	r1, #0
  4018fc:	4630      	mov	r0, r6
  4018fe:	4b63      	ldr	r3, [pc, #396]	; (401a8c <UDP_Handler+0x7b0>)
  401900:	4798      	blx	r3
  401902:	e538      	b.n	401376 <UDP_Handler+0x9a>
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
				// Still bank free, load and transmit
				if (!udd_ep_in_sent(ep, true)) {
  401904:	2101      	movs	r1, #1
  401906:	4630      	mov	r0, r6
  401908:	4b60      	ldr	r3, [pc, #384]	; (401a8c <UDP_Handler+0x7b0>)
  40190a:	4798      	blx	r3
  40190c:	b1a0      	cbz	r0, 401938 <UDP_Handler+0x65c>
					ptr_job->b_buf_end = false;
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
                    udd_disable_endpoint_interrupt(ep);
                    udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
				}
				udd_ack_in_sent(ep);
  40190e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401910:	9314      	str	r3, [sp, #80]	; 0x50
  401912:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401914:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401918:	9314      	str	r3, [sp, #80]	; 0x50
  40191a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40191c:	f023 0301 	bic.w	r3, r3, #1
  401920:	9314      	str	r3, [sp, #80]	; 0x50
  401922:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401924:	6323      	str	r3, [r4, #48]	; 0x30
  401926:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401928:	f013 0f01 	tst.w	r3, #1
  40192c:	d1fb      	bne.n	401926 <UDP_Handler+0x64a>
				udd_ep_in_sent(ep, false);
  40192e:	2100      	movs	r1, #0
  401930:	4630      	mov	r0, r6
  401932:	4b56      	ldr	r3, [pc, #344]	; (401a8c <UDP_Handler+0x7b0>)
  401934:	4798      	blx	r3
  401936:	e51e      	b.n	401376 <UDP_Handler+0x9a>
					ptr_job->b_buf_end = false;
  401938:	2314      	movs	r3, #20
  40193a:	4a50      	ldr	r2, [pc, #320]	; (401a7c <UDP_Handler+0x7a0>)
  40193c:	fb03 2707 	mla	r7, r3, r7, r2
  401940:	7c7a      	ldrb	r2, [r7, #17]
  401942:	f36f 12c7 	bfc	r2, #7, #1
  401946:	747a      	strb	r2, [r7, #17]
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  401948:	68fb      	ldr	r3, [r7, #12]
  40194a:	60bb      	str	r3, [r7, #8]
                    udd_disable_endpoint_interrupt(ep);
  40194c:	4b4d      	ldr	r3, [pc, #308]	; (401a84 <UDP_Handler+0x7a8>)
  40194e:	615d      	str	r5, [r3, #20]
                    udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  401950:	4632      	mov	r2, r6
  401952:	2100      	movs	r1, #0
  401954:	4640      	mov	r0, r8
  401956:	4b4c      	ldr	r3, [pc, #304]	; (401a88 <UDP_Handler+0x7ac>)
  401958:	4798      	blx	r3
  40195a:	e7d8      	b.n	40190e <UDP_Handler+0x632>
			} else {
				// Single bank transfer, ack when ready
				udd_ep_in_sent(ep, true);
  40195c:	2101      	movs	r1, #1
  40195e:	4630      	mov	r0, r6
  401960:	4b4a      	ldr	r3, [pc, #296]	; (401a8c <UDP_Handler+0x7b0>)
  401962:	4798      	blx	r3
				udd_ack_in_sent(ep);
  401964:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401966:	9315      	str	r3, [sp, #84]	; 0x54
  401968:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40196a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40196e:	9315      	str	r3, [sp, #84]	; 0x54
  401970:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401972:	f023 0301 	bic.w	r3, r3, #1
  401976:	9315      	str	r3, [sp, #84]	; 0x54
  401978:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40197a:	6323      	str	r3, [r4, #48]	; 0x30
  40197c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40197e:	f013 0f01 	tst.w	r3, #1
  401982:	d1fb      	bne.n	40197c <UDP_Handler+0x6a0>
  401984:	e4f7      	b.n	401376 <UDP_Handler+0x9a>
  401986:	3301      	adds	r3, #1
  401988:	3214      	adds	r2, #20
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  40198a:	2b04      	cmp	r3, #4
  40198c:	f000 8086 	beq.w	401a9c <UDP_Handler+0x7c0>
  401990:	b2de      	uxtb	r6, r3
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  401992:	f8de 1018 	ldr.w	r1, [lr, #24]
  401996:	fa00 f503 	lsl.w	r5, r0, r3
  40199a:	4229      	tst	r1, r5
  40199c:	d0f3      	beq.n	401986 <UDP_Handler+0x6aa>
  40199e:	1e5f      	subs	r7, r3, #1
		ptr_job = &udd_ep_job[ep - 1];
  4019a0:	4690      	mov	r8, r2
  4019a2:	009c      	lsls	r4, r3, #2
  4019a4:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
  4019a8:	f504 3440 	add.w	r4, r4, #196608	; 0x30000
		if (Is_udd_any_bank_received(ep)) {
  4019ac:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4019ae:	f011 0f42 	tst.w	r1, #66	; 0x42
  4019b2:	f47f ae6d 	bne.w	401690 <UDP_Handler+0x3b4>
		if (Is_udd_in_sent(ep)) {
  4019b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4019b8:	f011 0f01 	tst.w	r1, #1
  4019bc:	f47f aeb2 	bne.w	401724 <UDP_Handler+0x448>
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  4019c0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4019c2:	f011 0f08 	tst.w	r1, #8
  4019c6:	d0de      	beq.n	401986 <UDP_Handler+0x6aa>
			udd_ack_stall(ep);
  4019c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019ca:	9316      	str	r3, [sp, #88]	; 0x58
  4019cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4019ce:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4019d2:	9316      	str	r3, [sp, #88]	; 0x58
  4019d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4019d6:	f023 0308 	bic.w	r3, r3, #8
  4019da:	9316      	str	r3, [sp, #88]	; 0x58
  4019dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4019de:	6323      	str	r3, [r4, #48]	; 0x30
  4019e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019e2:	f013 0f08 	tst.w	r3, #8
  4019e6:	d1fb      	bne.n	4019e0 <UDP_Handler+0x704>
			if (udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_OUT ||
  4019e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4019ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  4019f2:	f43f acc0 	beq.w	401376 <UDP_Handler+0x9a>
				udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_IN) {
  4019f6:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019f8:	e4bd      	b.n	401376 <UDP_Handler+0x9a>
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  4019fa:	4b22      	ldr	r3, [pc, #136]	; (401a84 <UDP_Handler+0x7a8>)
  4019fc:	69db      	ldr	r3, [r3, #28]
  4019fe:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  401a02:	d050      	beq.n	401aa6 <UDP_Handler+0x7ca>
		udd_ack_wakeups();
  401a04:	4c1f      	ldr	r4, [pc, #124]	; (401a84 <UDP_Handler+0x7a8>)
  401a06:	f44f 5318 	mov.w	r3, #9728	; 0x2600
  401a0a:	6223      	str	r3, [r4, #32]
		udd_disable_wakeups();
  401a0c:	6163      	str	r3, [r4, #20]
		udd_sleep_mode(true); // Enter in IDLE mode
  401a0e:	2001      	movs	r0, #1
  401a10:	4b1f      	ldr	r3, [pc, #124]	; (401a90 <UDP_Handler+0x7b4>)
  401a12:	4798      	blx	r3
		udd_ack_suspend();
  401a14:	f44f 7380 	mov.w	r3, #256	; 0x100
  401a18:	6223      	str	r3, [r4, #32]
		udd_enable_suspend_interrupt();
  401a1a:	6123      	str	r3, [r4, #16]
		udd_enable_sof_interrupt();
  401a1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401a20:	6123      	str	r3, [r4, #16]
		goto udd_interrupt_end;
  401a22:	e4a8      	b.n	401376 <UDP_Handler+0x9a>
		udd_ack_suspend();
  401a24:	4b17      	ldr	r3, [pc, #92]	; (401a84 <UDP_Handler+0x7a8>)
  401a26:	f44f 7280 	mov.w	r2, #256	; 0x100
  401a2a:	621a      	str	r2, [r3, #32]
		udd_disable_suspend_interrupt();
  401a2c:	615a      	str	r2, [r3, #20]
		udd_enable_wake_up_interrupt();
  401a2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401a32:	611a      	str	r2, [r3, #16]
		udd_enable_resume_interrupt();
  401a34:	f44f 7200 	mov.w	r2, #512	; 0x200
  401a38:	611a      	str	r2, [r3, #16]
		udd_enable_ext_resume_interrupt();
  401a3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401a3e:	611a      	str	r2, [r3, #16]
		udd_disable_periph_ck();
  401a40:	2022      	movs	r0, #34	; 0x22
  401a42:	4b14      	ldr	r3, [pc, #80]	; (401a94 <UDP_Handler+0x7b8>)
  401a44:	4798      	blx	r3
		udd_sleep_mode(false); // Enter in SUSPEND mode
  401a46:	2000      	movs	r0, #0
  401a48:	4b11      	ldr	r3, [pc, #68]	; (401a90 <UDP_Handler+0x7b4>)
  401a4a:	4798      	blx	r3
		goto udd_interrupt_end;
  401a4c:	e493      	b.n	401376 <UDP_Handler+0x9a>
	udd_ep_ack_out_received(ep);
  401a4e:	4630      	mov	r0, r6
  401a50:	4b11      	ldr	r3, [pc, #68]	; (401a98 <UDP_Handler+0x7bc>)
  401a52:	4798      	blx	r3
  401a54:	e652      	b.n	4016fc <UDP_Handler+0x420>
		ptr_job->buf_cnt += nb_data;
  401a56:	eb07 0c87 	add.w	ip, r7, r7, lsl #2
  401a5a:	4b08      	ldr	r3, [pc, #32]	; (401a7c <UDP_Handler+0x7a0>)
  401a5c:	eb03 038c 	add.w	r3, r3, ip, lsl #2
  401a60:	f8c3 e00c 	str.w	lr, [r3, #12]
		for (i = 0; i < nb_data; i++) {
  401a64:	2800      	cmp	r0, #0
  401a66:	d0f2      	beq.n	401a4e <UDP_Handler+0x772>
			b_full = true;
  401a68:	f04f 0b01 	mov.w	fp, #1
  401a6c:	e637      	b.n	4016de <UDP_Handler+0x402>
	udd_ep_ack_out_received(ep);
  401a6e:	4630      	mov	r0, r6
  401a70:	4b09      	ldr	r3, [pc, #36]	; (401a98 <UDP_Handler+0x7bc>)
  401a72:	4798      	blx	r3
	if ((b_full || b_short) &&
  401a74:	45ca      	cmp	sl, r9
  401a76:	f63f ae41 	bhi.w	4016fc <UDP_Handler+0x420>
  401a7a:	e47c      	b.n	401376 <UDP_Handler+0x9a>
  401a7c:	200006c4 	.word	0x200006c4
  401a80:	200000a0 	.word	0x200000a0
  401a84:	40034000 	.word	0x40034000
  401a88:	00401015 	.word	0x00401015
  401a8c:	00401129 	.word	0x00401129
  401a90:	00400d21 	.word	0x00400d21
  401a94:	004026a5 	.word	0x004026a5
  401a98:	00401055 	.word	0x00401055
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  401a9c:	4b4b      	ldr	r3, [pc, #300]	; (401bcc <UDP_Handler+0x8f0>)
  401a9e:	699b      	ldr	r3, [r3, #24]
  401aa0:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  401aa4:	d1a9      	bne.n	4019fa <UDP_Handler+0x71e>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  401aa6:	4b49      	ldr	r3, [pc, #292]	; (401bcc <UDP_Handler+0x8f0>)
  401aa8:	699b      	ldr	r3, [r3, #24]
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  401aaa:	f413 7f00 	tst.w	r3, #512	; 0x200
  401aae:	d004      	beq.n	401aba <UDP_Handler+0x7de>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  401ab0:	4b46      	ldr	r3, [pc, #280]	; (401bcc <UDP_Handler+0x8f0>)
  401ab2:	69db      	ldr	r3, [r3, #28]
  401ab4:	f413 7f00 	tst.w	r3, #512	; 0x200
  401ab8:	d1a4      	bne.n	401a04 <UDP_Handler+0x728>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  401aba:	4b44      	ldr	r3, [pc, #272]	; (401bcc <UDP_Handler+0x8f0>)
  401abc:	699b      	ldr	r3, [r3, #24]
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  401abe:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401ac2:	d004      	beq.n	401ace <UDP_Handler+0x7f2>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  401ac4:	4b41      	ldr	r3, [pc, #260]	; (401bcc <UDP_Handler+0x8f0>)
  401ac6:	69db      	ldr	r3, [r3, #28]
  401ac8:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401acc:	d19a      	bne.n	401a04 <UDP_Handler+0x728>
	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
  401ace:	4b3f      	ldr	r3, [pc, #252]	; (401bcc <UDP_Handler+0x8f0>)
  401ad0:	699b      	ldr	r3, [r3, #24]
  401ad2:	f413 7f80 	tst.w	r3, #256	; 0x100
  401ad6:	d004      	beq.n	401ae2 <UDP_Handler+0x806>
  401ad8:	4b3c      	ldr	r3, [pc, #240]	; (401bcc <UDP_Handler+0x8f0>)
  401ada:	69db      	ldr	r3, [r3, #28]
  401adc:	f413 7f80 	tst.w	r3, #256	; 0x100
  401ae0:	d1a0      	bne.n	401a24 <UDP_Handler+0x748>
	if (Is_udd_reset()) {
  401ae2:	4b3a      	ldr	r3, [pc, #232]	; (401bcc <UDP_Handler+0x8f0>)
  401ae4:	69db      	ldr	r3, [r3, #28]
  401ae6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  401aea:	f43f ac44 	beq.w	401376 <UDP_Handler+0x9a>
		udd_ack_reset();
  401aee:	4c37      	ldr	r4, [pc, #220]	; (401bcc <UDP_Handler+0x8f0>)
  401af0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401af4:	6223      	str	r3, [r4, #32]
		udd_ep_finish_job(&udd_ep_job[i], UDD_EP_TRANSFER_ABORT, i + 1);
  401af6:	4e36      	ldr	r6, [pc, #216]	; (401bd0 <UDP_Handler+0x8f4>)
  401af8:	2201      	movs	r2, #1
  401afa:	4611      	mov	r1, r2
  401afc:	4630      	mov	r0, r6
  401afe:	4d35      	ldr	r5, [pc, #212]	; (401bd4 <UDP_Handler+0x8f8>)
  401b00:	47a8      	blx	r5
  401b02:	2202      	movs	r2, #2
  401b04:	2101      	movs	r1, #1
  401b06:	f106 0014 	add.w	r0, r6, #20
  401b0a:	47a8      	blx	r5
  401b0c:	2203      	movs	r2, #3
  401b0e:	2101      	movs	r1, #1
  401b10:	f106 0028 	add.w	r0, r6, #40	; 0x28
  401b14:	47a8      	blx	r5
		udc_reset();
  401b16:	4b30      	ldr	r3, [pc, #192]	; (401bd8 <UDP_Handler+0x8fc>)
  401b18:	4798      	blx	r3
		udd_disable_address_state();
  401b1a:	6863      	ldr	r3, [r4, #4]
  401b1c:	f023 0301 	bic.w	r3, r3, #1
  401b20:	6063      	str	r3, [r4, #4]
		udd_disable_configured_state();
  401b22:	6863      	ldr	r3, [r4, #4]
  401b24:	f023 0302 	bic.w	r3, r3, #2
  401b28:	6063      	str	r3, [r4, #4]
	udd_enable_address();
  401b2a:	68a3      	ldr	r3, [r4, #8]
  401b2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401b30:	60a3      	str	r3, [r4, #8]
	udd_configure_address(0);
  401b32:	68a3      	ldr	r3, [r4, #8]
  401b34:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401b38:	60a3      	str	r3, [r4, #8]
	udd_configure_endpoint(0, USB_EP_TYPE_CONTROL, 0);
  401b3a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b3c:	9318      	str	r3, [sp, #96]	; 0x60
  401b3e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401b40:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401b44:	9318      	str	r3, [sp, #96]	; 0x60
  401b46:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401b48:	f423 4307 	bic.w	r3, r3, #34560	; 0x8700
  401b4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401b50:	9318      	str	r3, [sp, #96]	; 0x60
  401b52:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401b54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401b58:	9318      	str	r3, [sp, #96]	; 0x60
  401b5a:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401b5c:	6323      	str	r3, [r4, #48]	; 0x30
  401b5e:	4622      	mov	r2, r4
  401b60:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401b62:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401b66:	d0fb      	beq.n	401b60 <UDP_Handler+0x884>
	udd_enable_endpoint(0);
  401b68:	4a18      	ldr	r2, [pc, #96]	; (401bcc <UDP_Handler+0x8f0>)
  401b6a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401b6c:	9319      	str	r3, [sp, #100]	; 0x64
  401b6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401b70:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401b74:	9319      	str	r3, [sp, #100]	; 0x64
  401b76:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401b78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401b7c:	9319      	str	r3, [sp, #100]	; 0x64
  401b7e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401b80:	6313      	str	r3, [r2, #48]	; 0x30
  401b82:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401b84:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401b88:	d0fb      	beq.n	401b82 <UDP_Handler+0x8a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401b8a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401b8e:	fab3 f383 	clz	r3, r3
  401b92:	095b      	lsrs	r3, r3, #5
  401b94:	9317      	str	r3, [sp, #92]	; 0x5c
  __ASM volatile ("cpsid i" : : : "memory");
  401b96:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401b98:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401b9c:	2200      	movs	r2, #0
  401b9e:	4b0f      	ldr	r3, [pc, #60]	; (401bdc <UDP_Handler+0x900>)
  401ba0:	701a      	strb	r2, [r3, #0]
	return flags;
  401ba2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
	udd_enable_endpoint_interrupt(0);
  401ba4:	2101      	movs	r1, #1
  401ba6:	4a09      	ldr	r2, [pc, #36]	; (401bcc <UDP_Handler+0x8f0>)
  401ba8:	6111      	str	r1, [r2, #16]
	if (cpu_irq_is_enabled_flags(flags))
  401baa:	b123      	cbz	r3, 401bb6 <UDP_Handler+0x8da>
		cpu_irq_enable();
  401bac:	4b0b      	ldr	r3, [pc, #44]	; (401bdc <UDP_Handler+0x900>)
  401bae:	7019      	strb	r1, [r3, #0]
  401bb0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401bb4:	b662      	cpsie	i
		udd_ctrl_init();
  401bb6:	4b0a      	ldr	r3, [pc, #40]	; (401be0 <UDP_Handler+0x904>)
  401bb8:	4798      	blx	r3
		udd_enable_suspend_interrupt();
  401bba:	4b04      	ldr	r3, [pc, #16]	; (401bcc <UDP_Handler+0x8f0>)
  401bbc:	f44f 7280 	mov.w	r2, #256	; 0x100
  401bc0:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
  401bc2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401bc6:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
  401bc8:	f7ff bbd5 	b.w	401376 <UDP_Handler+0x9a>
  401bcc:	40034000 	.word	0x40034000
  401bd0:	200006c4 	.word	0x200006c4
  401bd4:	00401015 	.word	0x00401015
  401bd8:	00400789 	.word	0x00400789
  401bdc:	200000a0 	.word	0x200000a0
  401be0:	00400dc5 	.word	0x00400dc5

00401be4 <udd_attach>:
{
  401be4:	b510      	push	{r4, lr}
  401be6:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401be8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401bec:	fab3 f383 	clz	r3, r3
  401bf0:	095b      	lsrs	r3, r3, #5
  401bf2:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401bf4:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401bf6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401bfa:	2200      	movs	r2, #0
  401bfc:	4b14      	ldr	r3, [pc, #80]	; (401c50 <udd_attach+0x6c>)
  401bfe:	701a      	strb	r2, [r3, #0]
	return flags;
  401c00:	9c01      	ldr	r4, [sp, #4]
	udd_sleep_mode(true);
  401c02:	2001      	movs	r0, #1
  401c04:	4b13      	ldr	r3, [pc, #76]	; (401c54 <udd_attach+0x70>)
  401c06:	4798      	blx	r3
	udd_enable_periph_ck();
  401c08:	2022      	movs	r0, #34	; 0x22
  401c0a:	4b13      	ldr	r3, [pc, #76]	; (401c58 <udd_attach+0x74>)
  401c0c:	4798      	blx	r3
	udd_enable_transceiver();
  401c0e:	4b13      	ldr	r3, [pc, #76]	; (401c5c <udd_attach+0x78>)
  401c10:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c12:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  401c16:	675a      	str	r2, [r3, #116]	; 0x74
	udd_attach_device();
  401c18:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  401c1e:	675a      	str	r2, [r3, #116]	; 0x74
	udd_enable_suspend_interrupt();
  401c20:	f44f 7280 	mov.w	r2, #256	; 0x100
  401c24:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
  401c26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401c2a:	611a      	str	r2, [r3, #16]
	udd_enable_resume_interrupt();
  401c2c:	f44f 7200 	mov.w	r2, #512	; 0x200
  401c30:	611a      	str	r2, [r3, #16]
	udd_enable_ext_resume_interrupt();
  401c32:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401c36:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
  401c38:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401c3c:	611a      	str	r2, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  401c3e:	b12c      	cbz	r4, 401c4c <udd_attach+0x68>
		cpu_irq_enable();
  401c40:	2201      	movs	r2, #1
  401c42:	4b03      	ldr	r3, [pc, #12]	; (401c50 <udd_attach+0x6c>)
  401c44:	701a      	strb	r2, [r3, #0]
  401c46:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401c4a:	b662      	cpsie	i
}
  401c4c:	b002      	add	sp, #8
  401c4e:	bd10      	pop	{r4, pc}
  401c50:	200000a0 	.word	0x200000a0
  401c54:	00400d21 	.word	0x00400d21
  401c58:	00402651 	.word	0x00402651
  401c5c:	40034000 	.word	0x40034000

00401c60 <udd_enable>:
{
  401c60:	b530      	push	{r4, r5, lr}
  401c62:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401c64:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401c68:	fab3 f383 	clz	r3, r3
  401c6c:	095b      	lsrs	r3, r3, #5
  401c6e:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401c70:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401c72:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401c76:	2400      	movs	r4, #0
  401c78:	4b27      	ldr	r3, [pc, #156]	; (401d18 <udd_enable+0xb8>)
  401c7a:	701c      	strb	r4, [r3, #0]
	return flags;
  401c7c:	9d00      	ldr	r5, [sp, #0]
	udd_enable_periph_ck();
  401c7e:	2022      	movs	r0, #34	; 0x22
  401c80:	4b26      	ldr	r3, [pc, #152]	; (401d1c <udd_enable+0xbc>)
  401c82:	4798      	blx	r3
	sysclk_enable_usb();
  401c84:	4b26      	ldr	r3, [pc, #152]	; (401d20 <udd_enable+0xc0>)
  401c86:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401c88:	4b26      	ldr	r3, [pc, #152]	; (401d24 <udd_enable+0xc4>)
  401c8a:	2250      	movs	r2, #80	; 0x50
  401c8c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401c90:	2204      	movs	r2, #4
  401c92:	605a      	str	r2, [r3, #4]
  401c94:	4623      	mov	r3, r4
		udd_ep_job[i].bank = 0;
  401c96:	4824      	ldr	r0, [pc, #144]	; (401d28 <udd_enable+0xc8>)
  401c98:	009a      	lsls	r2, r3, #2
  401c9a:	18d1      	adds	r1, r2, r3
  401c9c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  401ca0:	7c49      	ldrb	r1, [r1, #17]
		udd_ep_job[i].b_buf_end = false;
  401ca2:	441a      	add	r2, r3
  401ca4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  401ca8:	f001 0183 	and.w	r1, r1, #131	; 0x83
  401cac:	f36f 11c7 	bfc	r1, #7, #1
  401cb0:	7451      	strb	r1, [r2, #17]
  401cb2:	3301      	adds	r3, #1
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  401cb4:	2b03      	cmp	r3, #3
  401cb6:	d1ef      	bne.n	401c98 <udd_enable+0x38>
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
  401cb8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  401cbc:	4b1b      	ldr	r3, [pc, #108]	; (401d2c <udd_enable+0xcc>)
  401cbe:	4798      	blx	r3
	udd_b_idle = false;
  401cc0:	2200      	movs	r2, #0
  401cc2:	4b1b      	ldr	r3, [pc, #108]	; (401d30 <udd_enable+0xd0>)
  401cc4:	701a      	strb	r2, [r3, #0]
	if(sleepmgr_locks[mode] >= 0xff) {
  401cc6:	4b1b      	ldr	r3, [pc, #108]	; (401d34 <udd_enable+0xd4>)
  401cc8:	781b      	ldrb	r3, [r3, #0]
  401cca:	2bff      	cmp	r3, #255	; 0xff
  401ccc:	d022      	beq.n	401d14 <udd_enable+0xb4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401cce:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401cd2:	fab3 f383 	clz	r3, r3
  401cd6:	095b      	lsrs	r3, r3, #5
  401cd8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401cda:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401cdc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401ce0:	2200      	movs	r2, #0
  401ce2:	4b0d      	ldr	r3, [pc, #52]	; (401d18 <udd_enable+0xb8>)
  401ce4:	701a      	strb	r2, [r3, #0]
	return flags;
  401ce6:	9901      	ldr	r1, [sp, #4]
	++sleepmgr_locks[mode];
  401ce8:	4a12      	ldr	r2, [pc, #72]	; (401d34 <udd_enable+0xd4>)
  401cea:	7813      	ldrb	r3, [r2, #0]
  401cec:	3301      	adds	r3, #1
  401cee:	7013      	strb	r3, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
  401cf0:	b129      	cbz	r1, 401cfe <udd_enable+0x9e>
		cpu_irq_enable();
  401cf2:	2201      	movs	r2, #1
  401cf4:	4b08      	ldr	r3, [pc, #32]	; (401d18 <udd_enable+0xb8>)
  401cf6:	701a      	strb	r2, [r3, #0]
  401cf8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401cfc:	b662      	cpsie	i
	udd_attach();
  401cfe:	4b0e      	ldr	r3, [pc, #56]	; (401d38 <udd_enable+0xd8>)
  401d00:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
  401d02:	b12d      	cbz	r5, 401d10 <udd_enable+0xb0>
		cpu_irq_enable();
  401d04:	2201      	movs	r2, #1
  401d06:	4b04      	ldr	r3, [pc, #16]	; (401d18 <udd_enable+0xb8>)
  401d08:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  401d0a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401d0e:	b662      	cpsie	i
}
  401d10:	b003      	add	sp, #12
  401d12:	bd30      	pop	{r4, r5, pc}
  401d14:	e7fe      	b.n	401d14 <udd_enable+0xb4>
  401d16:	bf00      	nop
  401d18:	200000a0 	.word	0x200000a0
  401d1c:	00402651 	.word	0x00402651
  401d20:	004023e1 	.word	0x004023e1
  401d24:	e000e100 	.word	0xe000e100
  401d28:	200006c4 	.word	0x200006c4
  401d2c:	00402719 	.word	0x00402719
  401d30:	200006bd 	.word	0x200006bd
  401d34:	20000f0c 	.word	0x20000f0c
  401d38:	00401be5 	.word	0x00401be5

00401d3c <udd_is_high_speed>:
}
  401d3c:	2000      	movs	r0, #0
  401d3e:	4770      	bx	lr

00401d40 <udd_set_address>:
	udd_disable_address_state();
  401d40:	4b0d      	ldr	r3, [pc, #52]	; (401d78 <udd_set_address+0x38>)
  401d42:	685a      	ldr	r2, [r3, #4]
  401d44:	f022 0201 	bic.w	r2, r2, #1
  401d48:	605a      	str	r2, [r3, #4]
	udd_disable_address();
  401d4a:	689a      	ldr	r2, [r3, #8]
  401d4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  401d50:	609a      	str	r2, [r3, #8]
	if (address) {
  401d52:	4602      	mov	r2, r0
  401d54:	b170      	cbz	r0, 401d74 <udd_set_address+0x34>
		udd_configure_address(address);
  401d56:	6898      	ldr	r0, [r3, #8]
  401d58:	f020 007f 	bic.w	r0, r0, #127	; 0x7f
  401d5c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  401d60:	4310      	orrs	r0, r2
  401d62:	6098      	str	r0, [r3, #8]
		udd_enable_address();
  401d64:	689a      	ldr	r2, [r3, #8]
  401d66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  401d6a:	609a      	str	r2, [r3, #8]
		udd_enable_address_state();
  401d6c:	685a      	ldr	r2, [r3, #4]
  401d6e:	f042 0201 	orr.w	r2, r2, #1
  401d72:	605a      	str	r2, [r3, #4]
  401d74:	4770      	bx	lr
  401d76:	bf00      	nop
  401d78:	40034000 	.word	0x40034000

00401d7c <udd_getaddress>:
	if (Is_udd_address_state_enabled())
  401d7c:	4b05      	ldr	r3, [pc, #20]	; (401d94 <udd_getaddress+0x18>)
  401d7e:	685b      	ldr	r3, [r3, #4]
  401d80:	f013 0f01 	tst.w	r3, #1
		return udd_get_configured_address();
  401d84:	bf1d      	ittte	ne
  401d86:	4b03      	ldrne	r3, [pc, #12]	; (401d94 <udd_getaddress+0x18>)
  401d88:	6898      	ldrne	r0, [r3, #8]
  401d8a:	f000 007f 	andne.w	r0, r0, #127	; 0x7f
	return 0;
  401d8e:	2000      	moveq	r0, #0
}
  401d90:	4770      	bx	lr
  401d92:	bf00      	nop
  401d94:	40034000 	.word	0x40034000

00401d98 <udd_get_frame_number>:
	return udd_frame_number();
  401d98:	4b02      	ldr	r3, [pc, #8]	; (401da4 <udd_get_frame_number+0xc>)
  401d9a:	6818      	ldr	r0, [r3, #0]
}
  401d9c:	f3c0 000a 	ubfx	r0, r0, #0, #11
  401da0:	4770      	bx	lr
  401da2:	bf00      	nop
  401da4:	40034000 	.word	0x40034000

00401da8 <udd_get_micro_frame_number>:
}
  401da8:	2000      	movs	r0, #0
  401daa:	4770      	bx	lr

00401dac <udd_set_setup_payload>:
	udd_g_ctrlreq.payload = payload;
  401dac:	4b01      	ldr	r3, [pc, #4]	; (401db4 <udd_set_setup_payload+0x8>)
  401dae:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
  401db0:	8199      	strh	r1, [r3, #12]
  401db2:	4770      	bx	lr
  401db4:	20000f14 	.word	0x20000f14

00401db8 <udd_ep_alloc>:
{
  401db8:	b5f0      	push	{r4, r5, r6, r7, lr}
  401dba:	b083      	sub	sp, #12
	ep = ep & USB_EP_ADDR_MASK;
  401dbc:	f000 040f 	and.w	r4, r0, #15
	if (ep > USB_DEVICE_MAX_EP) {
  401dc0:	2c03      	cmp	r4, #3
  401dc2:	d867      	bhi.n	401e94 <udd_ep_alloc+0xdc>
  401dc4:	00a3      	lsls	r3, r4, #2
  401dc6:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  401dca:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
	if (Is_udd_endpoint_enabled(ep)) {
  401dce:	6b1d      	ldr	r5, [r3, #48]	; 0x30
  401dd0:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  401dd4:	d161      	bne.n	401e9a <udd_ep_alloc+0xe2>
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  401dd6:	f001 0503 	and.w	r5, r1, #3
  401dda:	2d01      	cmp	r5, #1
  401ddc:	d050      	beq.n	401e80 <udd_ep_alloc+0xc8>
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
  401dde:	1f25      	subs	r5, r4, #4
  401de0:	b2ed      	uxtb	r5, r5
  401de2:	2d02      	cmp	r5, #2
  401de4:	bf34      	ite	cc
  401de6:	f44f 7500 	movcc.w	r5, #512	; 0x200
  401dea:	2540      	movcs	r5, #64	; 0x40
  401dec:	4295      	cmp	r5, r2
  401dee:	db58      	blt.n	401ea2 <udd_ep_alloc+0xea>
  401df0:	b240      	sxtb	r0, r0
	ptr_job = &udd_ep_job[ep - 1];
  401df2:	1e66      	subs	r6, r4, #1
	ptr_job->size = MaxEndpointSize;
  401df4:	eb06 0786 	add.w	r7, r6, r6, lsl #2
  401df8:	4d2b      	ldr	r5, [pc, #172]	; (401ea8 <udd_ep_alloc+0xf0>)
  401dfa:	eb05 0587 	add.w	r5, r5, r7, lsl #2
  401dfe:	f105 0710 	add.w	r7, r5, #16
  401e02:	f8b5 e010 	ldrh.w	lr, [r5, #16]
  401e06:	f362 0e09 	bfi	lr, r2, #0, #10
  401e0a:	f8a5 e010 	strh.w	lr, [r5, #16]
	ptr_job->b_buf_end = false;
  401e0e:	7c6a      	ldrb	r2, [r5, #17]
	ptr_job->b_stall_requested = false;
  401e10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  401e14:	f36f 1245 	bfc	r2, #5, #1
  401e18:	746a      	strb	r2, [r5, #17]
	if (b_dir_in) {
  401e1a:	2800      	cmp	r0, #0
  401e1c:	db35      	blt.n	401e8a <udd_ep_alloc+0xd2>
	udd_reset_endpoint(ep);
  401e1e:	4e23      	ldr	r6, [pc, #140]	; (401eac <udd_ep_alloc+0xf4>)
  401e20:	6ab5      	ldr	r5, [r6, #40]	; 0x28
  401e22:	2201      	movs	r2, #1
  401e24:	fa02 f404 	lsl.w	r4, r2, r4
  401e28:	4325      	orrs	r5, r4
  401e2a:	62b5      	str	r5, [r6, #40]	; 0x28
  401e2c:	4635      	mov	r5, r6
  401e2e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  401e30:	4214      	tst	r4, r2
  401e32:	d0fc      	beq.n	401e2e <udd_ep_alloc+0x76>
  401e34:	4d1d      	ldr	r5, [pc, #116]	; (401eac <udd_ep_alloc+0xf4>)
  401e36:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  401e38:	ea22 0404 	bic.w	r4, r2, r4
  401e3c:	62ac      	str	r4, [r5, #40]	; 0x28
	udd_configure_endpoint(ep,
  401e3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401e40:	9201      	str	r2, [sp, #4]
  401e42:	9a01      	ldr	r2, [sp, #4]
  401e44:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401e48:	9201      	str	r2, [sp, #4]
  401e4a:	9a01      	ldr	r2, [sp, #4]
  401e4c:	f422 4207 	bic.w	r2, r2, #34560	; 0x8700
  401e50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  401e54:	9201      	str	r2, [sp, #4]
  401e56:	2800      	cmp	r0, #0
  401e58:	ea4f 2201 	mov.w	r2, r1, lsl #8
  401e5c:	f402 7240 	and.w	r2, r2, #768	; 0x300
  401e60:	bfb4      	ite	lt
  401e62:	f442 4204 	orrlt.w	r2, r2, #33792	; 0x8400
  401e66:	f442 4200 	orrge.w	r2, r2, #32768	; 0x8000
  401e6a:	9901      	ldr	r1, [sp, #4]
  401e6c:	4311      	orrs	r1, r2
  401e6e:	9101      	str	r1, [sp, #4]
  401e70:	9901      	ldr	r1, [sp, #4]
  401e72:	6319      	str	r1, [r3, #48]	; 0x30
  401e74:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401e76:	ea32 0101 	bics.w	r1, r2, r1
  401e7a:	d1fb      	bne.n	401e74 <udd_ep_alloc+0xbc>
	return true;
  401e7c:	2001      	movs	r0, #1
  401e7e:	e00a      	b.n	401e96 <udd_ep_alloc+0xde>
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  401e80:	b16c      	cbz	r4, 401e9e <udd_ep_alloc+0xe6>
  401e82:	2c03      	cmp	r4, #3
  401e84:	d1ab      	bne.n	401dde <udd_ep_alloc+0x26>
		return false;
  401e86:	2000      	movs	r0, #0
  401e88:	e005      	b.n	401e96 <udd_ep_alloc+0xde>
		ptr_job->bank = 0;
  401e8a:	787a      	ldrb	r2, [r7, #1]
  401e8c:	f36f 0283 	bfc	r2, #2, #2
  401e90:	707a      	strb	r2, [r7, #1]
  401e92:	e7c4      	b.n	401e1e <udd_ep_alloc+0x66>
		return false;
  401e94:	2000      	movs	r0, #0
}
  401e96:	b003      	add	sp, #12
  401e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false;
  401e9a:	2000      	movs	r0, #0
  401e9c:	e7fb      	b.n	401e96 <udd_ep_alloc+0xde>
		return false;
  401e9e:	2000      	movs	r0, #0
  401ea0:	e7f9      	b.n	401e96 <udd_ep_alloc+0xde>
		return false;
  401ea2:	2000      	movs	r0, #0
  401ea4:	e7f7      	b.n	401e96 <udd_ep_alloc+0xde>
  401ea6:	bf00      	nop
  401ea8:	200006c4 	.word	0x200006c4
  401eac:	40034000 	.word	0x40034000

00401eb0 <udd_ep_free>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  401eb0:	f000 020f 	and.w	r2, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  401eb4:	2a03      	cmp	r2, #3
  401eb6:	d822      	bhi.n	401efe <udd_ep_free+0x4e>
{
  401eb8:	b500      	push	{lr}
  401eba:	b083      	sub	sp, #12
  401ebc:	0091      	lsls	r1, r2, #2
  401ebe:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
  401ec2:	f501 3140 	add.w	r1, r1, #196608	; 0x30000
	udd_disable_endpoint(ep_index);
  401ec6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401ec8:	9301      	str	r3, [sp, #4]
  401eca:	9b01      	ldr	r3, [sp, #4]
  401ecc:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401ed0:	9301      	str	r3, [sp, #4]
  401ed2:	9b01      	ldr	r3, [sp, #4]
  401ed4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
  401ed8:	9301      	str	r3, [sp, #4]
  401eda:	9b01      	ldr	r3, [sp, #4]
  401edc:	630b      	str	r3, [r1, #48]	; 0x30
  401ede:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401ee0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401ee4:	d1fb      	bne.n	401ede <udd_ep_free+0x2e>
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  401ee6:	1e50      	subs	r0, r2, #1
  401ee8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401eec:	2101      	movs	r1, #1
  401eee:	4b04      	ldr	r3, [pc, #16]	; (401f00 <udd_ep_free+0x50>)
  401ef0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401ef4:	4b03      	ldr	r3, [pc, #12]	; (401f04 <udd_ep_free+0x54>)
  401ef6:	4798      	blx	r3
}
  401ef8:	b003      	add	sp, #12
  401efa:	f85d fb04 	ldr.w	pc, [sp], #4
  401efe:	4770      	bx	lr
  401f00:	200006c4 	.word	0x200006c4
  401f04:	00401015 	.word	0x00401015

00401f08 <udd_ep_is_halted>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  401f08:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  401f0c:	2803      	cmp	r0, #3
  401f0e:	d815      	bhi.n	401f3c <udd_ep_is_halted+0x34>
	return ptr_job->b_stall_requested ||
  401f10:	1e43      	subs	r3, r0, #1
  401f12:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401f16:	4a0a      	ldr	r2, [pc, #40]	; (401f40 <udd_ep_is_halted+0x38>)
  401f18:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401f1c:	7c5b      	ldrb	r3, [r3, #17]
  401f1e:	f013 0f20 	tst.w	r3, #32
  401f22:	d109      	bne.n	401f38 <udd_ep_is_halted+0x30>
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
  401f24:	300c      	adds	r0, #12
  401f26:	4b07      	ldr	r3, [pc, #28]	; (401f44 <udd_ep_is_halted+0x3c>)
  401f28:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
	return ptr_job->b_stall_requested ||
  401f2c:	f013 0f28 	tst.w	r3, #40	; 0x28
  401f30:	bf14      	ite	ne
  401f32:	2001      	movne	r0, #1
  401f34:	2000      	moveq	r0, #0
  401f36:	4770      	bx	lr
  401f38:	2001      	movs	r0, #1
  401f3a:	4770      	bx	lr
		return false;
  401f3c:	2000      	movs	r0, #0
}
  401f3e:	4770      	bx	lr
  401f40:	200006c4 	.word	0x200006c4
  401f44:	40034000 	.word	0x40034000

00401f48 <udd_ep_set_halt>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  401f48:	f000 010f 	and.w	r1, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  401f4c:	2903      	cmp	r1, #3
  401f4e:	d85f      	bhi.n	402010 <udd_ep_set_halt+0xc8>
{
  401f50:	b410      	push	{r4}
  401f52:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401f54:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401f58:	fab3 f383 	clz	r3, r3
  401f5c:	095b      	lsrs	r3, r3, #5
  401f5e:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401f60:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401f62:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401f66:	2200      	movs	r2, #0
  401f68:	4b2c      	ldr	r3, [pc, #176]	; (40201c <udd_ep_set_halt+0xd4>)
  401f6a:	701a      	strb	r2, [r3, #0]
	return flags;
  401f6c:	9c01      	ldr	r4, [sp, #4]
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  401f6e:	f010 0f80 	tst.w	r0, #128	; 0x80
  401f72:	d124      	bne.n	401fbe <udd_ep_set_halt+0x76>
  401f74:	008a      	lsls	r2, r1, #2
  401f76:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  401f7a:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
		udd_enable_stall_handshake(ep_index);
  401f7e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401f80:	9300      	str	r3, [sp, #0]
  401f82:	9b00      	ldr	r3, [sp, #0]
  401f84:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401f88:	9300      	str	r3, [sp, #0]
  401f8a:	9b00      	ldr	r3, [sp, #0]
  401f8c:	f043 0320 	orr.w	r3, r3, #32
  401f90:	9300      	str	r3, [sp, #0]
  401f92:	9b00      	ldr	r3, [sp, #0]
  401f94:	6313      	str	r3, [r2, #48]	; 0x30
  401f96:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401f98:	f013 0f20 	tst.w	r3, #32
  401f9c:	d0fb      	beq.n	401f96 <udd_ep_set_halt+0x4e>
		udd_enable_endpoint_interrupt(ep_index);
  401f9e:	2301      	movs	r3, #1
  401fa0:	fa03 f101 	lsl.w	r1, r3, r1
  401fa4:	4b1e      	ldr	r3, [pc, #120]	; (402020 <udd_ep_set_halt+0xd8>)
  401fa6:	6119      	str	r1, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  401fa8:	2c00      	cmp	r4, #0
  401faa:	d035      	beq.n	402018 <udd_ep_set_halt+0xd0>
		cpu_irq_enable();
  401fac:	2001      	movs	r0, #1
  401fae:	4b1b      	ldr	r3, [pc, #108]	; (40201c <udd_ep_set_halt+0xd4>)
  401fb0:	7018      	strb	r0, [r3, #0]
  401fb2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401fb6:	b662      	cpsie	i
}
  401fb8:	b003      	add	sp, #12
  401fba:	bc10      	pop	{r4}
  401fbc:	4770      	bx	lr
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  401fbe:	1e4b      	subs	r3, r1, #1
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  401fc0:	f101 020c 	add.w	r2, r1, #12
  401fc4:	4816      	ldr	r0, [pc, #88]	; (402020 <udd_ep_set_halt+0xd8>)
  401fc6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  401fca:	f012 0f10 	tst.w	r2, #16
  401fce:	d109      	bne.n	401fe4 <udd_ep_set_halt+0x9c>
				|| ptr_job->bank > 1)) {
  401fd0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  401fd4:	4813      	ldr	r0, [pc, #76]	; (402024 <udd_ep_set_halt+0xdc>)
  401fd6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  401fda:	7c52      	ldrb	r2, [r2, #17]
  401fdc:	f3c2 0281 	ubfx	r2, r2, #2, #2
  401fe0:	2a01      	cmp	r2, #1
  401fe2:	ddc7      	ble.n	401f74 <udd_ep_set_halt+0x2c>
		ptr_job->b_stall_requested = true;
  401fe4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  401fe8:	4b0e      	ldr	r3, [pc, #56]	; (402024 <udd_ep_set_halt+0xdc>)
  401fea:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401fee:	7c5a      	ldrb	r2, [r3, #17]
  401ff0:	f042 0220 	orr.w	r2, r2, #32
  401ff4:	745a      	strb	r2, [r3, #17]
		udd_enable_endpoint_interrupt(ep_index);
  401ff6:	2301      	movs	r3, #1
  401ff8:	fa03 f101 	lsl.w	r1, r3, r1
  401ffc:	4b08      	ldr	r3, [pc, #32]	; (402020 <udd_ep_set_halt+0xd8>)
  401ffe:	6119      	str	r1, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  402000:	b144      	cbz	r4, 402014 <udd_ep_set_halt+0xcc>
		cpu_irq_enable();
  402002:	2001      	movs	r0, #1
  402004:	4b05      	ldr	r3, [pc, #20]	; (40201c <udd_ep_set_halt+0xd4>)
  402006:	7018      	strb	r0, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  402008:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40200c:	b662      	cpsie	i
  40200e:	e7d3      	b.n	401fb8 <udd_ep_set_halt+0x70>
		return false;
  402010:	2000      	movs	r0, #0
  402012:	4770      	bx	lr
		return true;
  402014:	2001      	movs	r0, #1
  402016:	e7cf      	b.n	401fb8 <udd_ep_set_halt+0x70>
	return true;
  402018:	2001      	movs	r0, #1
  40201a:	e7cd      	b.n	401fb8 <udd_ep_set_halt+0x70>
  40201c:	200000a0 	.word	0x200000a0
  402020:	40034000 	.word	0x40034000
  402024:	200006c4 	.word	0x200006c4

00402028 <udd_ep_clear_halt>:
	ep &= USB_EP_ADDR_MASK;
  402028:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  40202c:	2803      	cmp	r0, #3
  40202e:	d85e      	bhi.n	4020ee <udd_ep_clear_halt+0xc6>
{
  402030:	b530      	push	{r4, r5, lr}
  402032:	b083      	sub	sp, #12
	ptr_job = &udd_ep_job[ep - 1];
  402034:	1e44      	subs	r4, r0, #1
	ptr_job->b_stall_requested = false;
  402036:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  40203a:	4b2f      	ldr	r3, [pc, #188]	; (4020f8 <udd_ep_clear_halt+0xd0>)
  40203c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  402040:	7c5a      	ldrb	r2, [r3, #17]
  402042:	f36f 1245 	bfc	r2, #5, #1
  402046:	745a      	strb	r2, [r3, #17]
  402048:	0083      	lsls	r3, r0, #2
  40204a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  40204e:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
	if (Is_udd_endpoint_stall_requested(ep)) {
  402052:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402054:	f012 0f20 	tst.w	r2, #32
  402058:	d04b      	beq.n	4020f2 <udd_ep_clear_halt+0xca>
		udd_disable_stall_handshake(ep);
  40205a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40205c:	9200      	str	r2, [sp, #0]
  40205e:	9a00      	ldr	r2, [sp, #0]
  402060:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402064:	9200      	str	r2, [sp, #0]
  402066:	9a00      	ldr	r2, [sp, #0]
  402068:	f022 0220 	bic.w	r2, r2, #32
  40206c:	9200      	str	r2, [sp, #0]
  40206e:	9a00      	ldr	r2, [sp, #0]
  402070:	631a      	str	r2, [r3, #48]	; 0x30
  402072:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402074:	f012 0f20 	tst.w	r2, #32
  402078:	d1fb      	bne.n	402072 <udd_ep_clear_halt+0x4a>
		udd_reset_endpoint(ep);
  40207a:	4d20      	ldr	r5, [pc, #128]	; (4020fc <udd_ep_clear_halt+0xd4>)
  40207c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  40207e:	2201      	movs	r2, #1
  402080:	fa02 f000 	lsl.w	r0, r2, r0
  402084:	4301      	orrs	r1, r0
  402086:	62a9      	str	r1, [r5, #40]	; 0x28
  402088:	4629      	mov	r1, r5
  40208a:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  40208c:	4210      	tst	r0, r2
  40208e:	d0fc      	beq.n	40208a <udd_ep_clear_halt+0x62>
  402090:	491a      	ldr	r1, [pc, #104]	; (4020fc <udd_ep_clear_halt+0xd4>)
  402092:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  402094:	ea22 0000 	bic.w	r0, r2, r0
  402098:	6288      	str	r0, [r1, #40]	; 0x28
		udd_ack_stall(ep);
  40209a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40209c:	9201      	str	r2, [sp, #4]
  40209e:	9a01      	ldr	r2, [sp, #4]
  4020a0:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4020a4:	9201      	str	r2, [sp, #4]
  4020a6:	9a01      	ldr	r2, [sp, #4]
  4020a8:	f022 0208 	bic.w	r2, r2, #8
  4020ac:	9201      	str	r2, [sp, #4]
  4020ae:	9a01      	ldr	r2, [sp, #4]
  4020b0:	631a      	str	r2, [r3, #48]	; 0x30
  4020b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4020b4:	f012 0f08 	tst.w	r2, #8
  4020b8:	d1fb      	bne.n	4020b2 <udd_ep_clear_halt+0x8a>
		if (ptr_job->busy == true) {
  4020ba:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4020be:	4a0e      	ldr	r2, [pc, #56]	; (4020f8 <udd_ep_clear_halt+0xd0>)
  4020c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4020c4:	7c5b      	ldrb	r3, [r3, #17]
  4020c6:	f013 0f10 	tst.w	r3, #16
  4020ca:	d101      	bne.n	4020d0 <udd_ep_clear_halt+0xa8>
	return true;
  4020cc:	2001      	movs	r0, #1
  4020ce:	e011      	b.n	4020f4 <udd_ep_clear_halt+0xcc>
			ptr_job->busy = false;
  4020d0:	4611      	mov	r1, r2
  4020d2:	00a2      	lsls	r2, r4, #2
  4020d4:	1913      	adds	r3, r2, r4
  4020d6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  4020da:	7c58      	ldrb	r0, [r3, #17]
  4020dc:	f36f 1004 	bfc	r0, #4, #1
  4020e0:	7458      	strb	r0, [r3, #17]
			ptr_job->call_nohalt();
  4020e2:	4414      	add	r4, r2
  4020e4:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
  4020e8:	4798      	blx	r3
	return true;
  4020ea:	2001      	movs	r0, #1
  4020ec:	e002      	b.n	4020f4 <udd_ep_clear_halt+0xcc>
		return false;
  4020ee:	2000      	movs	r0, #0
  4020f0:	4770      	bx	lr
	return true;
  4020f2:	2001      	movs	r0, #1
}
  4020f4:	b003      	add	sp, #12
  4020f6:	bd30      	pop	{r4, r5, pc}
  4020f8:	200006c4 	.word	0x200006c4
  4020fc:	40034000 	.word	0x40034000

00402100 <udd_ep_run>:
{
  402100:	b5f0      	push	{r4, r5, r6, r7, lr}
  402102:	b083      	sub	sp, #12
	ep &= USB_EP_ADDR_MASK;
  402104:	f000 070f 	and.w	r7, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
  402108:	2f03      	cmp	r7, #3
  40210a:	f200 80a2 	bhi.w	402252 <udd_ep_run+0x152>
  40210e:	00bc      	lsls	r4, r7, #2
  402110:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
  402114:	f504 3440 	add.w	r4, r4, #196608	; 0x30000
	if ((!Is_udd_endpoint_enabled(ep))
  402118:	6b25      	ldr	r5, [r4, #48]	; 0x30
  40211a:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  40211e:	f000 809b 	beq.w	402258 <udd_ep_run+0x158>
	ptr_job = &udd_ep_job[ep - 1];
  402122:	1e7d      	subs	r5, r7, #1
			|| ptr_job->b_stall_requested
  402124:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  402128:	4e50      	ldr	r6, [pc, #320]	; (40226c <udd_ep_run+0x16c>)
  40212a:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  40212e:	7c76      	ldrb	r6, [r6, #17]
  402130:	f016 0f20 	tst.w	r6, #32
  402134:	f040 8092 	bne.w	40225c <udd_ep_run+0x15c>
			|| Is_udd_endpoint_stall_requested(ep)) {
  402138:	6b26      	ldr	r6, [r4, #48]	; 0x30
  40213a:	f016 0f20 	tst.w	r6, #32
  40213e:	f040 808f 	bne.w	402260 <udd_ep_run+0x160>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402142:	f3ef 8610 	mrs	r6, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402146:	fab6 f686 	clz	r6, r6
  40214a:	0976      	lsrs	r6, r6, #5
  40214c:	9600      	str	r6, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40214e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402150:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402154:	f04f 0e00 	mov.w	lr, #0
  402158:	4e45      	ldr	r6, [pc, #276]	; (402270 <udd_ep_run+0x170>)
  40215a:	f886 e000 	strb.w	lr, [r6]
	return flags;
  40215e:	f8dd c000 	ldr.w	ip, [sp]
	if (ptr_job->busy == true) {
  402162:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  402166:	4e41      	ldr	r6, [pc, #260]	; (40226c <udd_ep_run+0x16c>)
  402168:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  40216c:	7c76      	ldrb	r6, [r6, #17]
  40216e:	f016 0f10 	tst.w	r6, #16
  402172:	d00a      	beq.n	40218a <udd_ep_run+0x8a>
	if (cpu_irq_is_enabled_flags(flags))
  402174:	f1bc 0f00 	cmp.w	ip, #0
  402178:	d074      	beq.n	402264 <udd_ep_run+0x164>
		cpu_irq_enable();
  40217a:	2201      	movs	r2, #1
  40217c:	4b3c      	ldr	r3, [pc, #240]	; (402270 <udd_ep_run+0x170>)
  40217e:	701a      	strb	r2, [r3, #0]
  402180:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402184:	b662      	cpsie	i
		return false; // Job already on going
  402186:	2000      	movs	r0, #0
  402188:	e064      	b.n	402254 <udd_ep_run+0x154>
	ptr_job->busy = true;
  40218a:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  40218e:	4e37      	ldr	r6, [pc, #220]	; (40226c <udd_ep_run+0x16c>)
  402190:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  402194:	f896 e011 	ldrb.w	lr, [r6, #17]
  402198:	f04e 0e10 	orr.w	lr, lr, #16
  40219c:	f886 e011 	strb.w	lr, [r6, #17]
	if (cpu_irq_is_enabled_flags(flags))
  4021a0:	f1bc 0f00 	cmp.w	ip, #0
  4021a4:	d007      	beq.n	4021b6 <udd_ep_run+0xb6>
		cpu_irq_enable();
  4021a6:	f04f 0e01 	mov.w	lr, #1
  4021aa:	4e31      	ldr	r6, [pc, #196]	; (402270 <udd_ep_run+0x170>)
  4021ac:	f886 e000 	strb.w	lr, [r6]
  __ASM volatile ("dmb 0xF":::"memory");
  4021b0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4021b4:	b662      	cpsie	i
	ptr_job->buf = buf;
  4021b6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 40226c <udd_ep_run+0x16c>
  4021ba:	eb05 0685 	add.w	r6, r5, r5, lsl #2
  4021be:	00b6      	lsls	r6, r6, #2
  4021c0:	eb0c 0e06 	add.w	lr, ip, r6
  4021c4:	f8ce 2004 	str.w	r2, [lr, #4]
	ptr_job->buf_size = buf_size;
  4021c8:	f8ce 3008 	str.w	r3, [lr, #8]
	ptr_job->buf_cnt = 0;
  4021cc:	2200      	movs	r2, #0
  4021ce:	f8ce 200c 	str.w	r2, [lr, #12]
	ptr_job->call_trans = callback;
  4021d2:	9a08      	ldr	r2, [sp, #32]
  4021d4:	f84c 2006 	str.w	r2, [ip, r6]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
  4021d8:	b911      	cbnz	r1, 4021e0 <udd_ep_run+0xe0>
  4021da:	fab3 f183 	clz	r1, r3
  4021de:	0949      	lsrs	r1, r1, #5
  4021e0:	4a22      	ldr	r2, [pc, #136]	; (40226c <udd_ep_run+0x16c>)
  4021e2:	00ae      	lsls	r6, r5, #2
  4021e4:	1973      	adds	r3, r6, r5
  4021e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4021ea:	7c5b      	ldrb	r3, [r3, #17]
  4021ec:	f361 1386 	bfi	r3, r1, #6, #1
	ptr_job->b_buf_end = false;
  4021f0:	4435      	add	r5, r6
  4021f2:	eb02 0285 	add.w	r2, r2, r5, lsl #2
  4021f6:	f36f 13c7 	bfc	r3, #7, #1
  4021fa:	7453      	strb	r3, [r2, #17]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4021fc:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402200:	fab3 f383 	clz	r3, r3
  402204:	095b      	lsrs	r3, r3, #5
  402206:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  402208:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  40220a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40220e:	2200      	movs	r2, #0
  402210:	4b17      	ldr	r3, [pc, #92]	; (402270 <udd_ep_run+0x170>)
  402212:	701a      	strb	r2, [r3, #0]
	return flags;
  402214:	9d01      	ldr	r5, [sp, #4]
	udd_enable_endpoint_interrupt(ep);
  402216:	2301      	movs	r3, #1
  402218:	40bb      	lsls	r3, r7
  40221a:	4a16      	ldr	r2, [pc, #88]	; (402274 <udd_ep_run+0x174>)
  40221c:	6113      	str	r3, [r2, #16]
	if (b_dir_in) {
  40221e:	f010 0f80 	tst.w	r0, #128	; 0x80
  402222:	d107      	bne.n	402234 <udd_ep_run+0x134>
	if (cpu_irq_is_enabled_flags(flags))
  402224:	b305      	cbz	r5, 402268 <udd_ep_run+0x168>
		cpu_irq_enable();
  402226:	2001      	movs	r0, #1
  402228:	4b11      	ldr	r3, [pc, #68]	; (402270 <udd_ep_run+0x170>)
  40222a:	7018      	strb	r0, [r3, #0]
  40222c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402230:	b662      	cpsie	i
  402232:	e00f      	b.n	402254 <udd_ep_run+0x154>
		if (Is_udd_in_pending(ep)) {
  402234:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402236:	f013 0f11 	tst.w	r3, #17
  40223a:	d1f3      	bne.n	402224 <udd_ep_run+0x124>
			if (udd_ep_in_sent(ep, true)) {
  40223c:	2101      	movs	r1, #1
  40223e:	4638      	mov	r0, r7
  402240:	4b0d      	ldr	r3, [pc, #52]	; (402278 <udd_ep_run+0x178>)
  402242:	4798      	blx	r3
  402244:	2800      	cmp	r0, #0
  402246:	d0ed      	beq.n	402224 <udd_ep_run+0x124>
				udd_ep_in_sent(ep, false);
  402248:	2100      	movs	r1, #0
  40224a:	4638      	mov	r0, r7
  40224c:	4b0a      	ldr	r3, [pc, #40]	; (402278 <udd_ep_run+0x178>)
  40224e:	4798      	blx	r3
  402250:	e7e8      	b.n	402224 <udd_ep_run+0x124>
		return false;
  402252:	2000      	movs	r0, #0
}
  402254:	b003      	add	sp, #12
  402256:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false; // Endpoint is halted
  402258:	2000      	movs	r0, #0
  40225a:	e7fb      	b.n	402254 <udd_ep_run+0x154>
  40225c:	2000      	movs	r0, #0
  40225e:	e7f9      	b.n	402254 <udd_ep_run+0x154>
  402260:	2000      	movs	r0, #0
  402262:	e7f7      	b.n	402254 <udd_ep_run+0x154>
		return false; // Job already on going
  402264:	2000      	movs	r0, #0
  402266:	e7f5      	b.n	402254 <udd_ep_run+0x154>
	return true;
  402268:	2001      	movs	r0, #1
  40226a:	e7f3      	b.n	402254 <udd_ep_run+0x154>
  40226c:	200006c4 	.word	0x200006c4
  402270:	200000a0 	.word	0x200000a0
  402274:	40034000 	.word	0x40034000
  402278:	00401129 	.word	0x00401129

0040227c <udd_ep_abort>:
{
  40227c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40227e:	b087      	sub	sp, #28
	ep &= USB_EP_ADDR_MASK;
  402280:	f000 050f 	and.w	r5, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  402284:	2d03      	cmp	r5, #3
  402286:	d840      	bhi.n	40230a <udd_ep_abort+0x8e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402288:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40228c:	fab3 f383 	clz	r3, r3
  402290:	095b      	lsrs	r3, r3, #5
  402292:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
  402294:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402296:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40229a:	2200      	movs	r2, #0
  40229c:	4b4b      	ldr	r3, [pc, #300]	; (4023cc <udd_ep_abort+0x150>)
  40229e:	701a      	strb	r2, [r3, #0]
	return flags;
  4022a0:	9b05      	ldr	r3, [sp, #20]
	udd_disable_endpoint_interrupt(ep);
  4022a2:	2401      	movs	r4, #1
  4022a4:	40ac      	lsls	r4, r5
  4022a6:	4a4a      	ldr	r2, [pc, #296]	; (4023d0 <udd_ep_abort+0x154>)
  4022a8:	6154      	str	r4, [r2, #20]
	if (cpu_irq_is_enabled_flags(flags))
  4022aa:	b12b      	cbz	r3, 4022b8 <udd_ep_abort+0x3c>
		cpu_irq_enable();
  4022ac:	2201      	movs	r2, #1
  4022ae:	4b47      	ldr	r3, [pc, #284]	; (4023cc <udd_ep_abort+0x150>)
  4022b0:	701a      	strb	r2, [r3, #0]
  4022b2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4022b6:	b662      	cpsie	i
	if (b_dir_in) {
  4022b8:	f010 0f80 	tst.w	r0, #128	; 0x80
  4022bc:	d127      	bne.n	40230e <udd_ep_abort+0x92>
  4022be:	00ae      	lsls	r6, r5, #2
  4022c0:	f106 2640 	add.w	r6, r6, #1073758208	; 0x40004000
  4022c4:	f506 3640 	add.w	r6, r6, #196608	; 0x30000
		while(Is_udd_any_bank_received(ep)) {
  4022c8:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4022ca:	f013 0f42 	tst.w	r3, #66	; 0x42
  4022ce:	d006      	beq.n	4022de <udd_ep_abort+0x62>
			udd_ep_ack_out_received(ep);
  4022d0:	4f40      	ldr	r7, [pc, #256]	; (4023d4 <udd_ep_abort+0x158>)
  4022d2:	4628      	mov	r0, r5
  4022d4:	47b8      	blx	r7
		while(Is_udd_any_bank_received(ep)) {
  4022d6:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4022d8:	f013 0f42 	tst.w	r3, #66	; 0x42
  4022dc:	d1f9      	bne.n	4022d2 <udd_ep_abort+0x56>
	udd_reset_endpoint(ep);
  4022de:	4a3c      	ldr	r2, [pc, #240]	; (4023d0 <udd_ep_abort+0x154>)
  4022e0:	6a93      	ldr	r3, [r2, #40]	; 0x28
  4022e2:	4323      	orrs	r3, r4
  4022e4:	6293      	str	r3, [r2, #40]	; 0x28
  4022e6:	6a93      	ldr	r3, [r2, #40]	; 0x28
  4022e8:	421c      	tst	r4, r3
  4022ea:	d0fc      	beq.n	4022e6 <udd_ep_abort+0x6a>
  4022ec:	4a38      	ldr	r2, [pc, #224]	; (4023d0 <udd_ep_abort+0x154>)
  4022ee:	6a93      	ldr	r3, [r2, #40]	; 0x28
  4022f0:	ea23 0404 	bic.w	r4, r3, r4
  4022f4:	6294      	str	r4, [r2, #40]	; 0x28
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  4022f6:	1e68      	subs	r0, r5, #1
  4022f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4022fc:	462a      	mov	r2, r5
  4022fe:	2101      	movs	r1, #1
  402300:	4b35      	ldr	r3, [pc, #212]	; (4023d8 <udd_ep_abort+0x15c>)
  402302:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402306:	4b35      	ldr	r3, [pc, #212]	; (4023dc <udd_ep_abort+0x160>)
  402308:	4798      	blx	r3
}
  40230a:	b007      	add	sp, #28
  40230c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40230e:	00ab      	lsls	r3, r5, #2
  402310:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402314:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
		if (Is_udd_transmit_ready(ep)) {
  402318:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40231a:	f012 0f10 	tst.w	r2, #16
  40231e:	d03a      	beq.n	402396 <udd_ep_abort+0x11a>
			udd_kill_data_in_fifo(ep,
  402320:	b34d      	cbz	r5, 402376 <udd_ep_abort+0xfa>
  402322:	2d03      	cmp	r5, #3
  402324:	d027      	beq.n	402376 <udd_ep_abort+0xfa>
  402326:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402328:	9201      	str	r2, [sp, #4]
  40232a:	9a01      	ldr	r2, [sp, #4]
  40232c:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402330:	9201      	str	r2, [sp, #4]
  402332:	9a01      	ldr	r2, [sp, #4]
  402334:	f022 0210 	bic.w	r2, r2, #16
  402338:	9201      	str	r2, [sp, #4]
  40233a:	9a01      	ldr	r2, [sp, #4]
  40233c:	631a      	str	r2, [r3, #48]	; 0x30
  40233e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402340:	f012 0f10 	tst.w	r2, #16
  402344:	d1fb      	bne.n	40233e <udd_ep_abort+0xc2>
  402346:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402348:	f012 0f10 	tst.w	r2, #16
  40234c:	d1fb      	bne.n	402346 <udd_ep_abort+0xca>
  40234e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402350:	9202      	str	r2, [sp, #8]
  402352:	9a02      	ldr	r2, [sp, #8]
  402354:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402358:	9202      	str	r2, [sp, #8]
  40235a:	9a02      	ldr	r2, [sp, #8]
  40235c:	f042 0210 	orr.w	r2, r2, #16
  402360:	9202      	str	r2, [sp, #8]
  402362:	9a02      	ldr	r2, [sp, #8]
  402364:	631a      	str	r2, [r3, #48]	; 0x30
  402366:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402368:	f012 0f10 	tst.w	r2, #16
  40236c:	d0fb      	beq.n	402366 <udd_ep_abort+0xea>
  40236e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402370:	f012 0f10 	tst.w	r2, #16
  402374:	d0fb      	beq.n	40236e <udd_ep_abort+0xf2>
  402376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402378:	9203      	str	r2, [sp, #12]
  40237a:	9a03      	ldr	r2, [sp, #12]
  40237c:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402380:	9203      	str	r2, [sp, #12]
  402382:	9a03      	ldr	r2, [sp, #12]
  402384:	f022 0210 	bic.w	r2, r2, #16
  402388:	9203      	str	r2, [sp, #12]
  40238a:	9a03      	ldr	r2, [sp, #12]
  40238c:	631a      	str	r2, [r3, #48]	; 0x30
  40238e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402390:	f012 0f10 	tst.w	r2, #16
  402394:	d1fb      	bne.n	40238e <udd_ep_abort+0x112>
		udd_ack_in_sent(ep);
  402396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402398:	9204      	str	r2, [sp, #16]
  40239a:	9a04      	ldr	r2, [sp, #16]
  40239c:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4023a0:	9204      	str	r2, [sp, #16]
  4023a2:	9a04      	ldr	r2, [sp, #16]
  4023a4:	f022 0201 	bic.w	r2, r2, #1
  4023a8:	9204      	str	r2, [sp, #16]
  4023aa:	9a04      	ldr	r2, [sp, #16]
  4023ac:	631a      	str	r2, [r3, #48]	; 0x30
  4023ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4023b0:	f012 0f01 	tst.w	r2, #1
  4023b4:	d1fb      	bne.n	4023ae <udd_ep_abort+0x132>
		udd_ep_job[ep - 1].bank = 0;
  4023b6:	1e6b      	subs	r3, r5, #1
  4023b8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4023bc:	4b06      	ldr	r3, [pc, #24]	; (4023d8 <udd_ep_abort+0x15c>)
  4023be:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4023c2:	7c5a      	ldrb	r2, [r3, #17]
  4023c4:	f36f 0283 	bfc	r2, #2, #2
  4023c8:	745a      	strb	r2, [r3, #17]
  4023ca:	e788      	b.n	4022de <udd_ep_abort+0x62>
  4023cc:	200000a0 	.word	0x200000a0
  4023d0:	40034000 	.word	0x40034000
  4023d4:	00401055 	.word	0x00401055
  4023d8:	200006c4 	.word	0x200006c4
  4023dc:	00401015 	.word	0x00401015

004023e0 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
  4023e0:	b510      	push	{r4, lr}
	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
		break;

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4023e2:	2020      	movs	r0, #32
  4023e4:	4b0a      	ldr	r3, [pc, #40]	; (402410 <sysclk_enable_usb+0x30>)
  4023e6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4023e8:	4c0a      	ldr	r4, [pc, #40]	; (402414 <sysclk_enable_usb+0x34>)
  4023ea:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4023ec:	2800      	cmp	r0, #0
  4023ee:	d0fc      	beq.n	4023ea <sysclk_enable_usb+0xa>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		pmc_disable_pllbck();
  4023f0:	4b09      	ldr	r3, [pc, #36]	; (402418 <sysclk_enable_usb+0x38>)
  4023f2:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4023f4:	4a09      	ldr	r2, [pc, #36]	; (40241c <sysclk_enable_usb+0x3c>)
  4023f6:	4b0a      	ldr	r3, [pc, #40]	; (402420 <sysclk_enable_usb+0x40>)
  4023f8:	62da      	str	r2, [r3, #44]	; 0x2c
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
	} else {
		return pmc_is_locked_pllbck();
  4023fa:	4c0a      	ldr	r4, [pc, #40]	; (402424 <sysclk_enable_usb+0x44>)
  4023fc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4023fe:	2800      	cmp	r0, #0
  402400:	d0fc      	beq.n	4023fc <sysclk_enable_usb+0x1c>

		pll_enable_source(CONFIG_PLL1_SOURCE);
		pll_config_defaults(&pllcfg, 1);
		pll_enable(&pllcfg, 1);
		pll_wait_for_lock(1);
		pmc_switch_udpck_to_pllbck(CONFIG_USBCLK_DIV - 1);
  402402:	2001      	movs	r0, #1
  402404:	4b08      	ldr	r3, [pc, #32]	; (402428 <sysclk_enable_usb+0x48>)
  402406:	4798      	blx	r3
		pmc_enable_udpck();
  402408:	4b08      	ldr	r3, [pc, #32]	; (40242c <sysclk_enable_usb+0x4c>)
  40240a:	4798      	blx	r3
  40240c:	bd10      	pop	{r4, pc}
  40240e:	bf00      	nop
  402410:	004025b9 	.word	0x004025b9
  402414:	00402605 	.word	0x00402605
  402418:	00402635 	.word	0x00402635
  40241c:	000f3f02 	.word	0x000f3f02
  402420:	400e0400 	.word	0x400e0400
  402424:	00402641 	.word	0x00402641
  402428:	004026f9 	.word	0x004026f9
  40242c:	0040270d 	.word	0x0040270d

00402430 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402430:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402432:	480e      	ldr	r0, [pc, #56]	; (40246c <sysclk_init+0x3c>)
  402434:	4b0e      	ldr	r3, [pc, #56]	; (402470 <sysclk_init+0x40>)
  402436:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  402438:	2020      	movs	r0, #32
  40243a:	4b0e      	ldr	r3, [pc, #56]	; (402474 <sysclk_init+0x44>)
  40243c:	4798      	blx	r3
		return pmc_osc_is_ready_mainck();
  40243e:	4c0e      	ldr	r4, [pc, #56]	; (402478 <sysclk_init+0x48>)
  402440:	47a0      	blx	r4
  402442:	2800      	cmp	r0, #0
  402444:	d0fc      	beq.n	402440 <sysclk_init+0x10>
		pmc_disable_pllack(); // Always stop PLL first!
  402446:	4b0d      	ldr	r3, [pc, #52]	; (40247c <sysclk_init+0x4c>)
  402448:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40244a:	4a0d      	ldr	r2, [pc, #52]	; (402480 <sysclk_init+0x50>)
  40244c:	4b0d      	ldr	r3, [pc, #52]	; (402484 <sysclk_init+0x54>)
  40244e:	629a      	str	r2, [r3, #40]	; 0x28
		return pmc_is_locked_pllack();
  402450:	4c0d      	ldr	r4, [pc, #52]	; (402488 <sysclk_init+0x58>)
  402452:	47a0      	blx	r4
  402454:	2800      	cmp	r0, #0
  402456:	d0fc      	beq.n	402452 <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402458:	2010      	movs	r0, #16
  40245a:	4b0c      	ldr	r3, [pc, #48]	; (40248c <sysclk_init+0x5c>)
  40245c:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40245e:	4b0c      	ldr	r3, [pc, #48]	; (402490 <sysclk_init+0x60>)
  402460:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  402462:	4802      	ldr	r0, [pc, #8]	; (40246c <sysclk_init+0x3c>)
  402464:	4b02      	ldr	r3, [pc, #8]	; (402470 <sysclk_init+0x40>)
  402466:	4798      	blx	r3
  402468:	bd10      	pop	{r4, pc}
  40246a:	bf00      	nop
  40246c:	07270e00 	.word	0x07270e00
  402470:	0040293d 	.word	0x0040293d
  402474:	004025b9 	.word	0x004025b9
  402478:	00402605 	.word	0x00402605
  40247c:	00402615 	.word	0x00402615
  402480:	20133f01 	.word	0x20133f01
  402484:	400e0400 	.word	0x400e0400
  402488:	00402625 	.word	0x00402625
  40248c:	00402555 	.word	0x00402555
  402490:	0040282d 	.word	0x0040282d

00402494 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  402494:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  402496:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40249a:	d039      	beq.n	402510 <pio_set_peripheral+0x7c>
  40249c:	d813      	bhi.n	4024c6 <pio_set_peripheral+0x32>
  40249e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4024a2:	d025      	beq.n	4024f0 <pio_set_peripheral+0x5c>
  4024a4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4024a8:	d10a      	bne.n	4024c0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4024aa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4024ac:	4313      	orrs	r3, r2
  4024ae:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4024b0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4024b2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4024b4:	400b      	ands	r3, r1
  4024b6:	ea23 0302 	bic.w	r3, r3, r2
  4024ba:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4024bc:	6042      	str	r2, [r0, #4]
  4024be:	4770      	bx	lr
	switch (ul_type) {
  4024c0:	2900      	cmp	r1, #0
  4024c2:	d1fb      	bne.n	4024bc <pio_set_peripheral+0x28>
  4024c4:	4770      	bx	lr
  4024c6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4024ca:	d020      	beq.n	40250e <pio_set_peripheral+0x7a>
  4024cc:	d809      	bhi.n	4024e2 <pio_set_peripheral+0x4e>
  4024ce:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4024d2:	d1f3      	bne.n	4024bc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4024d4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4024d6:	4313      	orrs	r3, r2
  4024d8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4024da:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4024dc:	4313      	orrs	r3, r2
  4024de:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4024e0:	e7ec      	b.n	4024bc <pio_set_peripheral+0x28>
	switch (ul_type) {
  4024e2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4024e6:	d012      	beq.n	40250e <pio_set_peripheral+0x7a>
  4024e8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4024ec:	d00f      	beq.n	40250e <pio_set_peripheral+0x7a>
  4024ee:	e7e5      	b.n	4024bc <pio_set_peripheral+0x28>
{
  4024f0:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4024f2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4024f4:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4024f6:	43d3      	mvns	r3, r2
  4024f8:	4021      	ands	r1, r4
  4024fa:	461c      	mov	r4, r3
  4024fc:	4019      	ands	r1, r3
  4024fe:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  402500:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402502:	6f41      	ldr	r1, [r0, #116]	; 0x74
  402504:	400b      	ands	r3, r1
  402506:	4023      	ands	r3, r4
  402508:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40250a:	6042      	str	r2, [r0, #4]
}
  40250c:	bc10      	pop	{r4}
  40250e:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  402510:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402512:	6f01      	ldr	r1, [r0, #112]	; 0x70
  402514:	400b      	ands	r3, r1
  402516:	ea23 0302 	bic.w	r3, r3, r2
  40251a:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40251c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40251e:	4313      	orrs	r3, r2
  402520:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402522:	e7cb      	b.n	4024bc <pio_set_peripheral+0x28>

00402524 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  402524:	b410      	push	{r4}
  402526:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  402528:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40252a:	b944      	cbnz	r4, 40253e <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  40252c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40252e:	b143      	cbz	r3, 402542 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  402530:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  402532:	b942      	cbnz	r2, 402546 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  402534:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  402536:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  402538:	6001      	str	r1, [r0, #0]
}
  40253a:	bc10      	pop	{r4}
  40253c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40253e:	6641      	str	r1, [r0, #100]	; 0x64
  402540:	e7f5      	b.n	40252e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  402542:	6541      	str	r1, [r0, #84]	; 0x54
  402544:	e7f5      	b.n	402532 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  402546:	6301      	str	r1, [r0, #48]	; 0x30
  402548:	e7f5      	b.n	402536 <pio_set_output+0x12>

0040254a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40254a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40254c:	4770      	bx	lr

0040254e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40254e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  402550:	4770      	bx	lr
	...

00402554 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402554:	4a17      	ldr	r2, [pc, #92]	; (4025b4 <pmc_switch_mck_to_pllack+0x60>)
  402556:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402558:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40255c:	4318      	orrs	r0, r3
  40255e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402560:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402562:	f013 0f08 	tst.w	r3, #8
  402566:	d10a      	bne.n	40257e <pmc_switch_mck_to_pllack+0x2a>
  402568:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40256c:	4911      	ldr	r1, [pc, #68]	; (4025b4 <pmc_switch_mck_to_pllack+0x60>)
  40256e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402570:	f012 0f08 	tst.w	r2, #8
  402574:	d103      	bne.n	40257e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402576:	3b01      	subs	r3, #1
  402578:	d1f9      	bne.n	40256e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40257a:	2001      	movs	r0, #1
  40257c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40257e:	4a0d      	ldr	r2, [pc, #52]	; (4025b4 <pmc_switch_mck_to_pllack+0x60>)
  402580:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402582:	f023 0303 	bic.w	r3, r3, #3
  402586:	f043 0302 	orr.w	r3, r3, #2
  40258a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40258c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40258e:	f013 0f08 	tst.w	r3, #8
  402592:	d10a      	bne.n	4025aa <pmc_switch_mck_to_pllack+0x56>
  402594:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402598:	4906      	ldr	r1, [pc, #24]	; (4025b4 <pmc_switch_mck_to_pllack+0x60>)
  40259a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40259c:	f012 0f08 	tst.w	r2, #8
  4025a0:	d105      	bne.n	4025ae <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4025a2:	3b01      	subs	r3, #1
  4025a4:	d1f9      	bne.n	40259a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4025a6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4025a8:	4770      	bx	lr
	return 0;
  4025aa:	2000      	movs	r0, #0
  4025ac:	4770      	bx	lr
  4025ae:	2000      	movs	r0, #0
  4025b0:	4770      	bx	lr
  4025b2:	bf00      	nop
  4025b4:	400e0400 	.word	0x400e0400

004025b8 <pmc_switch_mainck_to_fastrc>:
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4025b8:	4911      	ldr	r1, [pc, #68]	; (402600 <pmc_switch_mainck_to_fastrc+0x48>)
  4025ba:	6a0a      	ldr	r2, [r1, #32]
  4025bc:	f442 125c 	orr.w	r2, r2, #3604480	; 0x370000
  4025c0:	f042 0208 	orr.w	r2, r2, #8
  4025c4:	620a      	str	r2, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4025c6:	460a      	mov	r2, r1
  4025c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4025ca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4025ce:	d0fb      	beq.n	4025c8 <pmc_switch_mainck_to_fastrc+0x10>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4025d0:	4a0b      	ldr	r2, [pc, #44]	; (402600 <pmc_switch_mainck_to_fastrc+0x48>)
  4025d2:	6a13      	ldr	r3, [r2, #32]
  4025d4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4025d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4025dc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4025e0:	4318      	orrs	r0, r3
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4025e2:	6210      	str	r0, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4025e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4025e6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4025ea:	d0fb      	beq.n	4025e4 <pmc_switch_mainck_to_fastrc+0x2c>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4025ec:	4a04      	ldr	r2, [pc, #16]	; (402600 <pmc_switch_mainck_to_fastrc+0x48>)
  4025ee:	6a13      	ldr	r3, [r2, #32]
  4025f0:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4025f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4025f8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4025fc:	6213      	str	r3, [r2, #32]
  4025fe:	4770      	bx	lr
  402600:	400e0400 	.word	0x400e0400

00402604 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402604:	4b02      	ldr	r3, [pc, #8]	; (402610 <pmc_osc_is_ready_mainck+0xc>)
  402606:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402608:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40260c:	4770      	bx	lr
  40260e:	bf00      	nop
  402610:	400e0400 	.word	0x400e0400

00402614 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402614:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402618:	4b01      	ldr	r3, [pc, #4]	; (402620 <pmc_disable_pllack+0xc>)
  40261a:	629a      	str	r2, [r3, #40]	; 0x28
  40261c:	4770      	bx	lr
  40261e:	bf00      	nop
  402620:	400e0400 	.word	0x400e0400

00402624 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402624:	4b02      	ldr	r3, [pc, #8]	; (402630 <pmc_is_locked_pllack+0xc>)
  402626:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402628:	f000 0002 	and.w	r0, r0, #2
  40262c:	4770      	bx	lr
  40262e:	bf00      	nop
  402630:	400e0400 	.word	0x400e0400

00402634 <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  402634:	2200      	movs	r2, #0
  402636:	4b01      	ldr	r3, [pc, #4]	; (40263c <pmc_disable_pllbck+0x8>)
  402638:	62da      	str	r2, [r3, #44]	; 0x2c
  40263a:	4770      	bx	lr
  40263c:	400e0400 	.word	0x400e0400

00402640 <pmc_is_locked_pllbck>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  402640:	4b02      	ldr	r3, [pc, #8]	; (40264c <pmc_is_locked_pllbck+0xc>)
  402642:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402644:	f000 0004 	and.w	r0, r0, #4
  402648:	4770      	bx	lr
  40264a:	bf00      	nop
  40264c:	400e0400 	.word	0x400e0400

00402650 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  402650:	2822      	cmp	r0, #34	; 0x22
  402652:	d81e      	bhi.n	402692 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  402654:	281f      	cmp	r0, #31
  402656:	d80c      	bhi.n	402672 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402658:	4b11      	ldr	r3, [pc, #68]	; (4026a0 <pmc_enable_periph_clk+0x50>)
  40265a:	699a      	ldr	r2, [r3, #24]
  40265c:	2301      	movs	r3, #1
  40265e:	4083      	lsls	r3, r0
  402660:	4393      	bics	r3, r2
  402662:	d018      	beq.n	402696 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  402664:	2301      	movs	r3, #1
  402666:	fa03 f000 	lsl.w	r0, r3, r0
  40266a:	4b0d      	ldr	r3, [pc, #52]	; (4026a0 <pmc_enable_periph_clk+0x50>)
  40266c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40266e:	2000      	movs	r0, #0
  402670:	4770      	bx	lr
		ul_id -= 32;
  402672:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402674:	4b0a      	ldr	r3, [pc, #40]	; (4026a0 <pmc_enable_periph_clk+0x50>)
  402676:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40267a:	2301      	movs	r3, #1
  40267c:	4083      	lsls	r3, r0
  40267e:	4393      	bics	r3, r2
  402680:	d00b      	beq.n	40269a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  402682:	2301      	movs	r3, #1
  402684:	fa03 f000 	lsl.w	r0, r3, r0
  402688:	4b05      	ldr	r3, [pc, #20]	; (4026a0 <pmc_enable_periph_clk+0x50>)
  40268a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40268e:	2000      	movs	r0, #0
  402690:	4770      	bx	lr
		return 1;
  402692:	2001      	movs	r0, #1
  402694:	4770      	bx	lr
	return 0;
  402696:	2000      	movs	r0, #0
  402698:	4770      	bx	lr
  40269a:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40269c:	4770      	bx	lr
  40269e:	bf00      	nop
  4026a0:	400e0400 	.word	0x400e0400

004026a4 <pmc_disable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4026a4:	2822      	cmp	r0, #34	; 0x22
  4026a6:	d822      	bhi.n	4026ee <pmc_disable_periph_clk+0x4a>
		return 1;
	}

	if (ul_id < 32) {
  4026a8:	281f      	cmp	r0, #31
  4026aa:	d80e      	bhi.n	4026ca <pmc_disable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
  4026ac:	4b11      	ldr	r3, [pc, #68]	; (4026f4 <pmc_disable_periph_clk+0x50>)
  4026ae:	699a      	ldr	r2, [r3, #24]
  4026b0:	2301      	movs	r3, #1
  4026b2:	4083      	lsls	r3, r0
  4026b4:	4393      	bics	r3, r2
  4026b6:	d001      	beq.n	4026bc <pmc_disable_periph_clk+0x18>
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
  4026b8:	2000      	movs	r0, #0
  4026ba:	4770      	bx	lr
			PMC->PMC_PCDR0 = 1 << ul_id;
  4026bc:	2301      	movs	r3, #1
  4026be:	fa03 f000 	lsl.w	r0, r3, r0
  4026c2:	4b0c      	ldr	r3, [pc, #48]	; (4026f4 <pmc_disable_periph_clk+0x50>)
  4026c4:	6158      	str	r0, [r3, #20]
	return 0;
  4026c6:	2000      	movs	r0, #0
  4026c8:	4770      	bx	lr
		ul_id -= 32;
  4026ca:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
  4026cc:	4b09      	ldr	r3, [pc, #36]	; (4026f4 <pmc_disable_periph_clk+0x50>)
  4026ce:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4026d2:	2301      	movs	r3, #1
  4026d4:	4083      	lsls	r3, r0
  4026d6:	4393      	bics	r3, r2
  4026d8:	d001      	beq.n	4026de <pmc_disable_periph_clk+0x3a>
	return 0;
  4026da:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4026dc:	4770      	bx	lr
			PMC->PMC_PCDR1 = 1 << ul_id;
  4026de:	2301      	movs	r3, #1
  4026e0:	fa03 f000 	lsl.w	r0, r3, r0
  4026e4:	4b03      	ldr	r3, [pc, #12]	; (4026f4 <pmc_disable_periph_clk+0x50>)
  4026e6:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
	return 0;
  4026ea:	2000      	movs	r0, #0
  4026ec:	4770      	bx	lr
		return 1;
  4026ee:	2001      	movs	r0, #1
  4026f0:	4770      	bx	lr
  4026f2:	bf00      	nop
  4026f4:	400e0400 	.word	0x400e0400

004026f8 <pmc_switch_udpck_to_pllbck>:
 *
 * \param ul_usbdiv Clock divisor.
 */
void pmc_switch_udpck_to_pllbck(uint32_t ul_usbdiv)
{
	PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv) | PMC_USB_USBS;
  4026f8:	0200      	lsls	r0, r0, #8
  4026fa:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
  4026fe:	f040 0001 	orr.w	r0, r0, #1
  402702:	4b01      	ldr	r3, [pc, #4]	; (402708 <pmc_switch_udpck_to_pllbck+0x10>)
  402704:	6398      	str	r0, [r3, #56]	; 0x38
  402706:	4770      	bx	lr
  402708:	400e0400 	.word	0x400e0400

0040270c <pmc_enable_udpck>:
 * \brief Enable UDP (USB) clock.
 */
void pmc_enable_udpck(void)
{
#if (SAM3S || SAM4S || SAM4E || SAMG55)
	PMC->PMC_SCER = PMC_SCER_UDP;
  40270c:	2280      	movs	r2, #128	; 0x80
  40270e:	4b01      	ldr	r3, [pc, #4]	; (402714 <pmc_enable_udpck+0x8>)
  402710:	601a      	str	r2, [r3, #0]
  402712:	4770      	bx	lr
  402714:	400e0400 	.word	0x400e0400

00402718 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
  402718:	4b03      	ldr	r3, [pc, #12]	; (402728 <pmc_set_fast_startup_input+0x10>)
  40271a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	ul_inputs &= PMC_FAST_STARTUP_Msk;
  40271c:	f3c0 0012 	ubfx	r0, r0, #0, #19
	PMC->PMC_FSMR |= ul_inputs;
  402720:	4310      	orrs	r0, r2
  402722:	6718      	str	r0, [r3, #112]	; 0x70
  402724:	4770      	bx	lr
  402726:	bf00      	nop
  402728:	400e0400 	.word	0x400e0400

0040272c <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
  40272c:	4b02      	ldr	r3, [pc, #8]	; (402738 <pmc_is_wakeup_clocks_restored+0xc>)
  40272e:	7818      	ldrb	r0, [r3, #0]
}
  402730:	f080 0001 	eor.w	r0, r0, #1
  402734:	4770      	bx	lr
  402736:	bf00      	nop
  402738:	20000700 	.word	0x20000700

0040273c <board_init>:
#include <conf_board.h>
#include <registers.h>
#include <modbus.h>

void board_init(void)
{
  40273c:	b510      	push	{r4, lr}
  40273e:	b082      	sub	sp, #8
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	
	WDT->WDT_MR |= WDT_MR_WDDIS; // Disable watchdog timer to prevent uC resetting every 15 seconds :)
  402740:	4a09      	ldr	r2, [pc, #36]	; (402768 <board_init+0x2c>)
  402742:	6853      	ldr	r3, [r2, #4]
  402744:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402748:	6053      	str	r3, [r2, #4]
	
	//Enable USB Comm port so we can send debug data over serial to a computer (could be useful)
	//Configuration for this is in conf_usb.h
	udc_start();
  40274a:	4b08      	ldr	r3, [pc, #32]	; (40276c <board_init+0x30>)
  40274c:	4798      	blx	r3
	modbus_init(UART1,115200,PIOA,PIO_PA17,SLAVEID);
  40274e:	2301      	movs	r3, #1
  402750:	9300      	str	r3, [sp, #0]
  402752:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  402756:	4a06      	ldr	r2, [pc, #24]	; (402770 <board_init+0x34>)
  402758:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  40275c:	4805      	ldr	r0, [pc, #20]	; (402774 <board_init+0x38>)
  40275e:	4c06      	ldr	r4, [pc, #24]	; (402778 <board_init+0x3c>)
  402760:	47a0      	blx	r4
	
}
  402762:	b002      	add	sp, #8
  402764:	bd10      	pop	{r4, pc}
  402766:	bf00      	nop
  402768:	400e1450 	.word	0x400e1450
  40276c:	0040077d 	.word	0x0040077d
  402770:	400e0e00 	.word	0x400e0e00
  402774:	400e0800 	.word	0x400e0800
  402778:	00402c2d 	.word	0x00402c2d

0040277c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40277c:	e7fe      	b.n	40277c <Dummy_Handler>
	...

00402780 <Reset_Handler>:
{
  402780:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  402782:	4b21      	ldr	r3, [pc, #132]	; (402808 <Reset_Handler+0x88>)
  402784:	4a21      	ldr	r2, [pc, #132]	; (40280c <Reset_Handler+0x8c>)
  402786:	429a      	cmp	r2, r3
  402788:	d928      	bls.n	4027dc <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  40278a:	4b21      	ldr	r3, [pc, #132]	; (402810 <Reset_Handler+0x90>)
  40278c:	4a1e      	ldr	r2, [pc, #120]	; (402808 <Reset_Handler+0x88>)
  40278e:	429a      	cmp	r2, r3
  402790:	d20c      	bcs.n	4027ac <Reset_Handler+0x2c>
  402792:	3b01      	subs	r3, #1
  402794:	1a9b      	subs	r3, r3, r2
  402796:	f023 0303 	bic.w	r3, r3, #3
  40279a:	3304      	adds	r3, #4
  40279c:	4413      	add	r3, r2
  40279e:	491b      	ldr	r1, [pc, #108]	; (40280c <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4027a0:	f851 0b04 	ldr.w	r0, [r1], #4
  4027a4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4027a8:	429a      	cmp	r2, r3
  4027aa:	d1f9      	bne.n	4027a0 <Reset_Handler+0x20>
	__NOP();
  4027ac:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4027ae:	4b19      	ldr	r3, [pc, #100]	; (402814 <Reset_Handler+0x94>)
  4027b0:	4a19      	ldr	r2, [pc, #100]	; (402818 <Reset_Handler+0x98>)
  4027b2:	429a      	cmp	r2, r3
  4027b4:	d20a      	bcs.n	4027cc <Reset_Handler+0x4c>
  4027b6:	3b01      	subs	r3, #1
  4027b8:	1a9b      	subs	r3, r3, r2
  4027ba:	f023 0303 	bic.w	r3, r3, #3
  4027be:	3304      	adds	r3, #4
  4027c0:	4413      	add	r3, r2
		*pDest++ = 0;
  4027c2:	2100      	movs	r1, #0
  4027c4:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  4027c8:	429a      	cmp	r2, r3
  4027ca:	d1fb      	bne.n	4027c4 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  4027cc:	4b13      	ldr	r3, [pc, #76]	; (40281c <Reset_Handler+0x9c>)
  4027ce:	4a14      	ldr	r2, [pc, #80]	; (402820 <Reset_Handler+0xa0>)
  4027d0:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  4027d2:	4b14      	ldr	r3, [pc, #80]	; (402824 <Reset_Handler+0xa4>)
  4027d4:	4798      	blx	r3
	main();
  4027d6:	4b14      	ldr	r3, [pc, #80]	; (402828 <Reset_Handler+0xa8>)
  4027d8:	4798      	blx	r3
  4027da:	e7fe      	b.n	4027da <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  4027dc:	4b0a      	ldr	r3, [pc, #40]	; (402808 <Reset_Handler+0x88>)
  4027de:	4a0b      	ldr	r2, [pc, #44]	; (40280c <Reset_Handler+0x8c>)
  4027e0:	429a      	cmp	r2, r3
  4027e2:	d2e3      	bcs.n	4027ac <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4027e4:	4b0a      	ldr	r3, [pc, #40]	; (402810 <Reset_Handler+0x90>)
  4027e6:	4808      	ldr	r0, [pc, #32]	; (402808 <Reset_Handler+0x88>)
  4027e8:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4027ea:	4611      	mov	r1, r2
  4027ec:	3a04      	subs	r2, #4
  4027ee:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  4027f0:	2800      	cmp	r0, #0
  4027f2:	d0db      	beq.n	4027ac <Reset_Handler+0x2c>
  4027f4:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  4027f8:	f852 0904 	ldr.w	r0, [r2], #-4
  4027fc:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  402800:	42ca      	cmn	r2, r1
  402802:	d1f9      	bne.n	4027f8 <Reset_Handler+0x78>
  402804:	e7d2      	b.n	4027ac <Reset_Handler+0x2c>
  402806:	bf00      	nop
  402808:	20000000 	.word	0x20000000
  40280c:	004031f4 	.word	0x004031f4
  402810:	200004d4 	.word	0x200004d4
  402814:	20001760 	.word	0x20001760
  402818:	200004d4 	.word	0x200004d4
  40281c:	e000ed00 	.word	0xe000ed00
  402820:	00400000 	.word	0x00400000
  402824:	0040305d 	.word	0x0040305d
  402828:	00403025 	.word	0x00403025

0040282c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40282c:	4b3c      	ldr	r3, [pc, #240]	; (402920 <SystemCoreClockUpdate+0xf4>)
  40282e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402830:	f003 0303 	and.w	r3, r3, #3
  402834:	2b03      	cmp	r3, #3
  402836:	d80e      	bhi.n	402856 <SystemCoreClockUpdate+0x2a>
  402838:	e8df f003 	tbb	[pc, r3]
  40283c:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402840:	4b38      	ldr	r3, [pc, #224]	; (402924 <SystemCoreClockUpdate+0xf8>)
  402842:	695b      	ldr	r3, [r3, #20]
  402844:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402848:	bf14      	ite	ne
  40284a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40284e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402852:	4b35      	ldr	r3, [pc, #212]	; (402928 <SystemCoreClockUpdate+0xfc>)
  402854:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402856:	4b32      	ldr	r3, [pc, #200]	; (402920 <SystemCoreClockUpdate+0xf4>)
  402858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40285a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40285e:	2b70      	cmp	r3, #112	; 0x70
  402860:	d055      	beq.n	40290e <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402862:	4b2f      	ldr	r3, [pc, #188]	; (402920 <SystemCoreClockUpdate+0xf4>)
  402864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  402866:	4930      	ldr	r1, [pc, #192]	; (402928 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402868:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  40286c:	680b      	ldr	r3, [r1, #0]
  40286e:	40d3      	lsrs	r3, r2
  402870:	600b      	str	r3, [r1, #0]
  402872:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402874:	4b2a      	ldr	r3, [pc, #168]	; (402920 <SystemCoreClockUpdate+0xf4>)
  402876:	6a1b      	ldr	r3, [r3, #32]
  402878:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40287c:	d003      	beq.n	402886 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40287e:	4a2b      	ldr	r2, [pc, #172]	; (40292c <SystemCoreClockUpdate+0x100>)
  402880:	4b29      	ldr	r3, [pc, #164]	; (402928 <SystemCoreClockUpdate+0xfc>)
  402882:	601a      	str	r2, [r3, #0]
  402884:	e7e7      	b.n	402856 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402886:	4a2a      	ldr	r2, [pc, #168]	; (402930 <SystemCoreClockUpdate+0x104>)
  402888:	4b27      	ldr	r3, [pc, #156]	; (402928 <SystemCoreClockUpdate+0xfc>)
  40288a:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40288c:	4b24      	ldr	r3, [pc, #144]	; (402920 <SystemCoreClockUpdate+0xf4>)
  40288e:	6a1b      	ldr	r3, [r3, #32]
  402890:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402894:	2b10      	cmp	r3, #16
  402896:	d005      	beq.n	4028a4 <SystemCoreClockUpdate+0x78>
  402898:	2b20      	cmp	r3, #32
  40289a:	d1dc      	bne.n	402856 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40289c:	4a23      	ldr	r2, [pc, #140]	; (40292c <SystemCoreClockUpdate+0x100>)
  40289e:	4b22      	ldr	r3, [pc, #136]	; (402928 <SystemCoreClockUpdate+0xfc>)
  4028a0:	601a      	str	r2, [r3, #0]
			break;
  4028a2:	e7d8      	b.n	402856 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4028a4:	4a23      	ldr	r2, [pc, #140]	; (402934 <SystemCoreClockUpdate+0x108>)
  4028a6:	4b20      	ldr	r3, [pc, #128]	; (402928 <SystemCoreClockUpdate+0xfc>)
  4028a8:	601a      	str	r2, [r3, #0]
			break;
  4028aa:	e7d4      	b.n	402856 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4028ac:	4b1c      	ldr	r3, [pc, #112]	; (402920 <SystemCoreClockUpdate+0xf4>)
  4028ae:	6a1b      	ldr	r3, [r3, #32]
  4028b0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4028b4:	d018      	beq.n	4028e8 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4028b6:	4a1d      	ldr	r2, [pc, #116]	; (40292c <SystemCoreClockUpdate+0x100>)
  4028b8:	4b1b      	ldr	r3, [pc, #108]	; (402928 <SystemCoreClockUpdate+0xfc>)
  4028ba:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4028bc:	4b18      	ldr	r3, [pc, #96]	; (402920 <SystemCoreClockUpdate+0xf4>)
  4028be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4028c0:	f003 0303 	and.w	r3, r3, #3
  4028c4:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4028c6:	4a16      	ldr	r2, [pc, #88]	; (402920 <SystemCoreClockUpdate+0xf4>)
  4028c8:	bf07      	ittee	eq
  4028ca:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4028cc:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4028ce:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4028d0:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  4028d2:	4815      	ldr	r0, [pc, #84]	; (402928 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4028d4:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4028d8:	6803      	ldr	r3, [r0, #0]
  4028da:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  4028de:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4028e0:	fbb3 f3f2 	udiv	r3, r3, r2
  4028e4:	6003      	str	r3, [r0, #0]
  4028e6:	e7b6      	b.n	402856 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4028e8:	4a11      	ldr	r2, [pc, #68]	; (402930 <SystemCoreClockUpdate+0x104>)
  4028ea:	4b0f      	ldr	r3, [pc, #60]	; (402928 <SystemCoreClockUpdate+0xfc>)
  4028ec:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4028ee:	4b0c      	ldr	r3, [pc, #48]	; (402920 <SystemCoreClockUpdate+0xf4>)
  4028f0:	6a1b      	ldr	r3, [r3, #32]
  4028f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4028f6:	2b10      	cmp	r3, #16
  4028f8:	d005      	beq.n	402906 <SystemCoreClockUpdate+0xda>
  4028fa:	2b20      	cmp	r3, #32
  4028fc:	d1de      	bne.n	4028bc <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4028fe:	4a0b      	ldr	r2, [pc, #44]	; (40292c <SystemCoreClockUpdate+0x100>)
  402900:	4b09      	ldr	r3, [pc, #36]	; (402928 <SystemCoreClockUpdate+0xfc>)
  402902:	601a      	str	r2, [r3, #0]
					break;
  402904:	e7da      	b.n	4028bc <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402906:	4a0b      	ldr	r2, [pc, #44]	; (402934 <SystemCoreClockUpdate+0x108>)
  402908:	4b07      	ldr	r3, [pc, #28]	; (402928 <SystemCoreClockUpdate+0xfc>)
  40290a:	601a      	str	r2, [r3, #0]
					break;
  40290c:	e7d6      	b.n	4028bc <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  40290e:	4a06      	ldr	r2, [pc, #24]	; (402928 <SystemCoreClockUpdate+0xfc>)
  402910:	6813      	ldr	r3, [r2, #0]
  402912:	4909      	ldr	r1, [pc, #36]	; (402938 <SystemCoreClockUpdate+0x10c>)
  402914:	fba1 1303 	umull	r1, r3, r1, r3
  402918:	085b      	lsrs	r3, r3, #1
  40291a:	6013      	str	r3, [r2, #0]
  40291c:	4770      	bx	lr
  40291e:	bf00      	nop
  402920:	400e0400 	.word	0x400e0400
  402924:	400e1410 	.word	0x400e1410
  402928:	200000a4 	.word	0x200000a4
  40292c:	00b71b00 	.word	0x00b71b00
  402930:	003d0900 	.word	0x003d0900
  402934:	007a1200 	.word	0x007a1200
  402938:	aaaaaaab 	.word	0xaaaaaaab

0040293c <system_init_flash>:
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40293c:	4b12      	ldr	r3, [pc, #72]	; (402988 <system_init_flash+0x4c>)
  40293e:	4298      	cmp	r0, r3
  402940:	d911      	bls.n	402966 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402942:	4b12      	ldr	r3, [pc, #72]	; (40298c <system_init_flash+0x50>)
  402944:	4298      	cmp	r0, r3
  402946:	d913      	bls.n	402970 <system_init_flash+0x34>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402948:	4b11      	ldr	r3, [pc, #68]	; (402990 <system_init_flash+0x54>)
  40294a:	4298      	cmp	r0, r3
  40294c:	d914      	bls.n	402978 <system_init_flash+0x3c>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40294e:	4b11      	ldr	r3, [pc, #68]	; (402994 <system_init_flash+0x58>)
  402950:	4298      	cmp	r0, r3
  402952:	d915      	bls.n	402980 <system_init_flash+0x44>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402954:	4b10      	ldr	r3, [pc, #64]	; (402998 <system_init_flash+0x5c>)
  402956:	4298      	cmp	r0, r3
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402958:	bf94      	ite	ls
  40295a:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40295e:	4a0f      	ldrhi	r2, [pc, #60]	; (40299c <system_init_flash+0x60>)
  402960:	4b0f      	ldr	r3, [pc, #60]	; (4029a0 <system_init_flash+0x64>)
  402962:	601a      	str	r2, [r3, #0]
  402964:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402966:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40296a:	4b0d      	ldr	r3, [pc, #52]	; (4029a0 <system_init_flash+0x64>)
  40296c:	601a      	str	r2, [r3, #0]
  40296e:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402970:	4a0c      	ldr	r2, [pc, #48]	; (4029a4 <system_init_flash+0x68>)
  402972:	4b0b      	ldr	r3, [pc, #44]	; (4029a0 <system_init_flash+0x64>)
  402974:	601a      	str	r2, [r3, #0]
  402976:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402978:	4a0b      	ldr	r2, [pc, #44]	; (4029a8 <system_init_flash+0x6c>)
  40297a:	4b09      	ldr	r3, [pc, #36]	; (4029a0 <system_init_flash+0x64>)
  40297c:	601a      	str	r2, [r3, #0]
  40297e:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402980:	4a0a      	ldr	r2, [pc, #40]	; (4029ac <system_init_flash+0x70>)
  402982:	4b07      	ldr	r3, [pc, #28]	; (4029a0 <system_init_flash+0x64>)
  402984:	601a      	str	r2, [r3, #0]
  402986:	4770      	bx	lr
  402988:	01312cff 	.word	0x01312cff
  40298c:	026259ff 	.word	0x026259ff
  402990:	039386ff 	.word	0x039386ff
  402994:	04c4b3ff 	.word	0x04c4b3ff
  402998:	05f5e0ff 	.word	0x05f5e0ff
  40299c:	04000500 	.word	0x04000500
  4029a0:	400e0a00 	.word	0x400e0a00
  4029a4:	04000100 	.word	0x04000100
  4029a8:	04000200 	.word	0x04000200
  4029ac:	04000300 	.word	0x04000300

004029b0 <readHandler>:
static bool convertToBool(const uint8_t data[1]){
    return data[0];
}


void readHandler(uint8_t* responsePacket, uint16_t start_reg, uint16_t end_reg) {
  4029b0:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i = start_reg;
  4029b2:	460b      	mov	r3, r1
	while (i < REGISTER_AR_SIZE+INT_REG_OFFSET && i < end_reg) {
  4029b4:	29ff      	cmp	r1, #255	; 0xff
  4029b6:	dc15      	bgt.n	4029e4 <readHandler+0x34>
  4029b8:	4617      	mov	r7, r2
  4029ba:	4291      	cmp	r1, r2
  4029bc:	da12      	bge.n	4029e4 <readHandler+0x34>
  4029be:	1c84      	adds	r4, r0, #2
  4029c0:	4834      	ldr	r0, [pc, #208]	; (402a94 <readHandler+0xe4>)
  4029c2:	eb00 0141 	add.w	r1, r0, r1, lsl #1
		uint16_t data = intRegisters[i-INT_REG_OFFSET];
  4029c6:	f831 5f02 	ldrh.w	r5, [r1, #2]!
  4029ca:	4620      	mov	r0, r4
		responsePacket[0] = (data >> 8) & 0xFF;
  4029cc:	0a2e      	lsrs	r6, r5, #8
  4029ce:	f804 6c02 	strb.w	r6, [r4, #-2]
		responsePacket[1] = data & 0xFF;
  4029d2:	f804 5c01 	strb.w	r5, [r4, #-1]
		responsePacket += INT_REG_BYTE_SZ;
		i++;
  4029d6:	3301      	adds	r3, #1
	while (i < REGISTER_AR_SIZE+INT_REG_OFFSET && i < end_reg) {
  4029d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  4029dc:	d005      	beq.n	4029ea <readHandler+0x3a>
  4029de:	3402      	adds	r4, #2
  4029e0:	42bb      	cmp	r3, r7
  4029e2:	dbf0      	blt.n	4029c6 <readHandler+0x16>
	}
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  4029e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4029e8:	da4c      	bge.n	402a84 <readHandler+0xd4>
  4029ea:	4696      	mov	lr, r2
  4029ec:	429a      	cmp	r2, r3
  4029ee:	dd4e      	ble.n	402a8e <readHandler+0xde>
  4029f0:	4c29      	ldr	r4, [pc, #164]	; (402a98 <readHandler+0xe8>)
  4029f2:	eb04 0483 	add.w	r4, r4, r3, lsl #2
	floatCoversionBytes[0] = (u.data >> 24) & 0xFF;
  4029f6:	f854 1f04 	ldr.w	r1, [r4, #4]!
  4029fa:	0e0f      	lsrs	r7, r1, #24
	floatCoversionBytes[1] = (u.data >> 16) & 0xFF;
  4029fc:	f3c1 4607 	ubfx	r6, r1, #16, #8
	floatCoversionBytes[2] = (u.data >> 8) & 0xFF;
  402a00:	f3c1 2507 	ubfx	r5, r1, #8, #8
	floatCoversionBytes[3] = u.data & 0xFF;
  402a04:	b2c9      	uxtb	r1, r1
		uint8_t* floatConversionBytes = floatToBytes_union(floatRegisters[i-FLOAT_REG_OFFSET]);
		responsePacket += FLOAT_REG_BYTE_SZ;
  402a06:	3004      	adds	r0, #4
		i++;
  402a08:	3301      	adds	r3, #1
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  402a0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402a0e:	d01f      	beq.n	402a50 <readHandler+0xa0>
  402a10:	4573      	cmp	r3, lr
  402a12:	d1f0      	bne.n	4029f6 <readHandler+0x46>
  402a14:	4c21      	ldr	r4, [pc, #132]	; (402a9c <readHandler+0xec>)
  402a16:	7027      	strb	r7, [r4, #0]
  402a18:	7066      	strb	r6, [r4, #1]
  402a1a:	70a5      	strb	r5, [r4, #2]
  402a1c:	70e1      	strb	r1, [r4, #3]
		responsePacket += FLOAT_REG_BYTE_SZ;
  402a1e:	4601      	mov	r1, r0
	}
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402a20:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
  402a24:	db35      	blt.n	402a92 <readHandler+0xe2>
		responsePacket[0] = charRegisters[i-CHAR_REG_OFFSET];
		responsePacket += CHAR_REG_BYTE_SZ;
		i++;
	}
	while (i < REGISTER_AR_SIZE+BOOL_REG_OFFSET && i < end_reg) {
  402a26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  402a2a:	da32      	bge.n	402a92 <readHandler+0xe2>
  402a2c:	4293      	cmp	r3, r2
  402a2e:	da30      	bge.n	402a92 <readHandler+0xe2>
  402a30:	481b      	ldr	r0, [pc, #108]	; (402aa0 <readHandler+0xf0>)
  402a32:	4418      	add	r0, r3
  402a34:	f5c3 6580 	rsb	r5, r3, #1024	; 0x400
  402a38:	440d      	add	r5, r1
  402a3a:	1ad3      	subs	r3, r2, r3
  402a3c:	440b      	add	r3, r1
		responsePacket[0] = boolRegisters[i-BOOL_REG_OFFSET];
  402a3e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
  402a42:	f801 4b01 	strb.w	r4, [r1], #1
	while (i < REGISTER_AR_SIZE+BOOL_REG_OFFSET && i < end_reg) {
  402a46:	428d      	cmp	r5, r1
  402a48:	d023      	beq.n	402a92 <readHandler+0xe2>
  402a4a:	428b      	cmp	r3, r1
  402a4c:	d1f7      	bne.n	402a3e <readHandler+0x8e>
  402a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a50:	4c12      	ldr	r4, [pc, #72]	; (402a9c <readHandler+0xec>)
  402a52:	7027      	strb	r7, [r4, #0]
  402a54:	7066      	strb	r6, [r4, #1]
  402a56:	70a5      	strb	r5, [r4, #2]
  402a58:	70e1      	strb	r1, [r4, #3]
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402a5a:	429a      	cmp	r2, r3
  402a5c:	dd19      	ble.n	402a92 <readHandler+0xe2>
  402a5e:	4d11      	ldr	r5, [pc, #68]	; (402aa4 <readHandler+0xf4>)
  402a60:	441d      	add	r5, r3
  402a62:	f5c3 7640 	rsb	r6, r3, #768	; 0x300
  402a66:	4406      	add	r6, r0
  402a68:	1ad7      	subs	r7, r2, r3
  402a6a:	4407      	add	r7, r0
  402a6c:	4601      	mov	r1, r0
  402a6e:	1a18      	subs	r0, r3, r0
		responsePacket[0] = charRegisters[i-CHAR_REG_OFFSET];
  402a70:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  402a74:	f801 3b01 	strb.w	r3, [r1], #1
  402a78:	180b      	adds	r3, r1, r0
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402a7a:	42b1      	cmp	r1, r6
  402a7c:	d0d3      	beq.n	402a26 <readHandler+0x76>
  402a7e:	42b9      	cmp	r1, r7
  402a80:	d1f6      	bne.n	402a70 <readHandler+0xc0>
  402a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
  402a88:	dbe7      	blt.n	402a5a <readHandler+0xaa>
  402a8a:	4601      	mov	r1, r0
  402a8c:	e7cb      	b.n	402a26 <readHandler+0x76>
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  402a8e:	4601      	mov	r1, r0
  402a90:	e7c6      	b.n	402a20 <readHandler+0x70>
  402a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a94:	20001536 	.word	0x20001536
  402a98:	20000d30 	.word	0x20000d30
  402a9c:	20000704 	.word	0x20000704
  402aa0:	20000d33 	.word	0x20000d33
  402aa4:	20000d2f 	.word	0x20000d2f

00402aa8 <writeHandler>:
		responsePacket += BOOL_REG_BYTE_SZ;
		i++;
	}
}

void writeHandler(uint8_t* data_packet, uint16_t start_reg, uint16_t end_reg) {
  402aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i = start_reg;
  402aaa:	460b      	mov	r3, r1
	while (i < REGISTER_AR_SIZE+INT_REG_OFFSET && i < end_reg) {
  402aac:	29ff      	cmp	r1, #255	; 0xff
  402aae:	dc16      	bgt.n	402ade <writeHandler+0x36>
  402ab0:	4614      	mov	r4, r2
  402ab2:	4291      	cmp	r1, r2
  402ab4:	da13      	bge.n	402ade <writeHandler+0x36>
  402ab6:	1c85      	adds	r5, r0, #2
  402ab8:	4837      	ldr	r0, [pc, #220]	; (402b98 <writeHandler+0xf0>)
  402aba:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  402abe:	4628      	mov	r0, r5
    return (data[0] << 8) | data[1];
  402ac0:	f815 7c02 	ldrb.w	r7, [r5, #-2]
  402ac4:	f815 6c01 	ldrb.w	r6, [r5, #-1]
  402ac8:	ea46 2607 	orr.w	r6, r6, r7, lsl #8
		intRegisters[i-INT_REG_OFFSET] = convertToInt(data_packet);
  402acc:	f821 6f02 	strh.w	r6, [r1, #2]!
		data_packet += INT_REG_BYTE_SZ;
		i++;
  402ad0:	3301      	adds	r3, #1
	while (i < REGISTER_AR_SIZE+INT_REG_OFFSET && i < end_reg) {
  402ad2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  402ad6:	d005      	beq.n	402ae4 <writeHandler+0x3c>
  402ad8:	3502      	adds	r5, #2
  402ada:	42a3      	cmp	r3, r4
  402adc:	dbef      	blt.n	402abe <writeHandler+0x16>
	}
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  402ade:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402ae2:	da3c      	bge.n	402b5e <writeHandler+0xb6>
  402ae4:	4696      	mov	lr, r2
  402ae6:	429a      	cmp	r2, r3
  402ae8:	dd1b      	ble.n	402b22 <writeHandler+0x7a>
  402aea:	1d04      	adds	r4, r0, #4
  402aec:	4e2b      	ldr	r6, [pc, #172]	; (402b9c <writeHandler+0xf4>)
  402aee:	eb06 0683 	add.w	r6, r6, r3, lsl #2
  402af2:	4620      	mov	r0, r4
    u.data = MERGE_FOUR_BYTES(data);
  402af4:	f814 7c04 	ldrb.w	r7, [r4, #-4]
  402af8:	f814 1c03 	ldrb.w	r1, [r4, #-3]
  402afc:	0409      	lsls	r1, r1, #16
  402afe:	ea41 6107 	orr.w	r1, r1, r7, lsl #24
  402b02:	f814 7c01 	ldrb.w	r7, [r4, #-1]
  402b06:	4339      	orrs	r1, r7
  402b08:	f814 7c02 	ldrb.w	r7, [r4, #-2]
		floatRegisters[i-FLOAT_REG_OFFSET] = convertToFloat_union(data_packet);
  402b0c:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  402b10:	f846 1f04 	str.w	r1, [r6, #4]!
		data_packet += FLOAT_REG_BYTE_SZ;
		i++;
  402b14:	3301      	adds	r3, #1
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  402b16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402b1a:	d023      	beq.n	402b64 <writeHandler+0xbc>
  402b1c:	3404      	adds	r4, #4
  402b1e:	4573      	cmp	r3, lr
  402b20:	d1e7      	bne.n	402af2 <writeHandler+0x4a>
	}
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402b22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
  402b26:	db35      	blt.n	402b94 <writeHandler+0xec>
		charRegisters[i-CHAR_REG_OFFSET] = convertToChar(data_packet);
		data_packet += CHAR_REG_BYTE_SZ;
		i++;
	}
	while (i < REGISTER_AR_SIZE+BOOL_REG_OFFSET && i < end_reg) {
  402b28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  402b2c:	da32      	bge.n	402b94 <writeHandler+0xec>
  402b2e:	4293      	cmp	r3, r2
  402b30:	da30      	bge.n	402b94 <writeHandler+0xec>
  402b32:	3801      	subs	r0, #1
  402b34:	f2a3 3301 	subw	r3, r3, #769	; 0x301
  402b38:	4919      	ldr	r1, [pc, #100]	; (402ba0 <writeHandler+0xf8>)
  402b3a:	440b      	add	r3, r1
  402b3c:	f101 04ff 	add.w	r4, r1, #255	; 0xff
  402b40:	f2a2 3201 	subw	r2, r2, #769	; 0x301
  402b44:	4411      	add	r1, r2
    return data[0];
  402b46:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  402b4a:	3200      	adds	r2, #0
  402b4c:	bf18      	it	ne
  402b4e:	2201      	movne	r2, #1
  402b50:	f803 2f01 	strb.w	r2, [r3, #1]!
	while (i < REGISTER_AR_SIZE+BOOL_REG_OFFSET && i < end_reg) {
  402b54:	42a3      	cmp	r3, r4
  402b56:	d01d      	beq.n	402b94 <writeHandler+0xec>
  402b58:	428b      	cmp	r3, r1
  402b5a:	d1f4      	bne.n	402b46 <writeHandler+0x9e>
  402b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402b5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
  402b62:	dae1      	bge.n	402b28 <writeHandler+0x80>
  402b64:	429a      	cmp	r2, r3
  402b66:	dd15      	ble.n	402b94 <writeHandler+0xec>
  402b68:	f2a3 2101 	subw	r1, r3, #513	; 0x201
  402b6c:	4d0d      	ldr	r5, [pc, #52]	; (402ba4 <writeHandler+0xfc>)
  402b6e:	4429      	add	r1, r5
  402b70:	f105 07ff 	add.w	r7, r5, #255	; 0xff
  402b74:	f2a2 2401 	subw	r4, r2, #513	; 0x201
  402b78:	442c      	add	r4, r5
  402b7a:	4606      	mov	r6, r0
  402b7c:	1a1d      	subs	r5, r3, r0
    return data[0];
  402b7e:	f816 3b01 	ldrb.w	r3, [r6], #1
		charRegisters[i-CHAR_REG_OFFSET] = convertToChar(data_packet);
  402b82:	f801 3f01 	strb.w	r3, [r1, #1]!
		data_packet += CHAR_REG_BYTE_SZ;
  402b86:	4630      	mov	r0, r6
  402b88:	19ab      	adds	r3, r5, r6
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402b8a:	42b9      	cmp	r1, r7
  402b8c:	d0cc      	beq.n	402b28 <writeHandler+0x80>
  402b8e:	42a1      	cmp	r1, r4
  402b90:	d1f5      	bne.n	402b7e <writeHandler+0xd6>
  402b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402b96:	bf00      	nop
  402b98:	20001536 	.word	0x20001536
  402b9c:	20000d30 	.word	0x20000d30
  402ba0:	20001034 	.word	0x20001034
  402ba4:	20000f30 	.word	0x20000f30

00402ba8 <getReadResponseDataSize>:
}

uint16_t getReadResponseDataSize(uint16_t start_reg, uint16_t end_reg) {
	uint16_t size = 0;																			//I don't like the previous implementation because it had several loops that were unnecessary

	if(start_reg < REGISTER_AR_SIZE+INT_REG_OFFSET){									//check if starting register is within the data type range
  402ba8:	28ff      	cmp	r0, #255	; 0xff
  402baa:	d824      	bhi.n	402bf6 <getReadResponseDataSize+0x4e>
		if(end_reg >= REGISTER_AR_SIZE+INT_REG_OFFSET){									//check if the ending register is past the data type range
  402bac:	29ff      	cmp	r1, #255	; 0xff
  402bae:	d91d      	bls.n	402bec <getReadResponseDataSize+0x44>
			size += (REGISTER_AR_SIZE+INT_REG_OFFSET-start_reg)*INT_REG_BYTE_SZ;		//add the register size to the size variable
  402bb0:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
  402bb4:	0040      	lsls	r0, r0, #1
  402bb6:	b283      	uxth	r3, r0
			start_reg = REGISTER_AR_SIZE+INT_REG_OFFSET;								//set the new start range to the first float register
  402bb8:	f44f 7080 	mov.w	r0, #256	; 0x100
			return size;
		}
	}
	
	if(start_reg < REGISTER_AR_SIZE+FLOAT_REG_OFFSET){									//check if starting register is within the data type range
		if(end_reg >= REGISTER_AR_SIZE+FLOAT_REG_OFFSET){								//check if the ending register is past the data type range
  402bbc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  402bc0:	d325      	bcc.n	402c0e <getReadResponseDataSize+0x66>
			size += (REGISTER_AR_SIZE+FLOAT_REG_OFFSET-start_reg)*FLOAT_REG_BYTE_SZ;	//add the register size to the size variable
  402bc2:	f5c0 7000 	rsb	r0, r0, #512	; 0x200
  402bc6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402bca:	b283      	uxth	r3, r0
			start_reg = REGISTER_AR_SIZE+FLOAT_REG_OFFSET;								//set the new start range to the first float register
  402bcc:	f44f 7000 	mov.w	r0, #512	; 0x200
			return size;
		}
	}
	
	if(start_reg < REGISTER_AR_SIZE+CHAR_REG_OFFSET){									//check if starting register is within the data type range
		if(end_reg >= REGISTER_AR_SIZE+CHAR_REG_OFFSET){								//check if the ending register is past the data type range
  402bd0:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
  402bd4:	d323      	bcc.n	402c1e <getReadResponseDataSize+0x76>
  402bd6:	f503 7340 	add.w	r3, r3, #768	; 0x300
			size += (REGISTER_AR_SIZE+CHAR_REG_OFFSET-start_reg)*CHAR_REG_BYTE_SZ;		//add the register size to the size variable
  402bda:	1a18      	subs	r0, r3, r0
  402bdc:	b283      	uxth	r3, r0
			start_reg = REGISTER_AR_SIZE+CHAR_REG_OFFSET;								//set the new start range to the first float register
  402bde:	f44f 7040 	mov.w	r0, #768	; 0x300
  402be2:	3101      	adds	r1, #1
  402be4:	4419      	add	r1, r3
			return size;
		}
	}
	
	if(start_reg < REGISTER_AR_SIZE+BOOL_REG_OFFSET){
		size += (end_reg + 1 - start_reg)*BOOL_REG_BYTE_SZ;								//return the size including this data type's registers
  402be6:	1a08      	subs	r0, r1, r0
  402be8:	b280      	uxth	r0, r0
		return size;
  402bea:	4770      	bx	lr
			size += (end_reg + 1 - start_reg)*INT_REG_BYTE_SZ;							//return the size including this data type's registers
  402bec:	3101      	adds	r1, #1
  402bee:	1a08      	subs	r0, r1, r0
  402bf0:	0040      	lsls	r0, r0, #1
  402bf2:	b280      	uxth	r0, r0
			return size;
  402bf4:	4770      	bx	lr
	if(start_reg < REGISTER_AR_SIZE+FLOAT_REG_OFFSET){									//check if starting register is within the data type range
  402bf6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  402bfa:	d306      	bcc.n	402c0a <getReadResponseDataSize+0x62>
	if(start_reg < REGISTER_AR_SIZE+CHAR_REG_OFFSET){									//check if starting register is within the data type range
  402bfc:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  402c00:	d30b      	bcc.n	402c1a <getReadResponseDataSize+0x72>
	if(start_reg < REGISTER_AR_SIZE+BOOL_REG_OFFSET){
  402c02:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
  402c06:	d30f      	bcc.n	402c28 <getReadResponseDataSize+0x80>
	}
		
}
  402c08:	4770      	bx	lr
	uint16_t size = 0;																			//I don't like the previous implementation because it had several loops that were unnecessary
  402c0a:	2300      	movs	r3, #0
  402c0c:	e7d6      	b.n	402bbc <getReadResponseDataSize+0x14>
			size += (end_reg + 1 - start_reg)*FLOAT_REG_BYTE_SZ;						//return the size including this data type's registers
  402c0e:	3101      	adds	r1, #1
  402c10:	1a08      	subs	r0, r1, r0
  402c12:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402c16:	b280      	uxth	r0, r0
			return size;
  402c18:	4770      	bx	lr
	uint16_t size = 0;																			//I don't like the previous implementation because it had several loops that were unnecessary
  402c1a:	2300      	movs	r3, #0
  402c1c:	e7d8      	b.n	402bd0 <getReadResponseDataSize+0x28>
  402c1e:	3101      	adds	r1, #1
  402c20:	440b      	add	r3, r1
			size += (end_reg + 1 - start_reg)*CHAR_REG_BYTE_SZ;							//return the size including this data type's registers
  402c22:	1a18      	subs	r0, r3, r0
  402c24:	b280      	uxth	r0, r0
			return size;
  402c26:	4770      	bx	lr
	uint16_t size = 0;																			//I don't like the previous implementation because it had several loops that were unnecessary
  402c28:	2300      	movs	r3, #0
  402c2a:	e7da      	b.n	402be2 <getReadResponseDataSize+0x3a>

00402c2c <modbus_init>:

void modbus_init(Uart *port485, const uint32_t baud, Pio *enPinPort, const uint32_t enPin, const uint8_t slave_id){
  402c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402c30:	b086      	sub	sp, #24
  402c32:	460f      	mov	r7, r1
  402c34:	4615      	mov	r5, r2
  402c36:	461e      	mov	r6, r3
	
	RS485Port = port485;
  402c38:	4b2c      	ldr	r3, [pc, #176]	; (402cec <modbus_init+0xc0>)
  402c3a:	6018      	str	r0, [r3, #0]
	slaveID = slave_id;
  402c3c:	4b2c      	ldr	r3, [pc, #176]	; (402cf0 <modbus_init+0xc4>)
  402c3e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
  402c42:	701a      	strb	r2, [r3, #0]
	
	if(RS485Port == UART0){
  402c44:	4b2b      	ldr	r3, [pc, #172]	; (402cf4 <modbus_init+0xc8>)
  402c46:	4298      	cmp	r0, r3
  402c48:	d023      	beq.n	402c92 <modbus_init+0x66>
		pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA9);		//Sets PA9 to RX
		pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA10);		//Sets PA10 to TX
		NVIC_EnableIRQ(UART0_IRQn);							//enables interrupts related to this port
	}
	
	if(RS485Port == UART1){
  402c4a:	4b28      	ldr	r3, [pc, #160]	; (402cec <modbus_init+0xc0>)
  402c4c:	681a      	ldr	r2, [r3, #0]
  402c4e:	4b2a      	ldr	r3, [pc, #168]	; (402cf8 <modbus_init+0xcc>)
  402c50:	429a      	cmp	r2, r3
  402c52:	d035      	beq.n	402cc0 <modbus_init+0x94>
		pio_set_peripheral(PIOB,PIO_PERIPH_A,PIO_PB2);		//Sets PB2 to RX
		pio_set_peripheral(PIOB,PIO_PERIPH_A,PIO_PB3);		//Sets PB3 to TX
		NVIC_EnableIRQ(UART1_IRQn);							//enables interrupts related to this port
	}
	
	uint32_t clockSpeed = sysclk_get_peripheral_bus_hz(RS485Port);		//gets CPU speed to for baud counter
  402c54:	4c25      	ldr	r4, [pc, #148]	; (402cec <modbus_init+0xc0>)
	
	sam_uart_opt_t UARTSettings = {
  402c56:	4b29      	ldr	r3, [pc, #164]	; (402cfc <modbus_init+0xd0>)
  402c58:	9303      	str	r3, [sp, #12]
  402c5a:	9704      	str	r7, [sp, #16]
  402c5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402c60:	9305      	str	r3, [sp, #20]
		.ul_baudrate = baud,			//sets baudrate
		.ul_mode = UART_MR_CHMODE_NORMAL | UART_MR_PAR_NO,	//sets to normal mode
		.ul_mck = clockSpeed			//sets baud counter clock
	};
	
	uart_init(RS485Port, &UARTSettings);							//init the UART port
  402c62:	a903      	add	r1, sp, #12
  402c64:	6820      	ldr	r0, [r4, #0]
  402c66:	4b26      	ldr	r3, [pc, #152]	; (402d00 <modbus_init+0xd4>)
  402c68:	4798      	blx	r3
	uart_enable_rx(RS485Port);
  402c6a:	6820      	ldr	r0, [r4, #0]
  402c6c:	4b25      	ldr	r3, [pc, #148]	; (402d04 <modbus_init+0xd8>)
  402c6e:	4798      	blx	r3
	uart_enable_tx(RS485Port);
  402c70:	6820      	ldr	r0, [r4, #0]
  402c72:	4b25      	ldr	r3, [pc, #148]	; (402d08 <modbus_init+0xdc>)
  402c74:	4798      	blx	r3
	uart_enable_interrupt(RS485Port, UART_IER_RXRDY);				//Enable interrupt for incoming data
  402c76:	2101      	movs	r1, #1
  402c78:	6820      	ldr	r0, [r4, #0]
  402c7a:	4b24      	ldr	r3, [pc, #144]	; (402d0c <modbus_init+0xe0>)
  402c7c:	4798      	blx	r3
	
	pio_set_output(enPinPort,enPin,HIGH,DISABLE,DISABLE);		//init the enable pin
  402c7e:	2300      	movs	r3, #0
  402c80:	9300      	str	r3, [sp, #0]
  402c82:	2201      	movs	r2, #1
  402c84:	4631      	mov	r1, r6
  402c86:	4628      	mov	r0, r5
  402c88:	4c21      	ldr	r4, [pc, #132]	; (402d10 <modbus_init+0xe4>)
  402c8a:	47a0      	blx	r4
}
  402c8c:	b006      	add	sp, #24
  402c8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pmc_enable_periph_clk(ID_UART0);		//Enable the clocks to the UART modules
  402c92:	2008      	movs	r0, #8
  402c94:	4b1f      	ldr	r3, [pc, #124]	; (402d14 <modbus_init+0xe8>)
  402c96:	4798      	blx	r3
		pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA9);		//Sets PA9 to RX
  402c98:	f8df 8084 	ldr.w	r8, [pc, #132]	; 402d20 <modbus_init+0xf4>
  402c9c:	f44f 7200 	mov.w	r2, #512	; 0x200
  402ca0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402ca4:	4640      	mov	r0, r8
  402ca6:	4c1c      	ldr	r4, [pc, #112]	; (402d18 <modbus_init+0xec>)
  402ca8:	47a0      	blx	r4
		pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA10);		//Sets PA10 to TX
  402caa:	f44f 6280 	mov.w	r2, #1024	; 0x400
  402cae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402cb2:	4640      	mov	r0, r8
  402cb4:	47a0      	blx	r4
  402cb6:	f44f 7280 	mov.w	r2, #256	; 0x100
  402cba:	4b18      	ldr	r3, [pc, #96]	; (402d1c <modbus_init+0xf0>)
  402cbc:	601a      	str	r2, [r3, #0]
  402cbe:	e7c4      	b.n	402c4a <modbus_init+0x1e>
		pmc_enable_periph_clk(ID_UART1);		//Enable the clocks to the UART modules
  402cc0:	2009      	movs	r0, #9
  402cc2:	4b14      	ldr	r3, [pc, #80]	; (402d14 <modbus_init+0xe8>)
  402cc4:	4798      	blx	r3
		pio_set_peripheral(PIOB,PIO_PERIPH_A,PIO_PB2);		//Sets PB2 to RX
  402cc6:	f8df 805c 	ldr.w	r8, [pc, #92]	; 402d24 <modbus_init+0xf8>
  402cca:	2204      	movs	r2, #4
  402ccc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402cd0:	4640      	mov	r0, r8
  402cd2:	4c11      	ldr	r4, [pc, #68]	; (402d18 <modbus_init+0xec>)
  402cd4:	47a0      	blx	r4
		pio_set_peripheral(PIOB,PIO_PERIPH_A,PIO_PB3);		//Sets PB3 to TX
  402cd6:	2208      	movs	r2, #8
  402cd8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402cdc:	4640      	mov	r0, r8
  402cde:	47a0      	blx	r4
  402ce0:	f44f 7200 	mov.w	r2, #512	; 0x200
  402ce4:	4b0d      	ldr	r3, [pc, #52]	; (402d1c <modbus_init+0xf0>)
  402ce6:	601a      	str	r2, [r3, #0]
  402ce8:	e7b4      	b.n	402c54 <modbus_init+0x28>
  402cea:	bf00      	nop
  402cec:	20001030 	.word	0x20001030
  402cf0:	20001738 	.word	0x20001738
  402cf4:	400e0600 	.word	0x400e0600
  402cf8:	400e0800 	.word	0x400e0800
  402cfc:	07270e00 	.word	0x07270e00
  402d00:	00400cb1 	.word	0x00400cb1
  402d04:	00400ced 	.word	0x00400ced
  402d08:	00400ce7 	.word	0x00400ce7
  402d0c:	00400cf3 	.word	0x00400cf3
  402d10:	00402525 	.word	0x00402525
  402d14:	00402651 	.word	0x00402651
  402d18:	00402495 	.word	0x00402495
  402d1c:	e000e100 	.word	0xe000e100
  402d20:	400e0e00 	.word	0x400e0e00
  402d24:	400e1000 	.word	0x400e1000

00402d28 <UART_Handler>:
		uart_write(RS485Port, responsePacket[i]);
	}
}

//interrupt handler for incoming data
void UART_Handler(void){
  402d28:	b510      	push	{r4, lr}
	if(uart_is_rx_ready(RS485Port)){							//confirm there is data ready to be read
  402d2a:	4b0a      	ldr	r3, [pc, #40]	; (402d54 <UART_Handler+0x2c>)
  402d2c:	6818      	ldr	r0, [r3, #0]
  402d2e:	4b0a      	ldr	r3, [pc, #40]	; (402d58 <UART_Handler+0x30>)
  402d30:	4798      	blx	r3
  402d32:	b900      	cbnz	r0, 402d36 <UART_Handler+0xe>
  402d34:	bd10      	pop	{r4, pc}
		uart_read(RS485Port, &(rxBuffer.data[rxBuffer.head]));		//move the data into the next index of the rx buffer
  402d36:	4c09      	ldr	r4, [pc, #36]	; (402d5c <UART_Handler+0x34>)
  402d38:	8821      	ldrh	r1, [r4, #0]
  402d3a:	3104      	adds	r1, #4
  402d3c:	4421      	add	r1, r4
  402d3e:	4b05      	ldr	r3, [pc, #20]	; (402d54 <UART_Handler+0x2c>)
  402d40:	6818      	ldr	r0, [r3, #0]
  402d42:	4b07      	ldr	r3, [pc, #28]	; (402d60 <UART_Handler+0x38>)
  402d44:	4798      	blx	r3
		rxBuffer.head = PKT_WRAP_ARND(rxBuffer.head + 1);		//iterate the head through the ring buffer
  402d46:	8823      	ldrh	r3, [r4, #0]
  402d48:	3301      	adds	r3, #1
  402d4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
  402d4e:	8023      	strh	r3, [r4, #0]
	}
}
  402d50:	e7f0      	b.n	402d34 <UART_Handler+0xc>
  402d52:	bf00      	nop
  402d54:	20001030 	.word	0x20001030
  402d58:	00400cf7 	.word	0x00400cf7
  402d5c:	20000b08 	.word	0x20000b08
  402d60:	00400d0f 	.word	0x00400d0f

00402d64 <UART0_Handler>:


//Regardless of what UART port triggers the interrupt, the behavior is the same
void UART0_Handler(){
  402d64:	b508      	push	{r3, lr}
	UART_Handler();
  402d66:	4b01      	ldr	r3, [pc, #4]	; (402d6c <UART0_Handler+0x8>)
  402d68:	4798      	blx	r3
  402d6a:	bd08      	pop	{r3, pc}
  402d6c:	00402d29 	.word	0x00402d29

00402d70 <UART1_Handler>:
}

void UART1_Handler(){
  402d70:	b508      	push	{r3, lr}
	UART_Handler();
  402d72:	4b01      	ldr	r3, [pc, #4]	; (402d78 <UART1_Handler+0x8>)
  402d74:	4798      	blx	r3
  402d76:	bd08      	pop	{r3, pc}
  402d78:	00402d29 	.word	0x00402d29

00402d7c <pop_packet>:
}

uint8_t* pop_packet(){
	static uint8_t returnPacket[RX_BUFFER_SIZE];
	for(int i=0;i<packetSize;i++){							//copy packet data to return array
  402d7c:	4b0d      	ldr	r3, [pc, #52]	; (402db4 <pop_packet+0x38>)
  402d7e:	8819      	ldrh	r1, [r3, #0]
  402d80:	b1a9      	cbz	r1, 402dae <pop_packet+0x32>
uint8_t* pop_packet(){
  402d82:	b410      	push	{r4}
  402d84:	4b0c      	ldr	r3, [pc, #48]	; (402db8 <pop_packet+0x3c>)
  402d86:	885b      	ldrh	r3, [r3, #2]
  402d88:	480c      	ldr	r0, [pc, #48]	; (402dbc <pop_packet+0x40>)
  402d8a:	1e42      	subs	r2, r0, #1
  402d8c:	3901      	subs	r1, #1
  402d8e:	4408      	add	r0, r1
		returnPacket[i] = rxBuffer.data[rxBuffer.tail];
  402d90:	4c09      	ldr	r4, [pc, #36]	; (402db8 <pop_packet+0x3c>)
  402d92:	18e1      	adds	r1, r4, r3
  402d94:	7909      	ldrb	r1, [r1, #4]
  402d96:	f802 1f01 	strb.w	r1, [r2, #1]!
		rxBuffer.tail = PKT_WRAP_ARND(rxBuffer.tail + 1);	//iterate the tail
  402d9a:	3301      	adds	r3, #1
  402d9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
	for(int i=0;i<packetSize;i++){							//copy packet data to return array
  402da0:	4282      	cmp	r2, r0
  402da2:	d1f6      	bne.n	402d92 <pop_packet+0x16>
  402da4:	4a04      	ldr	r2, [pc, #16]	; (402db8 <pop_packet+0x3c>)
  402da6:	8053      	strh	r3, [r2, #2]
	}
	return returnPacket;									//return
}
  402da8:	4804      	ldr	r0, [pc, #16]	; (402dbc <pop_packet+0x40>)
  402daa:	bc10      	pop	{r4}
  402dac:	4770      	bx	lr
  402dae:	4803      	ldr	r0, [pc, #12]	; (402dbc <pop_packet+0x40>)
  402db0:	4770      	bx	lr
  402db2:	bf00      	nop
  402db4:	20001534 	.word	0x20001534
  402db8:	20000b08 	.word	0x20000b08
  402dbc:	20000708 	.word	0x20000708

00402dc0 <buffer_get_data_sz>:

uint16_t buffer_get_data_sz(void) {
	if (rxBuffer.head >= rxBuffer.tail) {
  402dc0:	4b04      	ldr	r3, [pc, #16]	; (402dd4 <buffer_get_data_sz+0x14>)
  402dc2:	8818      	ldrh	r0, [r3, #0]
  402dc4:	885b      	ldrh	r3, [r3, #2]
  402dc6:	4298      	cmp	r0, r3
		return rxBuffer.head - rxBuffer.tail;
	} else {
		return (RX_BUFFER_SIZE - rxBuffer.tail) + rxBuffer.head;
  402dc8:	bf38      	it	cc
  402dca:	f500 6080 	addcc.w	r0, r0, #1024	; 0x400
  402dce:	1ac0      	subs	r0, r0, r3
  402dd0:	b280      	uxth	r0, r0
	}
}
  402dd2:	4770      	bx	lr
  402dd4:	20000b08 	.word	0x20000b08

00402dd8 <ModRTU_CRC>:

uint16_t ModRTU_CRC(uint8_t* buf, int len)
{
	uint16_t crc = 0xFFFF;

	for (int pos = 0; pos < len; pos++) {
  402dd8:	2900      	cmp	r1, #0
  402dda:	dd16      	ble.n	402e0a <ModRTU_CRC+0x32>
{
  402ddc:	b410      	push	{r4}
  402dde:	4604      	mov	r4, r0
  402de0:	4401      	add	r1, r0
	for (int pos = 0; pos < len; pos++) {
  402de2:	f64f 70ff 	movw	r0, #65535	; 0xffff
		crc ^= (uint8_t)buf[pos];          // XOR byte into least sig. byte of crc

		for (int i = 8; i != 0; i--) {    // Loop over each bit
			if ((crc & 0x0001) != 0) {      // If the LSB is set
				crc >>= 1;                    // Shift right and XOR 0xA001
				crc ^= 0xA001;
  402de6:	f24a 0201 	movw	r2, #40961	; 0xa001
  402dea:	e001      	b.n	402df0 <ModRTU_CRC+0x18>
	for (int pos = 0; pos < len; pos++) {
  402dec:	428c      	cmp	r4, r1
  402dee:	d00f      	beq.n	402e10 <ModRTU_CRC+0x38>
		crc ^= (uint8_t)buf[pos];          // XOR byte into least sig. byte of crc
  402df0:	f814 3b01 	ldrb.w	r3, [r4], #1
  402df4:	4058      	eors	r0, r3
  402df6:	2308      	movs	r3, #8
			if ((crc & 0x0001) != 0) {      // If the LSB is set
  402df8:	f010 0f01 	tst.w	r0, #1
				crc ^= 0xA001;
  402dfc:	bf14      	ite	ne
  402dfe:	ea82 0050 	eorne.w	r0, r2, r0, lsr #1
			}
			else                            // Else LSB is not set
			crc >>= 1;                    // Just shift right
  402e02:	0840      	lsreq	r0, r0, #1
		for (int i = 8; i != 0; i--) {    // Loop over each bit
  402e04:	3b01      	subs	r3, #1
  402e06:	d1f7      	bne.n	402df8 <ModRTU_CRC+0x20>
  402e08:	e7f0      	b.n	402dec <ModRTU_CRC+0x14>
	uint16_t crc = 0xFFFF;
  402e0a:	f64f 70ff 	movw	r0, #65535	; 0xffff
  402e0e:	4770      	bx	lr
		}
	}
	
	return crc;
  402e10:	bc10      	pop	{r4}
  402e12:	4770      	bx	lr

00402e14 <packet_complete>:
bool packet_complete(){
  402e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402e16:	af00      	add	r7, sp, #0
	packetSize = 0;																	// Reset this in case packet is not complete
  402e18:	2200      	movs	r2, #0
  402e1a:	4b3d      	ldr	r3, [pc, #244]	; (402f10 <packet_complete+0xfc>)
  402e1c:	801a      	strh	r2, [r3, #0]
	uint8_t func_code = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + FC_IDX)];
  402e1e:	4b3d      	ldr	r3, [pc, #244]	; (402f14 <packet_complete+0x100>)
  402e20:	885c      	ldrh	r4, [r3, #2]
  402e22:	1c62      	adds	r2, r4, #1
  402e24:	f3c2 0209 	ubfx	r2, r2, #0, #10
  402e28:	4413      	add	r3, r2
  402e2a:	791b      	ldrb	r3, [r3, #4]
	if(func_code != FC_WRITE_MULT && func_code != FC_READ_MULT){					//if the function code isn't write or read, we know somethings fucked up
  402e2c:	2b10      	cmp	r3, #16
  402e2e:	d05a      	beq.n	402ee6 <packet_complete+0xd2>
  402e30:	2b03      	cmp	r3, #3
  402e32:	d04a      	beq.n	402eca <packet_complete+0xb6>
		 return false;																
  402e34:	2000      	movs	r0, #0
}
  402e36:	46bd      	mov	sp, r7
  402e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if(buffer_get_data_sz() < ABS_MIN_WRITE_PACKET_SIZE) return false;						//if the data size is less than this, we know the packet is incomplete
  402e3a:	4b37      	ldr	r3, [pc, #220]	; (402f18 <packet_complete+0x104>)
  402e3c:	4798      	blx	r3
  402e3e:	2809      	cmp	r0, #9
  402e40:	d93f      	bls.n	402ec2 <packet_complete+0xae>
		num_data_bytes = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + WR_DATA_SIZE_IDX)];		//get supposed number of data bytes from the packet
  402e42:	1da3      	adds	r3, r4, #6
  402e44:	f3c3 0209 	ubfx	r2, r3, #0, #10
  402e48:	4b32      	ldr	r3, [pc, #200]	; (402f14 <packet_complete+0x100>)
  402e4a:	4413      	add	r3, r2
  402e4c:	791b      	ldrb	r3, [r3, #4]
		base_pkt_sz = ABS_MIN_WRITE_PACKET_SIZE - 1;											
  402e4e:	2509      	movs	r5, #9
  402e50:	e056      	b.n	402f00 <packet_complete+0xec>
	packetSize = full_pkt_sz;															// Set global packetSize to completed packet size
  402e52:	4b2f      	ldr	r3, [pc, #188]	; (402f10 <packet_complete+0xfc>)
  402e54:	801d      	strh	r5, [r3, #0]
	uint8_t packetNoCRC[packetSize - CRC_SIZE];											//pull packet into linear buffer for crc check
  402e56:	1ea9      	subs	r1, r5, #2
  402e58:	1d6b      	adds	r3, r5, #5
  402e5a:	f023 0307 	bic.w	r3, r3, #7
  402e5e:	ebad 0d03 	sub.w	sp, sp, r3
  402e62:	4668      	mov	r0, sp
	for(int i=0;i<packetSize - CRC_SIZE;i++){
  402e64:	2900      	cmp	r1, #0
  402e66:	dd0e      	ble.n	402e86 <packet_complete+0x72>
  402e68:	460d      	mov	r5, r1
  402e6a:	446d      	add	r5, sp
  402e6c:	466a      	mov	r2, sp
		packetNoCRC[i] = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + i)];
  402e6e:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 402f14 <packet_complete+0x100>
  402e72:	1a26      	subs	r6, r4, r0
  402e74:	18b3      	adds	r3, r6, r2
  402e76:	f3c3 0309 	ubfx	r3, r3, #0, #10
  402e7a:	4473      	add	r3, lr
  402e7c:	791b      	ldrb	r3, [r3, #4]
  402e7e:	f802 3b01 	strb.w	r3, [r2], #1
	for(int i=0;i<packetSize - CRC_SIZE;i++){
  402e82:	42aa      	cmp	r2, r5
  402e84:	d1f6      	bne.n	402e74 <packet_complete+0x60>
		packetCRC[i] = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + (packetSize - CRC_SIZE) + i)];
  402e86:	440c      	add	r4, r1
  402e88:	4d22      	ldr	r5, [pc, #136]	; (402f14 <packet_complete+0x100>)
  402e8a:	1c63      	adds	r3, r4, #1
  402e8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
  402e90:	442b      	add	r3, r5
  402e92:	791e      	ldrb	r6, [r3, #4]
	uint16_t expectedCRC = ModRTU_CRC(packetNoCRC, packetSize - CRC_SIZE);				//calculate expected crc
  402e94:	4b21      	ldr	r3, [pc, #132]	; (402f1c <packet_complete+0x108>)
  402e96:	4798      	blx	r3
		packetCRC[i] = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + (packetSize - CRC_SIZE) + i)];
  402e98:	f3c4 0409 	ubfx	r4, r4, #0, #10
  402e9c:	442c      	add	r4, r5
	if((expectedCRC & 0xFF) == packetCRC[0]  &&  ((expectedCRC >> 8) & 0xFF) == packetCRC[1]){				//crc comparison
  402e9e:	7922      	ldrb	r2, [r4, #4]
  402ea0:	b2c3      	uxtb	r3, r0
  402ea2:	429a      	cmp	r2, r3
  402ea4:	d006      	beq.n	402eb4 <packet_complete+0xa0>
		packetSize = FC_IDX + 1;
  402ea6:	2202      	movs	r2, #2
  402ea8:	4b19      	ldr	r3, [pc, #100]	; (402f10 <packet_complete+0xfc>)
  402eaa:	801a      	strh	r2, [r3, #0]
		pop_packet();
  402eac:	4b1c      	ldr	r3, [pc, #112]	; (402f20 <packet_complete+0x10c>)
  402eae:	4798      	blx	r3
		return false;
  402eb0:	2000      	movs	r0, #0
  402eb2:	e7c0      	b.n	402e36 <packet_complete+0x22>
	if((expectedCRC & 0xFF) == packetCRC[0]  &&  ((expectedCRC >> 8) & 0xFF) == packetCRC[1]){				//crc comparison
  402eb4:	b2b6      	uxth	r6, r6
  402eb6:	f3c0 200f 	ubfx	r0, r0, #8, #16
  402eba:	4286      	cmp	r6, r0
  402ebc:	d1f3      	bne.n	402ea6 <packet_complete+0x92>
		return true;																	//packet is complete and passes crc
  402ebe:	2001      	movs	r0, #1
  402ec0:	e7b9      	b.n	402e36 <packet_complete+0x22>
		if(buffer_get_data_sz() < ABS_MIN_WRITE_PACKET_SIZE) return false;						//if the data size is less than this, we know the packet is incomplete
  402ec2:	2000      	movs	r0, #0
  402ec4:	e7b7      	b.n	402e36 <packet_complete+0x22>
		if(buffer_get_data_sz() < WRITE_RES_PACKET_SIZE) return false;					//if the data size is less than this, we know the packet is incomplete
  402ec6:	2000      	movs	r0, #0
  402ec8:	e7b5      	b.n	402e36 <packet_complete+0x22>
	uint8_t slave_id = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + SLAVE_ID_IDX)];
  402eca:	f3c4 0209 	ubfx	r2, r4, #0, #10
  402ece:	4b11      	ldr	r3, [pc, #68]	; (402f14 <packet_complete+0x100>)
  402ed0:	4413      	add	r3, r2
	((func_code == FC_READ_MULT) && slave_id != 0)) {
  402ed2:	791b      	ldrb	r3, [r3, #4]
  402ed4:	b973      	cbnz	r3, 402ef4 <packet_complete+0xe0>
		num_data_bytes = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + RD_DATA_SIZE_IDX)];
  402ed6:	1ca3      	adds	r3, r4, #2
  402ed8:	f3c3 0209 	ubfx	r2, r3, #0, #10
  402edc:	4b0d      	ldr	r3, [pc, #52]	; (402f14 <packet_complete+0x100>)
  402ede:	4413      	add	r3, r2
  402ee0:	791b      	ldrb	r3, [r3, #4]
		base_pkt_sz = ABS_MIN_READ_RES_PACKET_SIZE - 1;
  402ee2:	2505      	movs	r5, #5
  402ee4:	e00c      	b.n	402f00 <packet_complete+0xec>
	uint8_t slave_id = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + SLAVE_ID_IDX)];
  402ee6:	f3c4 0209 	ubfx	r2, r4, #0, #10
  402eea:	4b0a      	ldr	r3, [pc, #40]	; (402f14 <packet_complete+0x100>)
  402eec:	4413      	add	r3, r2
	if (func_code == FC_WRITE_MULT && slave_id != 0) {
  402eee:	791b      	ldrb	r3, [r3, #4]
  402ef0:	2b00      	cmp	r3, #0
  402ef2:	d1a2      	bne.n	402e3a <packet_complete+0x26>
		if(buffer_get_data_sz() < WRITE_RES_PACKET_SIZE) return false;					//if the data size is less than this, we know the packet is incomplete
  402ef4:	4b08      	ldr	r3, [pc, #32]	; (402f18 <packet_complete+0x104>)
  402ef6:	4798      	blx	r3
  402ef8:	2807      	cmp	r0, #7
  402efa:	d9e4      	bls.n	402ec6 <packet_complete+0xb2>
		base_pkt_sz = WRITE_RES_PACKET_SIZE;											//we know the final packet size
  402efc:	2508      	movs	r5, #8
	uint8_t num_data_bytes = 0;														// Default 0 for packets with no data bytes
  402efe:	2300      	movs	r3, #0
	uint16_t full_pkt_sz = num_data_bytes + base_pkt_sz;								//calculate full packet size
  402f00:	441d      	add	r5, r3
	if (buffer_get_data_sz() < full_pkt_sz) return false;								//make sure we have a full packet
  402f02:	4b05      	ldr	r3, [pc, #20]	; (402f18 <packet_complete+0x104>)
  402f04:	4798      	blx	r3
  402f06:	4285      	cmp	r5, r0
  402f08:	d9a3      	bls.n	402e52 <packet_complete+0x3e>
  402f0a:	2000      	movs	r0, #0
  402f0c:	e793      	b.n	402e36 <packet_complete+0x22>
  402f0e:	bf00      	nop
  402f10:	20001534 	.word	0x20001534
  402f14:	20000b08 	.word	0x20000b08
  402f18:	00402dc1 	.word	0x00402dc1
  402f1c:	00402dd9 	.word	0x00402dd9
  402f20:	00402d7d 	.word	0x00402d7d

00402f24 <modbus_update>:
void modbus_update(void){
  402f24:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f26:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
	if(buffer_get_data_sz() < ABS_MIN_PACKET_SIZE) return;			//if not enough data has been received just break out
  402f2a:	4b34      	ldr	r3, [pc, #208]	; (402ffc <modbus_update+0xd8>)
  402f2c:	4798      	blx	r3
  402f2e:	2805      	cmp	r0, #5
  402f30:	d802      	bhi.n	402f38 <modbus_update+0x14>
}
  402f32:	f20d 4d04 	addw	sp, sp, #1028	; 0x404
  402f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if( !packet_complete()) return;									//check if an entire packet has been received otherwise return, also resolves overflow errors
  402f38:	4b31      	ldr	r3, [pc, #196]	; (403000 <modbus_update+0xdc>)
  402f3a:	4798      	blx	r3
  402f3c:	2800      	cmp	r0, #0
  402f3e:	d0f8      	beq.n	402f32 <modbus_update+0xe>
	uint8_t* packet = pop_packet();									//packet is complete, so pull it out
  402f40:	4b30      	ldr	r3, [pc, #192]	; (403004 <modbus_update+0xe0>)
  402f42:	4798      	blx	r3
	if(packet[SLAVE_ID_IDX] != slaveID) return;						//disregard if the packet doesn't apply to this slave
  402f44:	7802      	ldrb	r2, [r0, #0]
  402f46:	4b30      	ldr	r3, [pc, #192]	; (403008 <modbus_update+0xe4>)
  402f48:	781b      	ldrb	r3, [r3, #0]
  402f4a:	429a      	cmp	r2, r3
  402f4c:	d1f1      	bne.n	402f32 <modbus_update+0xe>
	uint16_t start_reg = packet[START_REG_H_IDX] << 8 | packet[START_REG_L_IDX];
  402f4e:	f890 e002 	ldrb.w	lr, [r0, #2]
  402f52:	78c4      	ldrb	r4, [r0, #3]
  402f54:	ea44 260e 	orr.w	r6, r4, lr, lsl #8
	uint16_t end_reg = packet[END_REG_H_IDX] << 8 | packet[END_REG_L_IDX];
  402f58:	7901      	ldrb	r1, [r0, #4]
  402f5a:	7942      	ldrb	r2, [r0, #5]
  402f5c:	ea42 2701 	orr.w	r7, r2, r1, lsl #8
	switch(packet[FC_IDX]) {
  402f60:	7843      	ldrb	r3, [r0, #1]
  402f62:	2b03      	cmp	r3, #3
  402f64:	d01f      	beq.n	402fa6 <modbus_update+0x82>
  402f66:	2b10      	cmp	r3, #16
  402f68:	d032      	beq.n	402fd0 <modbus_update+0xac>
	uint16_t responceCRC = ModRTU_CRC(responsePacket, responsePacketSize-CRC_SIZE);			//calculate crc
  402f6a:	1eac      	subs	r4, r5, #2
  402f6c:	4621      	mov	r1, r4
  402f6e:	4668      	mov	r0, sp
  402f70:	4b26      	ldr	r3, [pc, #152]	; (40300c <modbus_update+0xe8>)
  402f72:	4798      	blx	r3
		responsePacket[responsePacketSize-i] = (responceCRC >> ((CRC_SIZE-i)*8)) & 0xFF;
  402f74:	f80d 0004 	strb.w	r0, [sp, r4]
  402f78:	eb0d 0305 	add.w	r3, sp, r5
  402f7c:	1200      	asrs	r0, r0, #8
  402f7e:	f803 0c01 	strb.w	r0, [r3, #-1]
	for (int i = 0; i < responsePacketSize; i++) {
  402f82:	2d00      	cmp	r5, #0
  402f84:	ddd5      	ble.n	402f32 <modbus_update+0xe>
  402f86:	f10d 34ff 	add.w	r4, sp, #4294967295
  402f8a:	f50d 6380 	add.w	r3, sp, #1024	; 0x400
  402f8e:	441d      	add	r5, r3
  402f90:	f2a5 4501 	subw	r5, r5, #1025	; 0x401
		uart_write(RS485Port, responsePacket[i]);
  402f94:	4f1e      	ldr	r7, [pc, #120]	; (403010 <modbus_update+0xec>)
  402f96:	4e1f      	ldr	r6, [pc, #124]	; (403014 <modbus_update+0xf0>)
  402f98:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  402f9c:	6838      	ldr	r0, [r7, #0]
  402f9e:	47b0      	blx	r6
	for (int i = 0; i < responsePacketSize; i++) {
  402fa0:	42ac      	cmp	r4, r5
  402fa2:	d1f9      	bne.n	402f98 <modbus_update+0x74>
  402fa4:	e7c5      	b.n	402f32 <modbus_update+0xe>
			uint16_t read_num_bytes = getReadResponseDataSize(start_reg, end_reg);
  402fa6:	4639      	mov	r1, r7
  402fa8:	4630      	mov	r0, r6
  402faa:	4b1b      	ldr	r3, [pc, #108]	; (403018 <modbus_update+0xf4>)
  402fac:	4798      	blx	r3
			responsePacketSize = RD_RESP_PACKET_MIN_SIZE + read_num_bytes;
  402fae:	1d45      	adds	r5, r0, #5
  402fb0:	b2ad      	uxth	r5, r5
			responsePacket[SLAVE_ID_IDX] = MASTER_ADRESS;						//this is how the protocol is now to help identify when the master or slave is speaking
  402fb2:	2300      	movs	r3, #0
  402fb4:	f88d 3000 	strb.w	r3, [sp]
			responsePacket[FC_IDX] = packet[FC_IDX];
  402fb8:	2303      	movs	r3, #3
  402fba:	f88d 3001 	strb.w	r3, [sp, #1]
			responsePacket[RD_DATA_SIZE_IDX] = read_num_bytes;
  402fbe:	f88d 0002 	strb.w	r0, [sp, #2]
			readHandler(responsePacket+RD_DATA_BYTE_START, start_reg, end_reg);
  402fc2:	463a      	mov	r2, r7
  402fc4:	4631      	mov	r1, r6
  402fc6:	eb0d 0003 	add.w	r0, sp, r3
  402fca:	4b14      	ldr	r3, [pc, #80]	; (40301c <modbus_update+0xf8>)
  402fcc:	4798      	blx	r3
			break;
  402fce:	e7cc      	b.n	402f6a <modbus_update+0x46>
			responsePacket[SLAVE_ID_IDX] = MASTER_ADRESS;	
  402fd0:	2300      	movs	r3, #0
  402fd2:	f88d 3000 	strb.w	r3, [sp]
			responsePacket[FC_IDX] = packet[FC_IDX];
  402fd6:	2310      	movs	r3, #16
  402fd8:	f88d 3001 	strb.w	r3, [sp, #1]
			responsePacket[START_REG_H_IDX] = packet[START_REG_H_IDX];
  402fdc:	f88d e002 	strb.w	lr, [sp, #2]
			responsePacket[START_REG_L_IDX] = packet[START_REG_L_IDX];
  402fe0:	f88d 4003 	strb.w	r4, [sp, #3]
			responsePacket[END_REG_H_IDX] = packet[END_REG_H_IDX];
  402fe4:	f88d 1004 	strb.w	r1, [sp, #4]
			responsePacket[END_REG_L_IDX] = packet[END_REG_L_IDX];
  402fe8:	f88d 2005 	strb.w	r2, [sp, #5]
			writeHandler(&packet[WR_DATA_BYTE_START], start_reg, end_reg);
  402fec:	463a      	mov	r2, r7
  402fee:	4631      	mov	r1, r6
  402ff0:	3007      	adds	r0, #7
  402ff2:	4b0b      	ldr	r3, [pc, #44]	; (403020 <modbus_update+0xfc>)
  402ff4:	4798      	blx	r3
			responsePacketSize = WR_RESP_PACKET_SIZE;
  402ff6:	2508      	movs	r5, #8
			break;
  402ff8:	e7b7      	b.n	402f6a <modbus_update+0x46>
  402ffa:	bf00      	nop
  402ffc:	00402dc1 	.word	0x00402dc1
  403000:	00402e15 	.word	0x00402e15
  403004:	00402d7d 	.word	0x00402d7d
  403008:	20001738 	.word	0x20001738
  40300c:	00402dd9 	.word	0x00402dd9
  403010:	20001030 	.word	0x20001030
  403014:	00400cff 	.word	0x00400cff
  403018:	00402ba9 	.word	0x00402ba9
  40301c:	004029b1 	.word	0x004029b1
  403020:	00402aa9 	.word	0x00402aa9

00403024 <main>:
#include <asf.h>
#include <modbus.h>
#include <registers.h>

int main (void)
{
  403024:	b570      	push	{r4, r5, r6, lr}
	/* Insert system clock initialization code here (sysclk_init()). */

	sysclk_init();
  403026:	4b08      	ldr	r3, [pc, #32]	; (403048 <main+0x24>)
  403028:	4798      	blx	r3
	board_init();
  40302a:	4b08      	ldr	r3, [pc, #32]	; (40304c <main+0x28>)
  40302c:	4798      	blx	r3
	//need to insert modbus_init

	/* Insert application code here, after the board has been initialized. */
	
	while(1){
		modbus_update();
  40302e:	4e08      	ldr	r6, [pc, #32]	; (403050 <main+0x2c>)
		//udi_cdc_putc(charRegisters[roverState]);
		uart_write(UART1,202);
  403030:	4d08      	ldr	r5, [pc, #32]	; (403054 <main+0x30>)
  403032:	4c09      	ldr	r4, [pc, #36]	; (403058 <main+0x34>)
		modbus_update();
  403034:	47b0      	blx	r6
		uart_write(UART1,202);
  403036:	21ca      	movs	r1, #202	; 0xca
  403038:	4628      	mov	r0, r5
  40303a:	47a0      	blx	r4
  40303c:	f242 7310 	movw	r3, #10000	; 0x2710
		for(int i=0;i<10000;i++){
  403040:	3b01      	subs	r3, #1
  403042:	d1fd      	bne.n	403040 <main+0x1c>
  403044:	e7f6      	b.n	403034 <main+0x10>
  403046:	bf00      	nop
  403048:	00402431 	.word	0x00402431
  40304c:	0040273d 	.word	0x0040273d
  403050:	00402f25 	.word	0x00402f25
  403054:	400e0800 	.word	0x400e0800
  403058:	00400cff 	.word	0x00400cff

0040305c <__libc_init_array>:
  40305c:	b570      	push	{r4, r5, r6, lr}
  40305e:	4e0f      	ldr	r6, [pc, #60]	; (40309c <__libc_init_array+0x40>)
  403060:	4d0f      	ldr	r5, [pc, #60]	; (4030a0 <__libc_init_array+0x44>)
  403062:	1b76      	subs	r6, r6, r5
  403064:	10b6      	asrs	r6, r6, #2
  403066:	bf18      	it	ne
  403068:	2400      	movne	r4, #0
  40306a:	d005      	beq.n	403078 <__libc_init_array+0x1c>
  40306c:	3401      	adds	r4, #1
  40306e:	f855 3b04 	ldr.w	r3, [r5], #4
  403072:	4798      	blx	r3
  403074:	42a6      	cmp	r6, r4
  403076:	d1f9      	bne.n	40306c <__libc_init_array+0x10>
  403078:	4e0a      	ldr	r6, [pc, #40]	; (4030a4 <__libc_init_array+0x48>)
  40307a:	4d0b      	ldr	r5, [pc, #44]	; (4030a8 <__libc_init_array+0x4c>)
  40307c:	1b76      	subs	r6, r6, r5
  40307e:	f000 f8a7 	bl	4031d0 <_init>
  403082:	10b6      	asrs	r6, r6, #2
  403084:	bf18      	it	ne
  403086:	2400      	movne	r4, #0
  403088:	d006      	beq.n	403098 <__libc_init_array+0x3c>
  40308a:	3401      	adds	r4, #1
  40308c:	f855 3b04 	ldr.w	r3, [r5], #4
  403090:	4798      	blx	r3
  403092:	42a6      	cmp	r6, r4
  403094:	d1f9      	bne.n	40308a <__libc_init_array+0x2e>
  403096:	bd70      	pop	{r4, r5, r6, pc}
  403098:	bd70      	pop	{r4, r5, r6, pc}
  40309a:	bf00      	nop
  40309c:	004031dc 	.word	0x004031dc
  4030a0:	004031dc 	.word	0x004031dc
  4030a4:	004031e4 	.word	0x004031e4
  4030a8:	004031dc 	.word	0x004031dc

004030ac <register_fini>:
  4030ac:	4b02      	ldr	r3, [pc, #8]	; (4030b8 <register_fini+0xc>)
  4030ae:	b113      	cbz	r3, 4030b6 <register_fini+0xa>
  4030b0:	4802      	ldr	r0, [pc, #8]	; (4030bc <register_fini+0x10>)
  4030b2:	f000 b805 	b.w	4030c0 <atexit>
  4030b6:	4770      	bx	lr
  4030b8:	00000000 	.word	0x00000000
  4030bc:	004030cd 	.word	0x004030cd

004030c0 <atexit>:
  4030c0:	2300      	movs	r3, #0
  4030c2:	4601      	mov	r1, r0
  4030c4:	461a      	mov	r2, r3
  4030c6:	4618      	mov	r0, r3
  4030c8:	f000 b81e 	b.w	403108 <__register_exitproc>

004030cc <__libc_fini_array>:
  4030cc:	b538      	push	{r3, r4, r5, lr}
  4030ce:	4c0a      	ldr	r4, [pc, #40]	; (4030f8 <__libc_fini_array+0x2c>)
  4030d0:	4d0a      	ldr	r5, [pc, #40]	; (4030fc <__libc_fini_array+0x30>)
  4030d2:	1b64      	subs	r4, r4, r5
  4030d4:	10a4      	asrs	r4, r4, #2
  4030d6:	d00a      	beq.n	4030ee <__libc_fini_array+0x22>
  4030d8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4030dc:	3b01      	subs	r3, #1
  4030de:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4030e2:	3c01      	subs	r4, #1
  4030e4:	f855 3904 	ldr.w	r3, [r5], #-4
  4030e8:	4798      	blx	r3
  4030ea:	2c00      	cmp	r4, #0
  4030ec:	d1f9      	bne.n	4030e2 <__libc_fini_array+0x16>
  4030ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4030f2:	f000 b877 	b.w	4031e4 <_fini>
  4030f6:	bf00      	nop
  4030f8:	004031f4 	.word	0x004031f4
  4030fc:	004031f0 	.word	0x004031f0

00403100 <__retarget_lock_acquire_recursive>:
  403100:	4770      	bx	lr
  403102:	bf00      	nop

00403104 <__retarget_lock_release_recursive>:
  403104:	4770      	bx	lr
  403106:	bf00      	nop

00403108 <__register_exitproc>:
  403108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40310c:	4d2c      	ldr	r5, [pc, #176]	; (4031c0 <__register_exitproc+0xb8>)
  40310e:	4606      	mov	r6, r0
  403110:	6828      	ldr	r0, [r5, #0]
  403112:	4698      	mov	r8, r3
  403114:	460f      	mov	r7, r1
  403116:	4691      	mov	r9, r2
  403118:	f7ff fff2 	bl	403100 <__retarget_lock_acquire_recursive>
  40311c:	4b29      	ldr	r3, [pc, #164]	; (4031c4 <__register_exitproc+0xbc>)
  40311e:	681c      	ldr	r4, [r3, #0]
  403120:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403124:	2b00      	cmp	r3, #0
  403126:	d03e      	beq.n	4031a6 <__register_exitproc+0x9e>
  403128:	685a      	ldr	r2, [r3, #4]
  40312a:	2a1f      	cmp	r2, #31
  40312c:	dc1c      	bgt.n	403168 <__register_exitproc+0x60>
  40312e:	f102 0e01 	add.w	lr, r2, #1
  403132:	b176      	cbz	r6, 403152 <__register_exitproc+0x4a>
  403134:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403138:	2401      	movs	r4, #1
  40313a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40313e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403142:	4094      	lsls	r4, r2
  403144:	4320      	orrs	r0, r4
  403146:	2e02      	cmp	r6, #2
  403148:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40314c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403150:	d023      	beq.n	40319a <__register_exitproc+0x92>
  403152:	3202      	adds	r2, #2
  403154:	f8c3 e004 	str.w	lr, [r3, #4]
  403158:	6828      	ldr	r0, [r5, #0]
  40315a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40315e:	f7ff ffd1 	bl	403104 <__retarget_lock_release_recursive>
  403162:	2000      	movs	r0, #0
  403164:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403168:	4b17      	ldr	r3, [pc, #92]	; (4031c8 <__register_exitproc+0xc0>)
  40316a:	b30b      	cbz	r3, 4031b0 <__register_exitproc+0xa8>
  40316c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403170:	f3af 8000 	nop.w
  403174:	4603      	mov	r3, r0
  403176:	b1d8      	cbz	r0, 4031b0 <__register_exitproc+0xa8>
  403178:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40317c:	6002      	str	r2, [r0, #0]
  40317e:	2100      	movs	r1, #0
  403180:	6041      	str	r1, [r0, #4]
  403182:	460a      	mov	r2, r1
  403184:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403188:	f04f 0e01 	mov.w	lr, #1
  40318c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403190:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403194:	2e00      	cmp	r6, #0
  403196:	d0dc      	beq.n	403152 <__register_exitproc+0x4a>
  403198:	e7cc      	b.n	403134 <__register_exitproc+0x2c>
  40319a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40319e:	430c      	orrs	r4, r1
  4031a0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4031a4:	e7d5      	b.n	403152 <__register_exitproc+0x4a>
  4031a6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4031aa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4031ae:	e7bb      	b.n	403128 <__register_exitproc+0x20>
  4031b0:	6828      	ldr	r0, [r5, #0]
  4031b2:	f7ff ffa7 	bl	403104 <__retarget_lock_release_recursive>
  4031b6:	f04f 30ff 	mov.w	r0, #4294967295
  4031ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4031be:	bf00      	nop
  4031c0:	200004d0 	.word	0x200004d0
  4031c4:	004031cc 	.word	0x004031cc
  4031c8:	00000000 	.word	0x00000000

004031cc <_global_impure_ptr>:
  4031cc:	200000a8                                ... 

004031d0 <_init>:
  4031d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4031d2:	bf00      	nop
  4031d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4031d6:	bc08      	pop	{r3}
  4031d8:	469e      	mov	lr, r3
  4031da:	4770      	bx	lr

004031dc <__init_array_start>:
  4031dc:	004030ad 	.word	0x004030ad

004031e0 <__frame_dummy_init_array_entry>:
  4031e0:	004000f1                                ..@.

004031e4 <_fini>:
  4031e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4031e6:	bf00      	nop
  4031e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4031ea:	bc08      	pop	{r3}
  4031ec:	469e      	mov	lr, r3
  4031ee:	4770      	bx	lr

004031f0 <__fini_array_start>:
  4031f0:	004000cd 	.word	0x004000cd
