	"dir::../../verilog/rtl"
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC",
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/NR_2_0_4",
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/NR_2_0_4/fgallag",
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/NR_2_0_4/flogtanh",
	"dir::../../verilog/rtl/rggen-verilog-rtl",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_adapter_common.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_address_decoder.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_bridge.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_bridge.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_skid_buffer.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field_w01trg.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_default_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_external_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_indirect_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_mux.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_or_reducer.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_register_common.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_bridge.v",
            "CLOCK_PERIOD": 10
            "CLOCK_PERIOD": 10
            "CLOCK_PERIOD": 10,
            "CLOCK_PERIOD": 100
            "CLOCK_PERIOD": 8
            "SYNTH_MAX_FANOUT": 5
        "DIE_AREA": "0 0 2920 3520",
        "DIE_AREA": "0 0 3000 3000",
        "DIODE_INSERTION_STRATEGY": 0,
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_gf180mcu.def",
        "FP_PDN_CHECK_NODES": 0,
        "FP_PDN_ENABLE_RAILS": 0,
        "MAGIC_WRITE_FULL_LEF": 0
        "PL_OPENPHYSYN_OPTIMIZATIONS": 0,
        "RT_MAX_LAYER": "Metal5",
        "RT_MAX_LAYER": "met5",
        "RT_MIN_LAYER": "li1",
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "dir::../../verilog/rtl/LDPC_CSR.v",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_HamDist.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_decoder.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_decoder_wrapper.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_encoder_wrapper.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_syndrome_wrapper.svp.sv",
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/ldpcEncDec.v",
        "dir::../../verilog/rtl/user_project_wrapper.v"
        "scl::sky130_fd_sc_hd": {
        "scl::sky130_fd_sc_hdll": {
        "scl::sky130_fd_sc_hs": {
        "scl::sky130_fd_sc_ls": {
        "scl::sky130_fd_sc_ms": {
        "vccd1",
        "vccd2",
        "vdda1",
        "vdda2"
        "vssa1",
        "vssa2"
        "vssd1",
        "vssd2",
        }
        },
        },
        },
        },
       "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sky130_sram_1kbyte_1rw1r_32x256_8.sv",
       "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sky130_sram_2kbyte_1rw1r_32x512_8.sv" 
       "pdk_dir::libs.ref/sky130_sram_macros/gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds",
       "pdk_dir::libs.ref/sky130_sram_macros/gds/sky130_sram_2kbyte_1rw1r_32x512_8.gds"
       "pdk_dir::libs.ref/sky130_sram_macros/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef",
       "pdk_dir::libs.ref/sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef"
       "pdk_dir::libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib",
       "pdk_dir::libs.ref/sky130_sram_macros/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib"
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "CLOCK_NET": "mprj.wb_clk_i",
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "wb_clk_i",
    "DESIGN_NAME": "user_project_wrapper",
    "EXTRA_GDS_FILES": [
    "EXTRA_LEFS": [
    "EXTRA_LIBS": [
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_PDN_CHECK_NODES": 0,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_ENABLE_RAILS": 1,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_HPITCH": 180,
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_MACRO_HOOKS": "mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_logprod        vccd1 vssd1 vccd1 vssd1, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qin.sram0      vccd1 vssd1 vccd1 vssd1, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qin.sram1      vccd1 vssd1 vccd1 vssd1, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qout.sram0     vccd1 vssd1 vccd1 vssd1, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qout.sram1     vccd1 vssd1 vccd1 vssd1, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_sum0           vccd1 vssd1 vccd1 vssd1, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_flogtanh.sram0 vccd1 vssd1 vccd1 vssd1, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_flogtanh.sram1 vccd1 vssd1 vccd1 vssd1,  mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_logprod        vccd2 vssd2 vccd2 vssd2, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qin.sram0      vccd2 vssd2 vccd2 vssd2, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qin.sram1      vccd2 vssd2 vccd2 vssd2, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qout.sram0     vccd2 vssd2 vccd2 vssd2, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qout.sram1     vccd2 vssd2 vccd2 vssd2, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_sum0           vccd2 vssd2 vccd2 vssd2, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_flogtanh.sram0 vccd2 vssd2 vccd2 vssd2, mprj.sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_flogtanh.sram1 vccd2 vssd2 vccd2 vssd2",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_VWIDTH": 3.1,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_SIZING": "absolute",
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GND_NETS": [
    "GRT_MACRO_EXTENSION": 0,
    "GRT_REPAIR_ANTENNAS": 1,
    "IO_SYNC": 0,
    "MAGIC_DEF_LABELS": 0,
    "MAGIC_DEF_LABELS": 0,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "PDK": "sky130A",
    "PL_MACRO_CHANNEL": "3 3",
    "PL_MACRO_HALO": "1 1",
    "PL_RANDOM_GLB_PLACEMENT": 1,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "PL_TARGET_DENSITY": 0.1,
    "QUIT_ON_SYNTH_CHECKS": 1,
    "ROUTING_CORES": 12,
    "RUN_CTS": 1,
    "RUN_CVC": 1,
    "RUN_FILL_INSERTION": 1,
    "RUN_KLAYOUT_XOR": false,
    "RUN_LINTER": 1,
    "RUN_TAP_DECAP_INSERTION": 1,
    "SYNTH_BUFFERING": 1,
    "SYNTH_ELABORATE_ONLY": 0,
    "SYNTH_READ_BLACBOX_LIB": 1,
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "UNIT": 2.4,
    "VDD_NETS": [
    "VERILOG_FILES": [
    "VERILOG_FILES_BLACKBOX": [
    "VERILOG_INCLUDE_DIRS": [
    "pdk::gf180mcuC": {
    "pdk::sky130*": {
    ],
    ],
    ],
    ],
    ],
    ],
    ],
    ],
    }
    },
{
}
