#include <soc.h>
#include <cg/cg.h>
#include <nor_spi/nor_spif_register.h>

SECTION_RO
clk_div_sel_info_t sclk_divisor[] = {
    {
        .divisor     = 2,
        .div_to_ctrl = 0,
    },
    {
        .divisor     = 4,
        .div_to_ctrl = 1,
    },
    {
        .divisor     = 6,
        .div_to_ctrl = 2,
    },
    {
        .divisor     = 8,
        .div_to_ctrl = 3,
    },
    {
        .divisor     = 10,
        .div_to_ctrl = 4,
    },
    {
        .divisor     = 12,
        .div_to_ctrl = 5,
    },
    {
        .divisor     = 14,
        .div_to_ctrl = 6,
    },
    {
        .divisor     = 16,
        .div_to_ctrl = 7,
    },
    {   /* The end of structure*/
        .divisor     = END_OF_INFO,
    },
};

SECTION_NOR_SPIF_GEN2_MISC
u32_t get_spi_ctrl_divisor(void)
{
    return RFLD_SFCR(spi_clk_div);
}

SECTION_NOR_SPIF_GEN2_MISC
u32_t get_default_spi_ctrl_divisor(void)
{
    SFCR_T reg = {.v = SFCRdv};
    return reg.f.spi_clk_div;
}

SECTION_NOR_SPIF_GEN2_CORE
void set_spi_ctrl_divisor(u16_t clk_div, u16_t spif_mhz)
{
    RMOD_SFCR(spi_clk_div, clk_div);
}

