$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # i_carry $end
  $var wire 4 $ i_data0 [3:0] $end
  $var wire 4 % i_data1 [3:0] $end
  $var wire 4 & o_sum [3:0] $end
  $var wire 1 ' o_carry $end
  $scope module ripple_adder $end
   $var wire 32 ( WIDTH [31:0] $end
   $var wire 1 # i_carry $end
   $var wire 4 $ i_data0 [3:0] $end
   $var wire 4 % i_data1 [3:0] $end
   $var wire 4 & o_sum [3:0] $end
   $var wire 1 ' o_carry $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b0101 $
b0010 %
b0111 &
0'
b00000000000000000000000000000100 (
#1
#2
#3
#4
#5
1#
b1000 &
#6
#7
#8
#9
#10
0#
b1000 $
b0111 %
b1111 &
#11
#12
#13
#14
#15
1#
b0000 &
1'
#16
#17
#18
#19
