digraph "CFG for '_Z9reduce_v5PfS_i' function" {
	label="CFG for '_Z9reduce_v5PfS_i' function";

	Node0x590e910 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = shl nsw i32 %5, 6\l  %7 = add nsw i32 %6, %4\l  %8 = sext i32 %7 to i64\l  %9 = getelementptr inbounds float, float addrspace(1)* %0, i64 %8\l  %10 = load float, float addrspace(1)* %9, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %11 = add nsw i32 %7, 32\l  %12 = sext i32 %11 to i64\l  %13 = getelementptr inbounds float, float addrspace(1)* %0, i64 %12\l  %14 = load float, float addrspace(1)* %13, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %15 = fadd contract float %10, %14\l  %16 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ9reduce_v5PfS_iE1S, i32 0, i32 %4\l  store float %15, float addrspace(3)* %16, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %17 = icmp ult i32 %4, 32\l  br i1 %17, label %18, label %49\l|{<s0>T|<s1>F}}"];
	Node0x590e910:s0 -> Node0x59119a0;
	Node0x590e910:s1 -> Node0x5911a30;
	Node0x59119a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%18:\l18:                                               \l  %19 = add nuw nsw i32 %4, 32\l  %20 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ9reduce_v5PfS_iE1S, i32 0, i32 %19\l  %21 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %22 = load float, float addrspace(3)* %16, align 4, !tbaa !5\l  %23 = fadd contract float %21, %22\l  store float %23, float addrspace(3)* %16, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %24 = add nuw nsw i32 %4, 16\l  %25 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ9reduce_v5PfS_iE1S, i32 0, i32 %24\l  %26 = load float, float addrspace(3)* %25, align 4, !tbaa !5\l  %27 = load float, float addrspace(3)* %16, align 4, !tbaa !5\l  %28 = fadd contract float %26, %27\l  store float %28, float addrspace(3)* %16, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %29 = add nuw nsw i32 %4, 8\l  %30 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ9reduce_v5PfS_iE1S, i32 0, i32 %29\l  %31 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %32 = load float, float addrspace(3)* %16, align 4, !tbaa !5\l  %33 = fadd contract float %31, %32\l  store float %33, float addrspace(3)* %16, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %34 = add nuw nsw i32 %4, 4\l  %35 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ9reduce_v5PfS_iE1S, i32 0, i32 %34\l  %36 = load float, float addrspace(3)* %35, align 4, !tbaa !5\l  %37 = load float, float addrspace(3)* %16, align 4, !tbaa !5\l  %38 = fadd contract float %36, %37\l  store float %38, float addrspace(3)* %16, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %39 = add nuw nsw i32 %4, 2\l  %40 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ9reduce_v5PfS_iE1S, i32 0, i32 %39\l  %41 = load float, float addrspace(3)* %40, align 4, !tbaa !5\l  %42 = load float, float addrspace(3)* %16, align 4, !tbaa !5\l  %43 = fadd contract float %41, %42\l  store float %43, float addrspace(3)* %16, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %44 = add nuw nsw i32 %4, 1\l  %45 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ9reduce_v5PfS_iE1S, i32 0, i32 %44\l  %46 = load float, float addrspace(3)* %45, align 4, !tbaa !5\l  %47 = load float, float addrspace(3)* %16, align 4, !tbaa !5\l  %48 = fadd contract float %46, %47\l  store float %48, float addrspace(3)* %16, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %49\l}"];
	Node0x59119a0 -> Node0x5911a30;
	Node0x5911a30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  %50 = icmp eq i32 %4, 0\l  br i1 %50, label %51, label %55\l|{<s0>T|<s1>F}}"];
	Node0x5911a30:s0 -> Node0x5913af0;
	Node0x5911a30:s1 -> Node0x5913b40;
	Node0x5913af0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%51:\l51:                                               \l  %52 = load float, float addrspace(3)* getelementptr inbounds ([32 x float],\l... [32 x float] addrspace(3)* @_ZZ9reduce_v5PfS_iE1S, i32 0, i32 0), align 16,\l... !tbaa !5\l  %53 = sext i32 %5 to i64\l  %54 = getelementptr inbounds float, float addrspace(1)* %1, i64 %53\l  store float %52, float addrspace(1)* %54, align 4, !tbaa !5\l  br label %55\l}"];
	Node0x5913af0 -> Node0x5913b40;
	Node0x5913b40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  ret void\l}"];
}
