Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: CONTROLLER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CONTROLLER.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CONTROLLER"
Output Format                      : NGC
Target Device                      : xa7z020-1I-clg400

---- Source Options
Top Module Name                    : CONTROLLER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\CONTROLLER.vhd" into library work
Parsing entity <CONTROLLER>.
Parsing architecture <Behavioral> of entity <controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CONTROLLER> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CONTROLLER>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\CONTROLLER.vhd".
        LINESIZE = 256
        KERNELSIZE = 9
        WORD = 8
    Found 3-bit register for signal <state_cur>.
    Found finite state machine <FSM_0> for signal <state_cur>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <r_w> created at line 79.
    Found 8-bit subtractor for signal <r_h> created at line 79.
    Found 8-bit comparator equal for signal <GND_4_o_LINE_LINE[7]_equal_3_o> created at line 86
    Found 8-bit comparator equal for signal <IMAGE_WIDTH[7]_LINE_COL[7]_equal_4_o> created at line 86
    Found 4-bit comparator greater for signal <KERNEL_SIZE[3]_KERNEL_LINE[3]_LessThan_5_o> created at line 87
    Found 4-bit comparator greater for signal <KERNEL_SIZE[3]_KERNEL_COL[3]_LessThan_6_o> created at line 87
    Found 8-bit comparator greater for signal <r_h[7]_RES_LINE[7]_LessThan_7_o> created at line 88
    Found 8-bit comparator greater for signal <r_w[7]_RES_COL[7]_LessThan_8_o> created at line 88
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CONTROLLER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit subtractor                                      : 2
# Comparators                                          : 6
 4-bit comparator greater                              : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit subtractor                                      : 2
# Comparators                                          : 6
 4-bit comparator greater                              : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_cur[1:3]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 s_idle             | 000
 s_init_kernel      | 001
 s_init_convolution | 010
 s_process_image    | 110
 s_halt             | 111
 s_error            | 011
--------------------------------

Optimizing unit <CONTROLLER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CONTROLLER, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CONTROLLER.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 76
#      INV                         : 8
#      LUT2                        : 11
#      LUT3                        : 2
#      LUT4                        : 5
#      LUT5                        : 6
#      LUT6                        : 13
#      MUXCY                       : 14
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 3
#      FDC                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 87
#      IBUF                        : 65
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : xa7z020clg400-1i 


Slice Logic Utilization: 
 Number of Slice Registers:               3  out of  106400     0%  
 Number of Slice LUTs:                   45  out of  53200     0%  
    Number used as Logic:                45  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     45
   Number with an unused Flip Flop:      42  out of     45    93%  
   Number with an unused LUT:             0  out of     45     0%  
   Number of fully used LUT-FF pairs:     3  out of     45     6%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  88  out of    125    70%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.321ns (Maximum Frequency: 757.002MHz)
   Minimum input arrival time before clock: 3.645ns
   Maximum output required time after clock: 1.303ns
   Maximum combinational path delay: 1.473ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.321ns (frequency: 757.002MHz)
  Total number of paths / destination ports: 11 / 3
-------------------------------------------------------------------------
Delay:               1.321ns (Levels of Logic = 2)
  Source:            state_cur_FSM_FFd2 (FF)
  Destination:       state_cur_FSM_FFd3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: state_cur_FSM_FFd2 to state_cur_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.232   0.594  state_cur_FSM_FFd2 (state_cur_FSM_FFd2)
     LUT6:I3->O            1   0.043   0.409  state_cur_FSM_FFd3-In1 (state_cur_FSM_FFd3-In1)
     LUT5:I4->O            1   0.043   0.000  state_cur_FSM_FFd3-In2 (state_cur_FSM_FFd3-In)
     FDC:D                    -0.001          state_cur_FSM_FFd3
    ----------------------------------------
    Total                      1.321ns (0.318ns logic, 1.003ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 598 / 6
-------------------------------------------------------------------------
Offset:              3.645ns (Levels of Logic = 9)
  Source:            IMAGE_HEIGHT<0> (PAD)
  Destination:       state_cur_FSM_FFd1 (FF)
  Destination Clock: CLK rising

  Data Path: IMAGE_HEIGHT<0> to state_cur_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.463  IMAGE_HEIGHT_0_IBUF (IMAGE_HEIGHT_0_IBUF)
     LUT2:I0->O            1   0.043   0.000  Msub_r_h_lut<0> (Msub_r_h_lut<0>)
     MUXCY:S->O            1   0.230   0.000  Msub_r_h_cy<0> (Msub_r_h_cy<0>)
     XORCY:CI->O           2   0.251   0.554  Msub_r_h_xor<1> (RES_HEIGHT_1_OBUF)
     LUT4:I1->O            1   0.043   0.409  r_h[7]_RES_LINE[7]_LessThan_7_o22 (r_h[7]_RES_LINE[7]_LessThan_7_o21)
     LUT5:I4->O            1   0.043   0.463  r_h[7]_RES_LINE[7]_LessThan_7_o23 (r_h[7]_RES_LINE[7]_LessThan_7_o22)
     LUT5:I3->O            2   0.043   0.554  r_h[7]_RES_LINE[7]_LessThan_7_o25 (r_h[7]_RES_LINE[7]_LessThan_7_o)
     LUT5:I2->O            1   0.043   0.463  state_cur_FSM_FFd1-In6_SW0 (N4)
     LUT6:I4->O            1   0.043   0.000  state_cur_FSM_FFd1-In7 (state_cur_FSM_FFd1-In)
     FDC:D                    -0.001          state_cur_FSM_FFd1
    ----------------------------------------
    Total                      3.645ns (0.739ns logic, 2.906ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Offset:              1.303ns (Levels of Logic = 2)
  Source:            state_cur_FSM_FFd3 (FF)
  Destination:       LINE_EN (PAD)
  Source Clock:      CLK rising

  Data Path: state_cur_FSM_FFd3 to LINE_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.232   0.629  state_cur_FSM_FFd3 (state_cur_FSM_FFd3)
     LUT4:I0->O            1   0.043   0.399  Mmux_LINE_EN11 (LINE_EN_OBUF)
     OBUF:I->O                 0.000          LINE_EN_OBUF (LINE_EN)
    ----------------------------------------
    Total                      1.303ns (0.275ns logic, 1.028ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 169 / 17
-------------------------------------------------------------------------
Delay:               1.473ns (Levels of Logic = 11)
  Source:            IMAGE_WIDTH<0> (PAD)
  Destination:       RES_WIDTH<7> (PAD)

  Data Path: IMAGE_WIDTH<0> to RES_WIDTH<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.469  IMAGE_WIDTH_0_IBUF (IMAGE_WIDTH_0_IBUF)
     LUT2:I0->O            1   0.043   0.000  Msub_r_w_lut<0> (Msub_r_w_lut<0>)
     MUXCY:S->O            1   0.230   0.000  Msub_r_w_cy<0> (Msub_r_w_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Msub_r_w_cy<1> (Msub_r_w_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Msub_r_w_cy<2> (Msub_r_w_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Msub_r_w_cy<3> (Msub_r_w_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Msub_r_w_cy<4> (Msub_r_w_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Msub_r_w_cy<5> (Msub_r_w_cy<5>)
     MUXCY:CI->O           0   0.012   0.000  Msub_r_w_cy<6> (Msub_r_w_cy<6>)
     XORCY:CI->O           2   0.251   0.405  Msub_r_w_xor<7> (RES_WIDTH_7_OBUF)
     OBUF:I->O                 0.000          RES_WIDTH_7_OBUF (RES_WIDTH<7>)
    ----------------------------------------
    Total                      1.473ns (0.599ns logic, 0.874ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.321|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.59 secs
 
--> 

Total memory usage is 4710216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

