set ::env(PROJECT_NAME) comb-ckt
set ::env(DESIGN_TOP) comb_ckt
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/comb-ckt/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/comb-ckt/rtl/comb_ckt.vhd
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) OpenCores_designs
