
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dc0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002ecc  08002ecc  00012ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f00  08002f00  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  08002f00  08002f00  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f00  08002f00  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f00  08002f00  00012f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f04  08002f04  00012f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08002f08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000009c  08002fa4  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08002fa4  0002015c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d13b  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002380  00000000  00000000  0002d200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  0002f580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d8  00000000  00000000  00030098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d93  00000000  00000000  00030a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eeef  00000000  00000000  00049803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086e8b  00000000  00000000  000586f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000df57d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ce0  00000000  00000000  000df5d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002eb4 	.word	0x08002eb4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	08002eb4 	.word	0x08002eb4

0800014c <fsm_automatic>:
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
 8000150:	4b42      	ldr	r3, [pc, #264]	; (800025c <fsm_automatic+0x110>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d173      	bne.n	8000240 <fsm_automatic+0xf4>
 8000158:	4b41      	ldr	r3, [pc, #260]	; (8000260 <fsm_automatic+0x114>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	2b04      	cmp	r3, #4
 800015e:	d16f      	bne.n	8000240 <fsm_automatic+0xf4>
 8000160:	4b40      	ldr	r3, [pc, #256]	; (8000264 <fsm_automatic+0x118>)
 8000162:	681b      	ldr	r3, [r3, #0]
 8000164:	1e5a      	subs	r2, r3, #1
 8000166:	493f      	ldr	r1, [pc, #252]	; (8000264 <fsm_automatic+0x118>)
 8000168:	600a      	str	r2, [r1, #0]
 800016a:	4618      	mov	r0, r3
 800016c:	f000 fe0c 	bl	8000d88 <updateLEDBuffer1>
 8000170:	4b3d      	ldr	r3, [pc, #244]	; (8000268 <fsm_automatic+0x11c>)
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	1e5a      	subs	r2, r3, #1
 8000176:	493c      	ldr	r1, [pc, #240]	; (8000268 <fsm_automatic+0x11c>)
 8000178:	600a      	str	r2, [r1, #0]
 800017a:	4618      	mov	r0, r3
 800017c:	f000 fe4c 	bl	8000e18 <updateLEDBuffer2>
 8000180:	4b3a      	ldr	r3, [pc, #232]	; (800026c <fsm_automatic+0x120>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	3b07      	subs	r3, #7
 8000186:	2b03      	cmp	r3, #3
 8000188:	d85c      	bhi.n	8000244 <fsm_automatic+0xf8>
 800018a:	a201      	add	r2, pc, #4	; (adr r2, 8000190 <fsm_automatic+0x44>)
 800018c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000190:	080001a1 	.word	0x080001a1
 8000194:	080001c5 	.word	0x080001c5
 8000198:	080001f1 	.word	0x080001f1
 800019c:	08000215 	.word	0x08000215
 80001a0:	2003      	movs	r0, #3
 80001a2:	f000 fc4b 	bl	8000a3c <set_rgy1>
 80001a6:	2005      	movs	r0, #5
 80001a8:	f000 fc76 	bl	8000a98 <set_rgy2>
 80001ac:	4b2e      	ldr	r3, [pc, #184]	; (8000268 <fsm_automatic+0x11c>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d149      	bne.n	8000248 <fsm_automatic+0xfc>
 80001b4:	4b2e      	ldr	r3, [pc, #184]	; (8000270 <fsm_automatic+0x124>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a2b      	ldr	r2, [pc, #172]	; (8000268 <fsm_automatic+0x11c>)
 80001ba:	6013      	str	r3, [r2, #0]
 80001bc:	4b2b      	ldr	r3, [pc, #172]	; (800026c <fsm_automatic+0x120>)
 80001be:	2208      	movs	r2, #8
 80001c0:	601a      	str	r2, [r3, #0]
 80001c2:	e041      	b.n	8000248 <fsm_automatic+0xfc>
 80001c4:	2003      	movs	r0, #3
 80001c6:	f000 fc39 	bl	8000a3c <set_rgy1>
 80001ca:	2006      	movs	r0, #6
 80001cc:	f000 fc64 	bl	8000a98 <set_rgy2>
 80001d0:	4b25      	ldr	r3, [pc, #148]	; (8000268 <fsm_automatic+0x11c>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d139      	bne.n	800024c <fsm_automatic+0x100>
 80001d8:	4b26      	ldr	r3, [pc, #152]	; (8000274 <fsm_automatic+0x128>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a21      	ldr	r2, [pc, #132]	; (8000264 <fsm_automatic+0x118>)
 80001de:	6013      	str	r3, [r2, #0]
 80001e0:	4b25      	ldr	r3, [pc, #148]	; (8000278 <fsm_automatic+0x12c>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	4a20      	ldr	r2, [pc, #128]	; (8000268 <fsm_automatic+0x11c>)
 80001e6:	6013      	str	r3, [r2, #0]
 80001e8:	4b20      	ldr	r3, [pc, #128]	; (800026c <fsm_automatic+0x120>)
 80001ea:	2209      	movs	r2, #9
 80001ec:	601a      	str	r2, [r3, #0]
 80001ee:	e02d      	b.n	800024c <fsm_automatic+0x100>
 80001f0:	2005      	movs	r0, #5
 80001f2:	f000 fc23 	bl	8000a3c <set_rgy1>
 80001f6:	2003      	movs	r0, #3
 80001f8:	f000 fc4e 	bl	8000a98 <set_rgy2>
 80001fc:	4b19      	ldr	r3, [pc, #100]	; (8000264 <fsm_automatic+0x118>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	2b00      	cmp	r3, #0
 8000202:	d125      	bne.n	8000250 <fsm_automatic+0x104>
 8000204:	4b1a      	ldr	r3, [pc, #104]	; (8000270 <fsm_automatic+0x124>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a16      	ldr	r2, [pc, #88]	; (8000264 <fsm_automatic+0x118>)
 800020a:	6013      	str	r3, [r2, #0]
 800020c:	4b17      	ldr	r3, [pc, #92]	; (800026c <fsm_automatic+0x120>)
 800020e:	220a      	movs	r2, #10
 8000210:	601a      	str	r2, [r3, #0]
 8000212:	e01d      	b.n	8000250 <fsm_automatic+0x104>
 8000214:	2006      	movs	r0, #6
 8000216:	f000 fc11 	bl	8000a3c <set_rgy1>
 800021a:	2003      	movs	r0, #3
 800021c:	f000 fc3c 	bl	8000a98 <set_rgy2>
 8000220:	4b10      	ldr	r3, [pc, #64]	; (8000264 <fsm_automatic+0x118>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d115      	bne.n	8000254 <fsm_automatic+0x108>
 8000228:	4b13      	ldr	r3, [pc, #76]	; (8000278 <fsm_automatic+0x12c>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a0d      	ldr	r2, [pc, #52]	; (8000264 <fsm_automatic+0x118>)
 800022e:	6013      	str	r3, [r2, #0]
 8000230:	4b10      	ldr	r3, [pc, #64]	; (8000274 <fsm_automatic+0x128>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a0c      	ldr	r2, [pc, #48]	; (8000268 <fsm_automatic+0x11c>)
 8000236:	6013      	str	r3, [r2, #0]
 8000238:	4b0c      	ldr	r3, [pc, #48]	; (800026c <fsm_automatic+0x120>)
 800023a:	2207      	movs	r2, #7
 800023c:	601a      	str	r2, [r3, #0]
 800023e:	e009      	b.n	8000254 <fsm_automatic+0x108>
 8000240:	bf00      	nop
 8000242:	e008      	b.n	8000256 <fsm_automatic+0x10a>
 8000244:	bf00      	nop
 8000246:	e006      	b.n	8000256 <fsm_automatic+0x10a>
 8000248:	bf00      	nop
 800024a:	e004      	b.n	8000256 <fsm_automatic+0x10a>
 800024c:	bf00      	nop
 800024e:	e002      	b.n	8000256 <fsm_automatic+0x10a>
 8000250:	bf00      	nop
 8000252:	e000      	b.n	8000256 <fsm_automatic+0x10a>
 8000254:	bf00      	nop
 8000256:	bf00      	nop
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	200000b8 	.word	0x200000b8
 8000260:	200000bc 	.word	0x200000bc
 8000264:	20000018 	.word	0x20000018
 8000268:	2000001c 	.word	0x2000001c
 800026c:	20000000 	.word	0x20000000
 8000270:	20000010 	.word	0x20000010
 8000274:	20000014 	.word	0x20000014
 8000278:	2000000c 	.word	0x2000000c

0800027c <fsm_config>:
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
 8000280:	4b18      	ldr	r3, [pc, #96]	; (80002e4 <fsm_config+0x68>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	2b02      	cmp	r3, #2
 8000286:	d007      	beq.n	8000298 <fsm_config+0x1c>
 8000288:	4b16      	ldr	r3, [pc, #88]	; (80002e4 <fsm_config+0x68>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	2b03      	cmp	r3, #3
 800028e:	d003      	beq.n	8000298 <fsm_config+0x1c>
 8000290:	4b14      	ldr	r3, [pc, #80]	; (80002e4 <fsm_config+0x68>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	2b04      	cmp	r3, #4
 8000296:	d11f      	bne.n	80002d8 <fsm_config+0x5c>
 8000298:	4b13      	ldr	r3, [pc, #76]	; (80002e8 <fsm_config+0x6c>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	3b0b      	subs	r3, #11
 800029e:	2b03      	cmp	r3, #3
 80002a0:	d81c      	bhi.n	80002dc <fsm_config+0x60>
 80002a2:	a201      	add	r2, pc, #4	; (adr r2, 80002a8 <fsm_config+0x2c>)
 80002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002a8:	080002dd 	.word	0x080002dd
 80002ac:	080002b9 	.word	0x080002b9
 80002b0:	080002dd 	.word	0x080002dd
 80002b4:	080002dd 	.word	0x080002dd
 80002b8:	4b0c      	ldr	r3, [pc, #48]	; (80002ec <fsm_config+0x70>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	3301      	adds	r3, #1
 80002be:	4a0b      	ldr	r2, [pc, #44]	; (80002ec <fsm_config+0x70>)
 80002c0:	6013      	str	r3, [r2, #0]
 80002c2:	4b0a      	ldr	r3, [pc, #40]	; (80002ec <fsm_config+0x70>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	2b63      	cmp	r3, #99	; 0x63
 80002c8:	dd02      	ble.n	80002d0 <fsm_config+0x54>
 80002ca:	4b08      	ldr	r3, [pc, #32]	; (80002ec <fsm_config+0x70>)
 80002cc:	2201      	movs	r2, #1
 80002ce:	601a      	str	r2, [r3, #0]
 80002d0:	4b05      	ldr	r3, [pc, #20]	; (80002e8 <fsm_config+0x6c>)
 80002d2:	220b      	movs	r2, #11
 80002d4:	601a      	str	r2, [r3, #0]
 80002d6:	e002      	b.n	80002de <fsm_config+0x62>
 80002d8:	bf00      	nop
 80002da:	e000      	b.n	80002de <fsm_config+0x62>
 80002dc:	bf00      	nop
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	200000b8 	.word	0x200000b8
 80002e8:	20000004 	.word	0x20000004
 80002ec:	20000008 	.word	0x20000008

080002f0 <continuous_increment_state>:
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
 80002f4:	4b0c      	ldr	r3, [pc, #48]	; (8000328 <continuous_increment_state+0x38>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	3301      	adds	r3, #1
 80002fa:	4a0b      	ldr	r2, [pc, #44]	; (8000328 <continuous_increment_state+0x38>)
 80002fc:	6013      	str	r3, [r2, #0]
 80002fe:	4b0a      	ldr	r3, [pc, #40]	; (8000328 <continuous_increment_state+0x38>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	2b63      	cmp	r3, #99	; 0x63
 8000304:	dd02      	ble.n	800030c <continuous_increment_state+0x1c>
 8000306:	4b08      	ldr	r3, [pc, #32]	; (8000328 <continuous_increment_state+0x38>)
 8000308:	2201      	movs	r2, #1
 800030a:	601a      	str	r2, [r3, #0]
 800030c:	4b07      	ldr	r3, [pc, #28]	; (800032c <continuous_increment_state+0x3c>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	2b0d      	cmp	r3, #13
 8000312:	d104      	bne.n	800031e <continuous_increment_state+0x2e>
 8000314:	2200      	movs	r2, #0
 8000316:	2164      	movs	r1, #100	; 0x64
 8000318:	4805      	ldr	r0, [pc, #20]	; (8000330 <continuous_increment_state+0x40>)
 800031a:	f000 ff07 	bl	800112c <SCH_Add_Task>
 800031e:	4b03      	ldr	r3, [pc, #12]	; (800032c <continuous_increment_state+0x3c>)
 8000320:	220b      	movs	r2, #11
 8000322:	601a      	str	r2, [r3, #0]
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000008 	.word	0x20000008
 800032c:	20000004 	.word	0x20000004
 8000330:	080002f1 	.word	0x080002f1

08000334 <accept_state>:
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
 8000338:	4b03      	ldr	r3, [pc, #12]	; (8000348 <accept_state+0x14>)
 800033a:	220b      	movs	r2, #11
 800033c:	601a      	str	r2, [r3, #0]
 800033e:	bf00      	nop
 8000340:	46bd      	mov	sp, r7
 8000342:	bc80      	pop	{r7}
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	20000004 	.word	0x20000004

0800034c <fsm_manual>:
 */
#include "global.h"
#include "fsm_manual.h"
#include "led_display.h"

void fsm_manual(void){
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
    switch(state){
 8000350:	4b1e      	ldr	r3, [pc, #120]	; (80003cc <fsm_manual+0x80>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	2b06      	cmp	r3, #6
 8000356:	d823      	bhi.n	80003a0 <fsm_manual+0x54>
 8000358:	a201      	add	r2, pc, #4	; (adr r2, 8000360 <fsm_manual+0x14>)
 800035a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800035e:	bf00      	nop
 8000360:	0800037d 	.word	0x0800037d
 8000364:	080003a1 	.word	0x080003a1
 8000368:	08000383 	.word	0x08000383
 800036c:	08000389 	.word	0x08000389
 8000370:	0800038f 	.word	0x0800038f
 8000374:	08000395 	.word	0x08000395
 8000378:	0800039b 	.word	0x0800039b
    case INIT:
    	init_handler();
 800037c:	f000 f82a 	bl	80003d4 <init_handler>
    	break;
 8000380:	e00f      	b.n	80003a2 <fsm_manual+0x56>

    case NORMAL:
    	break;

    case SET_RED:
    	red_handler();
 8000382:	f000 f835 	bl	80003f0 <red_handler>
    	break;
 8000386:	e00c      	b.n	80003a2 <fsm_manual+0x56>

    case SET_AMBER:
    	amber_handler();
 8000388:	f000 f84c 	bl	8000424 <amber_handler>
    	break;
 800038c:	e009      	b.n	80003a2 <fsm_manual+0x56>

    case SET_GREEN:
    	green_handler();
 800038e:	f000 f863 	bl	8000458 <green_handler>
    	break;
 8000392:	e006      	b.n	80003a2 <fsm_manual+0x56>

    case ERROR_G:
    	errorG_handler();
 8000394:	f000 f87a 	bl	800048c <errorG_handler>
    	break;
 8000398:	e003      	b.n	80003a2 <fsm_manual+0x56>

    case ERROR_RY:
    	errorRY_handler();
 800039a:	f000 f87e 	bl	800049a <errorRY_handler>
    	break;
 800039e:	e000      	b.n	80003a2 <fsm_manual+0x56>

    default:
    	break;
 80003a0:	bf00      	nop
    }

    if(state != INIT){
 80003a2:	4b0a      	ldr	r3, [pc, #40]	; (80003cc <fsm_manual+0x80>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d00e      	beq.n	80003c8 <fsm_manual+0x7c>
        if(led_idx == 4) led_idx = 0;
 80003aa:	4b09      	ldr	r3, [pc, #36]	; (80003d0 <fsm_manual+0x84>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	2b04      	cmp	r3, #4
 80003b0:	d102      	bne.n	80003b8 <fsm_manual+0x6c>
 80003b2:	4b07      	ldr	r3, [pc, #28]	; (80003d0 <fsm_manual+0x84>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
        update7SEG(led_idx++);
 80003b8:	4b05      	ldr	r3, [pc, #20]	; (80003d0 <fsm_manual+0x84>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	1c5a      	adds	r2, r3, #1
 80003be:	4904      	ldr	r1, [pc, #16]	; (80003d0 <fsm_manual+0x84>)
 80003c0:	600a      	str	r2, [r1, #0]
 80003c2:	4618      	mov	r0, r3
 80003c4:	f000 fc36 	bl	8000c34 <update7SEG>
    }
}
 80003c8:	bf00      	nop
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	200000b8 	.word	0x200000b8
 80003d0:	200000bc 	.word	0x200000bc

080003d4 <init_handler>:

void init_handler(){
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
	set_rgy1( 0b000 );
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 fb2f 	bl	8000a3c <set_rgy1>
	set_rgy2( 0b000 );
 80003de:	2000      	movs	r0, #0
 80003e0:	f000 fb5a 	bl	8000a98 <set_rgy2>

	update7SEG(-1);
 80003e4:	f04f 30ff 	mov.w	r0, #4294967295
 80003e8:	f000 fc24 	bl	8000c34 <update7SEG>
}
 80003ec:	bf00      	nop
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <red_handler>:
//void normal_handler(){
//    updateLEDBuffer1(counter_rgy1--);
//    updateLEDBuffer2(counter_rgy2--);
//}

void red_handler(){
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
	if(config_state == ACCEPT)
 80003f4:	4b09      	ldr	r3, [pc, #36]	; (800041c <red_handler+0x2c>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	2b0e      	cmp	r3, #14
 80003fa:	d104      	bne.n	8000406 <red_handler+0x16>
		updateLEDBuffer2(-1);
 80003fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000400:	f000 fd0a 	bl	8000e18 <updateLEDBuffer2>
 8000404:	e004      	b.n	8000410 <red_handler+0x20>
	else
		updateLEDBuffer2(new_time);
 8000406:	4b06      	ldr	r3, [pc, #24]	; (8000420 <red_handler+0x30>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4618      	mov	r0, r3
 800040c:	f000 fd04 	bl	8000e18 <updateLEDBuffer2>

	toggle_rgy(0b011);
 8000410:	2003      	movs	r0, #3
 8000412:	f000 fb6f 	bl	8000af4 <toggle_rgy>
}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	20000004 	.word	0x20000004
 8000420:	20000008 	.word	0x20000008

08000424 <amber_handler>:

void amber_handler(){
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
	if(config_state == ACCEPT)
 8000428:	4b09      	ldr	r3, [pc, #36]	; (8000450 <amber_handler+0x2c>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	2b0e      	cmp	r3, #14
 800042e:	d104      	bne.n	800043a <amber_handler+0x16>
		updateLEDBuffer2(-1);
 8000430:	f04f 30ff 	mov.w	r0, #4294967295
 8000434:	f000 fcf0 	bl	8000e18 <updateLEDBuffer2>
 8000438:	e004      	b.n	8000444 <amber_handler+0x20>
	else
		updateLEDBuffer2(new_time);
 800043a:	4b06      	ldr	r3, [pc, #24]	; (8000454 <amber_handler+0x30>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	4618      	mov	r0, r3
 8000440:	f000 fcea 	bl	8000e18 <updateLEDBuffer2>

	toggle_rgy(0b110);
 8000444:	2006      	movs	r0, #6
 8000446:	f000 fb55 	bl	8000af4 <toggle_rgy>
}
 800044a:	bf00      	nop
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	20000004 	.word	0x20000004
 8000454:	20000008 	.word	0x20000008

08000458 <green_handler>:

void green_handler(){
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
	if(config_state == ACCEPT)
 800045c:	4b09      	ldr	r3, [pc, #36]	; (8000484 <green_handler+0x2c>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	2b0e      	cmp	r3, #14
 8000462:	d104      	bne.n	800046e <green_handler+0x16>
		updateLEDBuffer2(-1);
 8000464:	f04f 30ff 	mov.w	r0, #4294967295
 8000468:	f000 fcd6 	bl	8000e18 <updateLEDBuffer2>
 800046c:	e004      	b.n	8000478 <green_handler+0x20>
	else
		updateLEDBuffer2(new_time);
 800046e:	4b06      	ldr	r3, [pc, #24]	; (8000488 <green_handler+0x30>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4618      	mov	r0, r3
 8000474:	f000 fcd0 	bl	8000e18 <updateLEDBuffer2>

	toggle_rgy(0b101);
 8000478:	2005      	movs	r0, #5
 800047a:	f000 fb3b 	bl	8000af4 <toggle_rgy>
}
 800047e:	bf00      	nop
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	20000004 	.word	0x20000004
 8000488:	20000008 	.word	0x20000008

0800048c <errorG_handler>:


void errorG_handler(){
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
	toggle_rgy(0b101);
 8000490:	2005      	movs	r0, #5
 8000492:	f000 fb2f 	bl	8000af4 <toggle_rgy>
}
 8000496:	bf00      	nop
 8000498:	bd80      	pop	{r7, pc}

0800049a <errorRY_handler>:

void errorRY_handler(){
 800049a:	b580      	push	{r7, lr}
 800049c:	af00      	add	r7, sp, #0
	toggle_rgy(0b010);
 800049e:	2002      	movs	r0, #2
 80004a0:	f000 fb28 	bl	8000af4 <toggle_rgy>
}
 80004a4:	bf00      	nop
 80004a6:	bd80      	pop	{r7, pc}

080004a8 <button_processing>:
#include "fsm_config.h"

enum ButtonState {BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND};
enum ButtonState buttonState[3] = {BUTTON_RELEASED, BUTTON_RELEASED, BUTTON_RELEASED};

void button_processing(void){
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
	for (int i = 0; i < 3; ++i) {
 80004ae:	2300      	movs	r3, #0
 80004b0:	607b      	str	r3, [r7, #4]
 80004b2:	e053      	b.n	800055c <button_processing+0xb4>
		switch(buttonState[i]){
 80004b4:	4a2d      	ldr	r2, [pc, #180]	; (800056c <button_processing+0xc4>)
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	4413      	add	r3, r2
 80004ba:	781b      	ldrb	r3, [r3, #0]
 80004bc:	2b02      	cmp	r3, #2
 80004be:	d036      	beq.n	800052e <button_processing+0x86>
 80004c0:	2b02      	cmp	r3, #2
 80004c2:	dc48      	bgt.n	8000556 <button_processing+0xae>
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d002      	beq.n	80004ce <button_processing+0x26>
 80004c8:	2b01      	cmp	r3, #1
 80004ca:	d011      	beq.n	80004f0 <button_processing+0x48>
 80004cc:	e043      	b.n	8000556 <button_processing+0xae>
			case BUTTON_RELEASED:
				if(is_button_pressed(i)){
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	4618      	mov	r0, r3
 80004d4:	f000 fa7e 	bl	80009d4 <is_button_pressed>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d038      	beq.n	8000550 <button_processing+0xa8>
					buttonState[i] = BUTTON_PRESSED;
 80004de:	4a23      	ldr	r2, [pc, #140]	; (800056c <button_processing+0xc4>)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	4413      	add	r3, r2
 80004e4:	2201      	movs	r2, #1
 80004e6:	701a      	strb	r2, [r3, #0]
					immediately_press_handler(i);
 80004e8:	6878      	ldr	r0, [r7, #4]
 80004ea:	f000 f8e5 	bl	80006b8 <immediately_press_handler>
				}
				break;
 80004ee:	e02f      	b.n	8000550 <button_processing+0xa8>

			case BUTTON_PRESSED:
				if(!is_button_pressed(i)){
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	b2db      	uxtb	r3, r3
 80004f4:	4618      	mov	r0, r3
 80004f6:	f000 fa6d 	bl	80009d4 <is_button_pressed>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d105      	bne.n	800050c <button_processing+0x64>
					buttonState[i] = BUTTON_RELEASED;
 8000500:	4a1a      	ldr	r2, [pc, #104]	; (800056c <button_processing+0xc4>)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	4413      	add	r3, r2
 8000506:	2200      	movs	r2, #0
 8000508:	701a      	strb	r2, [r3, #0]
						//immediately_1s_press

						immediately_1s_press(i);
					}
				}
				break;
 800050a:	e023      	b.n	8000554 <button_processing+0xac>
					if(is_button_pressed_1s(i)){
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	b2db      	uxtb	r3, r3
 8000510:	4618      	mov	r0, r3
 8000512:	f000 fa79 	bl	8000a08 <is_button_pressed_1s>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d01b      	beq.n	8000554 <button_processing+0xac>
						buttonState[i] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800051c:	4a13      	ldr	r2, [pc, #76]	; (800056c <button_processing+0xc4>)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4413      	add	r3, r2
 8000522:	2202      	movs	r2, #2
 8000524:	701a      	strb	r2, [r3, #0]
						immediately_1s_press(i);
 8000526:	6878      	ldr	r0, [r7, #4]
 8000528:	f000 f9a4 	bl	8000874 <immediately_1s_press>
				break;
 800052c:	e012      	b.n	8000554 <button_processing+0xac>

			case BUTTON_PRESSED_MORE_THAN_1_SECOND:
				if(!is_button_pressed(i)){
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	b2db      	uxtb	r3, r3
 8000532:	4618      	mov	r0, r3
 8000534:	f000 fa4e 	bl	80009d4 <is_button_pressed>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d104      	bne.n	8000548 <button_processing+0xa0>
					buttonState[i] = BUTTON_RELEASED;
 800053e:	4a0b      	ldr	r2, [pc, #44]	; (800056c <button_processing+0xc4>)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4413      	add	r3, r2
 8000544:	2200      	movs	r2, #0
 8000546:	701a      	strb	r2, [r3, #0]
					// after_long_press
				}
				// liên tục kích

				continuously_press_handler(i);
 8000548:	6878      	ldr	r0, [r7, #4]
 800054a:	f000 f9a7 	bl	800089c <continuously_press_handler>
				break;
 800054e:	e002      	b.n	8000556 <button_processing+0xae>
				break;
 8000550:	bf00      	nop
 8000552:	e000      	b.n	8000556 <button_processing+0xae>
				break;
 8000554:	bf00      	nop
	for (int i = 0; i < 3; ++i) {
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	3301      	adds	r3, #1
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	2b02      	cmp	r3, #2
 8000560:	dda8      	ble.n	80004b4 <button_processing+0xc>
		}
	}
}
 8000562:	bf00      	nop
 8000564:	bf00      	nop
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	200000cc 	.word	0x200000cc

08000570 <setup_newstate>:

void setup_newstate(){
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0

	led_idx = 0;
 8000574:	4b43      	ldr	r3, [pc, #268]	; (8000684 <setup_newstate+0x114>)
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
	set_rgy1( 0b111 );
 800057a:	2007      	movs	r0, #7
 800057c:	f000 fa5e 	bl	8000a3c <set_rgy1>
	set_rgy2( 0b111 );
 8000580:	2007      	movs	r0, #7
 8000582:	f000 fa89 	bl	8000a98 <set_rgy2>



	switch(state){
 8000586:	4b40      	ldr	r3, [pc, #256]	; (8000688 <setup_newstate+0x118>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	3b01      	subs	r3, #1
 800058c:	2b05      	cmp	r3, #5
 800058e:	d876      	bhi.n	800067e <setup_newstate+0x10e>
 8000590:	a201      	add	r2, pc, #4	; (adr r2, 8000598 <setup_newstate+0x28>)
 8000592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000596:	bf00      	nop
 8000598:	080005b1 	.word	0x080005b1
 800059c:	0800060b 	.word	0x0800060b
 80005a0:	0800061f 	.word	0x0800061f
 80005a4:	08000633 	.word	0x08000633
 80005a8:	08000665 	.word	0x08000665
 80005ac:	08000647 	.word	0x08000647
	case NORMAL:
		if(new_red && new_green && new_amber){
 80005b0:	4b36      	ldr	r3, [pc, #216]	; (800068c <setup_newstate+0x11c>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d013      	beq.n	80005e0 <setup_newstate+0x70>
 80005b8:	4b35      	ldr	r3, [pc, #212]	; (8000690 <setup_newstate+0x120>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d00f      	beq.n	80005e0 <setup_newstate+0x70>
 80005c0:	4b34      	ldr	r3, [pc, #208]	; (8000694 <setup_newstate+0x124>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d00b      	beq.n	80005e0 <setup_newstate+0x70>
			time_red = new_red;
 80005c8:	4b30      	ldr	r3, [pc, #192]	; (800068c <setup_newstate+0x11c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a32      	ldr	r2, [pc, #200]	; (8000698 <setup_newstate+0x128>)
 80005ce:	6013      	str	r3, [r2, #0]
			time_green = new_green;
 80005d0:	4b2f      	ldr	r3, [pc, #188]	; (8000690 <setup_newstate+0x120>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a31      	ldr	r2, [pc, #196]	; (800069c <setup_newstate+0x12c>)
 80005d6:	6013      	str	r3, [r2, #0]
			time_amber = new_amber;
 80005d8:	4b2e      	ldr	r3, [pc, #184]	; (8000694 <setup_newstate+0x124>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a30      	ldr	r2, [pc, #192]	; (80006a0 <setup_newstate+0x130>)
 80005de:	6013      	str	r3, [r2, #0]
		}

		new_red = 0;
 80005e0:	4b2a      	ldr	r3, [pc, #168]	; (800068c <setup_newstate+0x11c>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
		new_green = 0;
 80005e6:	4b2a      	ldr	r3, [pc, #168]	; (8000690 <setup_newstate+0x120>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
		new_amber = 0;
 80005ec:	4b29      	ldr	r3, [pc, #164]	; (8000694 <setup_newstate+0x124>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]

		counter_rgy1 = time_red;
 80005f2:	4b29      	ldr	r3, [pc, #164]	; (8000698 <setup_newstate+0x128>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a2b      	ldr	r2, [pc, #172]	; (80006a4 <setup_newstate+0x134>)
 80005f8:	6013      	str	r3, [r2, #0]
		counter_rgy2 = time_green;
 80005fa:	4b28      	ldr	r3, [pc, #160]	; (800069c <setup_newstate+0x12c>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a2a      	ldr	r2, [pc, #168]	; (80006a8 <setup_newstate+0x138>)
 8000600:	6013      	str	r3, [r2, #0]
		traffic_state = RED1_GREEN2;
 8000602:	4b2a      	ldr	r3, [pc, #168]	; (80006ac <setup_newstate+0x13c>)
 8000604:	2207      	movs	r2, #7
 8000606:	601a      	str	r2, [r3, #0]
		break;
 8000608:	e03a      	b.n	8000680 <setup_newstate+0x110>

	case SET_RED:
		config_state = WAITING;
 800060a:	4b29      	ldr	r3, [pc, #164]	; (80006b0 <setup_newstate+0x140>)
 800060c:	220b      	movs	r2, #11
 800060e:	601a      	str	r2, [r3, #0]
		updateLEDBuffer1(2);
 8000610:	2002      	movs	r0, #2
 8000612:	f000 fbb9 	bl	8000d88 <updateLEDBuffer1>
		new_time = 1;
 8000616:	4b27      	ldr	r3, [pc, #156]	; (80006b4 <setup_newstate+0x144>)
 8000618:	2201      	movs	r2, #1
 800061a:	601a      	str	r2, [r3, #0]
		break;
 800061c:	e030      	b.n	8000680 <setup_newstate+0x110>

	case SET_AMBER:
		config_state = WAITING;
 800061e:	4b24      	ldr	r3, [pc, #144]	; (80006b0 <setup_newstate+0x140>)
 8000620:	220b      	movs	r2, #11
 8000622:	601a      	str	r2, [r3, #0]
		updateLEDBuffer1(3);
 8000624:	2003      	movs	r0, #3
 8000626:	f000 fbaf 	bl	8000d88 <updateLEDBuffer1>
		new_time = 1;
 800062a:	4b22      	ldr	r3, [pc, #136]	; (80006b4 <setup_newstate+0x144>)
 800062c:	2201      	movs	r2, #1
 800062e:	601a      	str	r2, [r3, #0]
		break;
 8000630:	e026      	b.n	8000680 <setup_newstate+0x110>

	case SET_GREEN:
		config_state = WAITING;
 8000632:	4b1f      	ldr	r3, [pc, #124]	; (80006b0 <setup_newstate+0x140>)
 8000634:	220b      	movs	r2, #11
 8000636:	601a      	str	r2, [r3, #0]
		updateLEDBuffer1(4);
 8000638:	2004      	movs	r0, #4
 800063a:	f000 fba5 	bl	8000d88 <updateLEDBuffer1>
		new_time = 1;
 800063e:	4b1d      	ldr	r3, [pc, #116]	; (80006b4 <setup_newstate+0x144>)
 8000640:	2201      	movs	r2, #1
 8000642:	601a      	str	r2, [r3, #0]
		break;
 8000644:	e01c      	b.n	8000680 <setup_newstate+0x110>

	case ERROR_RY:
		set_rgy1( 0b110 );
 8000646:	2006      	movs	r0, #6
 8000648:	f000 f9f8 	bl	8000a3c <set_rgy1>
		set_rgy2( 0b110 );
 800064c:	2006      	movs	r0, #6
 800064e:	f000 fa23 	bl	8000a98 <set_rgy2>

		updateLEDBuffer1(-2);
 8000652:	f06f 0001 	mvn.w	r0, #1
 8000656:	f000 fb97 	bl	8000d88 <updateLEDBuffer1>
		updateLEDBuffer2(-3);
 800065a:	f06f 0002 	mvn.w	r0, #2
 800065e:	f000 fbdb 	bl	8000e18 <updateLEDBuffer2>
		break;
 8000662:	e00d      	b.n	8000680 <setup_newstate+0x110>

	case ERROR_G:
		updateLEDBuffer1(-2);
 8000664:	f06f 0001 	mvn.w	r0, #1
 8000668:	f000 fb8e 	bl	8000d88 <updateLEDBuffer1>
		updateLEDBuffer2(new_red - new_amber);
 800066c:	4b07      	ldr	r3, [pc, #28]	; (800068c <setup_newstate+0x11c>)
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	4b08      	ldr	r3, [pc, #32]	; (8000694 <setup_newstate+0x124>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	4618      	mov	r0, r3
 8000678:	f000 fbce 	bl	8000e18 <updateLEDBuffer2>
		return;
 800067c:	e000      	b.n	8000680 <setup_newstate+0x110>
		break;

	default:
		break;
 800067e:	bf00      	nop
	}
}
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200000bc 	.word	0x200000bc
 8000688:	200000b8 	.word	0x200000b8
 800068c:	200000c0 	.word	0x200000c0
 8000690:	200000c4 	.word	0x200000c4
 8000694:	200000c8 	.word	0x200000c8
 8000698:	2000000c 	.word	0x2000000c
 800069c:	20000014 	.word	0x20000014
 80006a0:	20000010 	.word	0x20000010
 80006a4:	20000018 	.word	0x20000018
 80006a8:	2000001c 	.word	0x2000001c
 80006ac:	20000000 	.word	0x20000000
 80006b0:	20000004 	.word	0x20000004
 80006b4:	20000008 	.word	0x20000008

080006b8 <immediately_press_handler>:

void immediately_press_handler(int idx){
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]

	switch(idx){
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2b02      	cmp	r3, #2
 80006c4:	d050      	beq.n	8000768 <immediately_press_handler+0xb0>
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	f300 80c0 	bgt.w	800084e <immediately_press_handler+0x196>
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d003      	beq.n	80006dc <immediately_press_handler+0x24>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	d036      	beq.n	8000748 <immediately_press_handler+0x90>
		default:
			break;
		}
	}

}
 80006da:	e0b8      	b.n	800084e <immediately_press_handler+0x196>
		switch(state){
 80006dc:	4b5e      	ldr	r3, [pc, #376]	; (8000858 <immediately_press_handler+0x1a0>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	2b06      	cmp	r3, #6
 80006e2:	d82d      	bhi.n	8000740 <immediately_press_handler+0x88>
 80006e4:	a201      	add	r2, pc, #4	; (adr r2, 80006ec <immediately_press_handler+0x34>)
 80006e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ea:	bf00      	nop
 80006ec:	08000709 	.word	0x08000709
 80006f0:	08000711 	.word	0x08000711
 80006f4:	08000719 	.word	0x08000719
 80006f8:	08000721 	.word	0x08000721
 80006fc:	08000729 	.word	0x08000729
 8000700:	08000731 	.word	0x08000731
 8000704:	08000739 	.word	0x08000739
			state = NORMAL;
 8000708:	4b53      	ldr	r3, [pc, #332]	; (8000858 <immediately_press_handler+0x1a0>)
 800070a:	2201      	movs	r2, #1
 800070c:	601a      	str	r2, [r3, #0]
			break;
 800070e:	e018      	b.n	8000742 <immediately_press_handler+0x8a>
			state = SET_RED;
 8000710:	4b51      	ldr	r3, [pc, #324]	; (8000858 <immediately_press_handler+0x1a0>)
 8000712:	2202      	movs	r2, #2
 8000714:	601a      	str	r2, [r3, #0]
			break;
 8000716:	e014      	b.n	8000742 <immediately_press_handler+0x8a>
			state = SET_AMBER;
 8000718:	4b4f      	ldr	r3, [pc, #316]	; (8000858 <immediately_press_handler+0x1a0>)
 800071a:	2203      	movs	r2, #3
 800071c:	601a      	str	r2, [r3, #0]
			break;
 800071e:	e010      	b.n	8000742 <immediately_press_handler+0x8a>
			state = SET_GREEN;
 8000720:	4b4d      	ldr	r3, [pc, #308]	; (8000858 <immediately_press_handler+0x1a0>)
 8000722:	2204      	movs	r2, #4
 8000724:	601a      	str	r2, [r3, #0]
			break;
 8000726:	e00c      	b.n	8000742 <immediately_press_handler+0x8a>
			state = NORMAL;
 8000728:	4b4b      	ldr	r3, [pc, #300]	; (8000858 <immediately_press_handler+0x1a0>)
 800072a:	2201      	movs	r2, #1
 800072c:	601a      	str	r2, [r3, #0]
			break;
 800072e:	e008      	b.n	8000742 <immediately_press_handler+0x8a>
			state = SET_RED;
 8000730:	4b49      	ldr	r3, [pc, #292]	; (8000858 <immediately_press_handler+0x1a0>)
 8000732:	2202      	movs	r2, #2
 8000734:	601a      	str	r2, [r3, #0]
			break;
 8000736:	e004      	b.n	8000742 <immediately_press_handler+0x8a>
			state = SET_RED;
 8000738:	4b47      	ldr	r3, [pc, #284]	; (8000858 <immediately_press_handler+0x1a0>)
 800073a:	2202      	movs	r2, #2
 800073c:	601a      	str	r2, [r3, #0]
			break;
 800073e:	e000      	b.n	8000742 <immediately_press_handler+0x8a>
			break;
 8000740:	bf00      	nop
		setup_newstate();
 8000742:	f7ff ff15 	bl	8000570 <setup_newstate>
		break;
 8000746:	e082      	b.n	800084e <immediately_press_handler+0x196>
		if(state == SET_RED || state == SET_GREEN || state == SET_AMBER){
 8000748:	4b43      	ldr	r3, [pc, #268]	; (8000858 <immediately_press_handler+0x1a0>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b02      	cmp	r3, #2
 800074e:	d007      	beq.n	8000760 <immediately_press_handler+0xa8>
 8000750:	4b41      	ldr	r3, [pc, #260]	; (8000858 <immediately_press_handler+0x1a0>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2b04      	cmp	r3, #4
 8000756:	d003      	beq.n	8000760 <immediately_press_handler+0xa8>
 8000758:	4b3f      	ldr	r3, [pc, #252]	; (8000858 <immediately_press_handler+0x1a0>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2b03      	cmp	r3, #3
 800075e:	d173      	bne.n	8000848 <immediately_press_handler+0x190>
			config_state = SINGLE_INCREMENT;
 8000760:	4b3e      	ldr	r3, [pc, #248]	; (800085c <immediately_press_handler+0x1a4>)
 8000762:	220c      	movs	r2, #12
 8000764:	601a      	str	r2, [r3, #0]
		break;
 8000766:	e06f      	b.n	8000848 <immediately_press_handler+0x190>
		switch(state){
 8000768:	4b3b      	ldr	r3, [pc, #236]	; (8000858 <immediately_press_handler+0x1a0>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	3b02      	subs	r3, #2
 800076e:	2b04      	cmp	r3, #4
 8000770:	d86c      	bhi.n	800084c <immediately_press_handler+0x194>
 8000772:	a201      	add	r2, pc, #4	; (adr r2, 8000778 <immediately_press_handler+0xc0>)
 8000774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000778:	0800078d 	.word	0x0800078d
 800077c:	080007a9 	.word	0x080007a9
 8000780:	080007e5 	.word	0x080007e5
 8000784:	0800082f 	.word	0x0800082f
 8000788:	0800084d 	.word	0x0800084d
			SCH_Add_Task(accept_state, 2000, 0);
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000792:	4833      	ldr	r0, [pc, #204]	; (8000860 <immediately_press_handler+0x1a8>)
 8000794:	f000 fcca 	bl	800112c <SCH_Add_Task>
			new_red = new_time;
 8000798:	4b32      	ldr	r3, [pc, #200]	; (8000864 <immediately_press_handler+0x1ac>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a32      	ldr	r2, [pc, #200]	; (8000868 <immediately_press_handler+0x1b0>)
 800079e:	6013      	str	r3, [r2, #0]
			config_state = ACCEPT;
 80007a0:	4b2e      	ldr	r3, [pc, #184]	; (800085c <immediately_press_handler+0x1a4>)
 80007a2:	220e      	movs	r2, #14
 80007a4:	601a      	str	r2, [r3, #0]
			break;
 80007a6:	e052      	b.n	800084e <immediately_press_handler+0x196>
			if(new_time < new_red || new_red == 0){
 80007a8:	4b2e      	ldr	r3, [pc, #184]	; (8000864 <immediately_press_handler+0x1ac>)
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	4b2e      	ldr	r3, [pc, #184]	; (8000868 <immediately_press_handler+0x1b0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	429a      	cmp	r2, r3
 80007b2:	db03      	blt.n	80007bc <immediately_press_handler+0x104>
 80007b4:	4b2c      	ldr	r3, [pc, #176]	; (8000868 <immediately_press_handler+0x1b0>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d10d      	bne.n	80007d8 <immediately_press_handler+0x120>
				SCH_Add_Task(accept_state, 2000, 0);
 80007bc:	2200      	movs	r2, #0
 80007be:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80007c2:	4827      	ldr	r0, [pc, #156]	; (8000860 <immediately_press_handler+0x1a8>)
 80007c4:	f000 fcb2 	bl	800112c <SCH_Add_Task>
				new_amber = new_time;
 80007c8:	4b26      	ldr	r3, [pc, #152]	; (8000864 <immediately_press_handler+0x1ac>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a27      	ldr	r2, [pc, #156]	; (800086c <immediately_press_handler+0x1b4>)
 80007ce:	6013      	str	r3, [r2, #0]
				config_state = ACCEPT;
 80007d0:	4b22      	ldr	r3, [pc, #136]	; (800085c <immediately_press_handler+0x1a4>)
 80007d2:	220e      	movs	r2, #14
 80007d4:	601a      	str	r2, [r3, #0]
			break;
 80007d6:	e03a      	b.n	800084e <immediately_press_handler+0x196>
				state = ERROR_RY;
 80007d8:	4b1f      	ldr	r3, [pc, #124]	; (8000858 <immediately_press_handler+0x1a0>)
 80007da:	2206      	movs	r2, #6
 80007dc:	601a      	str	r2, [r3, #0]
				setup_newstate();
 80007de:	f7ff fec7 	bl	8000570 <setup_newstate>
			break;
 80007e2:	e034      	b.n	800084e <immediately_press_handler+0x196>
			if(new_time == new_red - new_amber || new_red == 0 || new_amber == 0){
 80007e4:	4b20      	ldr	r3, [pc, #128]	; (8000868 <immediately_press_handler+0x1b0>)
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	4b20      	ldr	r3, [pc, #128]	; (800086c <immediately_press_handler+0x1b4>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	1ad2      	subs	r2, r2, r3
 80007ee:	4b1d      	ldr	r3, [pc, #116]	; (8000864 <immediately_press_handler+0x1ac>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d007      	beq.n	8000806 <immediately_press_handler+0x14e>
 80007f6:	4b1c      	ldr	r3, [pc, #112]	; (8000868 <immediately_press_handler+0x1b0>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d003      	beq.n	8000806 <immediately_press_handler+0x14e>
 80007fe:	4b1b      	ldr	r3, [pc, #108]	; (800086c <immediately_press_handler+0x1b4>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d10d      	bne.n	8000822 <immediately_press_handler+0x16a>
				SCH_Add_Task(accept_state, 2000, 0);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800080c:	4814      	ldr	r0, [pc, #80]	; (8000860 <immediately_press_handler+0x1a8>)
 800080e:	f000 fc8d 	bl	800112c <SCH_Add_Task>
				new_green = new_time;
 8000812:	4b14      	ldr	r3, [pc, #80]	; (8000864 <immediately_press_handler+0x1ac>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a16      	ldr	r2, [pc, #88]	; (8000870 <immediately_press_handler+0x1b8>)
 8000818:	6013      	str	r3, [r2, #0]
				config_state = ACCEPT;
 800081a:	4b10      	ldr	r3, [pc, #64]	; (800085c <immediately_press_handler+0x1a4>)
 800081c:	220e      	movs	r2, #14
 800081e:	601a      	str	r2, [r3, #0]
			break;
 8000820:	e015      	b.n	800084e <immediately_press_handler+0x196>
				state = ERROR_G;
 8000822:	4b0d      	ldr	r3, [pc, #52]	; (8000858 <immediately_press_handler+0x1a0>)
 8000824:	2205      	movs	r2, #5
 8000826:	601a      	str	r2, [r3, #0]
				setup_newstate();
 8000828:	f7ff fea2 	bl	8000570 <setup_newstate>
			break;
 800082c:	e00f      	b.n	800084e <immediately_press_handler+0x196>
			new_green = new_red - new_amber;
 800082e:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <immediately_press_handler+0x1b0>)
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	4b0e      	ldr	r3, [pc, #56]	; (800086c <immediately_press_handler+0x1b4>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	4a0d      	ldr	r2, [pc, #52]	; (8000870 <immediately_press_handler+0x1b8>)
 800083a:	6013      	str	r3, [r2, #0]
			state = NORMAL;
 800083c:	4b06      	ldr	r3, [pc, #24]	; (8000858 <immediately_press_handler+0x1a0>)
 800083e:	2201      	movs	r2, #1
 8000840:	601a      	str	r2, [r3, #0]
			setup_newstate();
 8000842:	f7ff fe95 	bl	8000570 <setup_newstate>
			break;
 8000846:	e002      	b.n	800084e <immediately_press_handler+0x196>
		break;
 8000848:	bf00      	nop
 800084a:	e000      	b.n	800084e <immediately_press_handler+0x196>
			break;
 800084c:	bf00      	nop
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	200000b8 	.word	0x200000b8
 800085c:	20000004 	.word	0x20000004
 8000860:	08000335 	.word	0x08000335
 8000864:	20000008 	.word	0x20000008
 8000868:	200000c0 	.word	0x200000c0
 800086c:	200000c8 	.word	0x200000c8
 8000870:	200000c4 	.word	0x200000c4

08000874 <immediately_1s_press>:
void immediately_1s_press(int idx){
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	if(idx != 1) return;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b01      	cmp	r3, #1
 8000880:	d105      	bne.n	800088e <immediately_1s_press+0x1a>
	SCH_Add_Task(continuous_increment_state, 100, 0);
 8000882:	2200      	movs	r2, #0
 8000884:	2164      	movs	r1, #100	; 0x64
 8000886:	4804      	ldr	r0, [pc, #16]	; (8000898 <immediately_1s_press+0x24>)
 8000888:	f000 fc50 	bl	800112c <SCH_Add_Task>
 800088c:	e000      	b.n	8000890 <immediately_1s_press+0x1c>
	if(idx != 1) return;
 800088e:	bf00      	nop
}
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	080002f1 	.word	0x080002f1

0800089c <continuously_press_handler>:

void continuously_press_handler(int idx){
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
	if(idx != 1) return;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d103      	bne.n	80008b2 <continuously_press_handler+0x16>
	config_state = CONTINUOUS_INCREMENT;
 80008aa:	4b04      	ldr	r3, [pc, #16]	; (80008bc <continuously_press_handler+0x20>)
 80008ac:	220d      	movs	r2, #13
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	e000      	b.n	80008b4 <continuously_press_handler+0x18>
	if(idx != 1) return;
 80008b2:	bf00      	nop
}
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bc80      	pop	{r7}
 80008ba:	4770      	bx	lr
 80008bc:	20000004 	.word	0x20000004

080008c0 <button_reading>:
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
//we define counter for automatically increasing the value
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

void button_reading(void){
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
    for(int i = 0; i < N0_OF_BUTTONS; i ++){
 80008c6:	2300      	movs	r3, #0
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	e06f      	b.n	80009ac <button_reading+0xec>

        GPIO_PinState current_pin_state;
        switch(i) {
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	d017      	beq.n	8000902 <button_reading+0x42>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2b02      	cmp	r3, #2
 80008d6:	dc1b      	bgt.n	8000910 <button_reading+0x50>
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d003      	beq.n	80008e6 <button_reading+0x26>
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d007      	beq.n	80008f4 <button_reading+0x34>
 80008e4:	e014      	b.n	8000910 <button_reading+0x50>
            case 0: // BUTTON1
                current_pin_state = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80008e6:	2104      	movs	r1, #4
 80008e8:	4834      	ldr	r0, [pc, #208]	; (80009bc <button_reading+0xfc>)
 80008ea:	f001 f9dd 	bl	8001ca8 <HAL_GPIO_ReadPin>
 80008ee:	4603      	mov	r3, r0
 80008f0:	70fb      	strb	r3, [r7, #3]
                break;
 80008f2:	e010      	b.n	8000916 <button_reading+0x56>
            case 1: // BUTTON2
                current_pin_state = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 80008f4:	2108      	movs	r1, #8
 80008f6:	4831      	ldr	r0, [pc, #196]	; (80009bc <button_reading+0xfc>)
 80008f8:	f001 f9d6 	bl	8001ca8 <HAL_GPIO_ReadPin>
 80008fc:	4603      	mov	r3, r0
 80008fe:	70fb      	strb	r3, [r7, #3]
                break;
 8000900:	e009      	b.n	8000916 <button_reading+0x56>
            case 2: // BUTTON3
                current_pin_state = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 8000902:	2110      	movs	r1, #16
 8000904:	482d      	ldr	r0, [pc, #180]	; (80009bc <button_reading+0xfc>)
 8000906:	f001 f9cf 	bl	8001ca8 <HAL_GPIO_ReadPin>
 800090a:	4603      	mov	r3, r0
 800090c:	70fb      	strb	r3, [r7, #3]
                break;
 800090e:	e002      	b.n	8000916 <button_reading+0x56>
            default:
                current_pin_state = BUTTON_IS_RELEASED;
 8000910:	2301      	movs	r3, #1
 8000912:	70fb      	strb	r3, [r7, #3]
                break;
 8000914:	bf00      	nop

        }


        debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000916:	4a2a      	ldr	r2, [pc, #168]	; (80009c0 <button_reading+0x100>)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	4413      	add	r3, r2
 800091c:	7819      	ldrb	r1, [r3, #0]
 800091e:	4a29      	ldr	r2, [pc, #164]	; (80009c4 <button_reading+0x104>)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	4413      	add	r3, r2
 8000924:	460a      	mov	r2, r1
 8000926:	701a      	strb	r2, [r3, #0]
        debounceButtonBuffer1[i] = current_pin_state;
 8000928:	4a25      	ldr	r2, [pc, #148]	; (80009c0 <button_reading+0x100>)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	4413      	add	r3, r2
 800092e:	78fa      	ldrb	r2, [r7, #3]
 8000930:	701a      	strb	r2, [r3, #0]


        if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8000932:	4a23      	ldr	r2, [pc, #140]	; (80009c0 <button_reading+0x100>)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	4413      	add	r3, r2
 8000938:	781a      	ldrb	r2, [r3, #0]
 800093a:	4922      	ldr	r1, [pc, #136]	; (80009c4 <button_reading+0x104>)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	440b      	add	r3, r1
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	429a      	cmp	r2, r3
 8000944:	d108      	bne.n	8000958 <button_reading+0x98>
            buttonBuffer[i] = debounceButtonBuffer1[i];
 8000946:	4a1e      	ldr	r2, [pc, #120]	; (80009c0 <button_reading+0x100>)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	4413      	add	r3, r2
 800094c:	7819      	ldrb	r1, [r3, #0]
 800094e:	4a1e      	ldr	r2, [pc, #120]	; (80009c8 <button_reading+0x108>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	4413      	add	r3, r2
 8000954:	460a      	mov	r2, r1
 8000956:	701a      	strb	r2, [r3, #0]

        if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000958:	4a1b      	ldr	r2, [pc, #108]	; (80009c8 <button_reading+0x108>)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4413      	add	r3, r2
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d116      	bne.n	8000992 <button_reading+0xd2>
            //if a button is pressed, we start counting
            if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 8000964:	4a19      	ldr	r2, [pc, #100]	; (80009cc <button_reading+0x10c>)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800096c:	2b63      	cmp	r3, #99	; 0x63
 800096e:	d80a      	bhi.n	8000986 <button_reading+0xc6>
                counterForButtonPress1s[i]++;
 8000970:	4a16      	ldr	r2, [pc, #88]	; (80009cc <button_reading+0x10c>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000978:	3301      	adds	r3, #1
 800097a:	b299      	uxth	r1, r3
 800097c:	4a13      	ldr	r2, [pc, #76]	; (80009cc <button_reading+0x10c>)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000984:	e00f      	b.n	80009a6 <button_reading+0xe6>
            } else {
                //the flag is turned on when 1 second has passed
                //since the button is pressed.
                flagForButtonPress1s[i] = 1;
 8000986:	4a12      	ldr	r2, [pc, #72]	; (80009d0 <button_reading+0x110>)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	4413      	add	r3, r2
 800098c:	2201      	movs	r2, #1
 800098e:	701a      	strb	r2, [r3, #0]
 8000990:	e009      	b.n	80009a6 <button_reading+0xe6>
                //todo
            }
        } else {
            counterForButtonPress1s[i] = 0;
 8000992:	4a0e      	ldr	r2, [pc, #56]	; (80009cc <button_reading+0x10c>)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	2100      	movs	r1, #0
 8000998:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            flagForButtonPress1s[i] = 0;
 800099c:	4a0c      	ldr	r2, [pc, #48]	; (80009d0 <button_reading+0x110>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4413      	add	r3, r2
 80009a2:	2200      	movs	r2, #0
 80009a4:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < N0_OF_BUTTONS; i ++){
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	3301      	adds	r3, #1
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2b02      	cmp	r3, #2
 80009b0:	dd8c      	ble.n	80008cc <button_reading+0xc>
        }
    }
}
 80009b2:	bf00      	nop
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40010800 	.word	0x40010800
 80009c0:	20000024 	.word	0x20000024
 80009c4:	20000028 	.word	0x20000028
 80009c8:	20000020 	.word	0x20000020
 80009cc:	200000d4 	.word	0x200000d4
 80009d0:	200000d0 	.word	0x200000d0

080009d4 <is_button_pressed>:


unsigned char is_button_pressed(uint8_t index){
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
    if(index >= N0_OF_BUTTONS) return 0;
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	2b02      	cmp	r3, #2
 80009e2:	d901      	bls.n	80009e8 <is_button_pressed+0x14>
 80009e4:	2300      	movs	r3, #0
 80009e6:	e007      	b.n	80009f8 <is_button_pressed+0x24>
    return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 80009e8:	79fb      	ldrb	r3, [r7, #7]
 80009ea:	4a06      	ldr	r2, [pc, #24]	; (8000a04 <is_button_pressed+0x30>)
 80009ec:	5cd3      	ldrb	r3, [r2, r3]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	bf0c      	ite	eq
 80009f2:	2301      	moveq	r3, #1
 80009f4:	2300      	movne	r3, #0
 80009f6:	b2db      	uxtb	r3, r3
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bc80      	pop	{r7}
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	20000020 	.word	0x20000020

08000a08 <is_button_pressed_1s>:

// Program 1.3: Checking if a button is pressed for more than 1 second
unsigned char is_button_pressed_1s(unsigned char index){
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	71fb      	strb	r3, [r7, #7]
    if(index >= N0_OF_BUTTONS) return 0xff;
 8000a12:	79fb      	ldrb	r3, [r7, #7]
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d901      	bls.n	8000a1c <is_button_pressed_1s+0x14>
 8000a18:	23ff      	movs	r3, #255	; 0xff
 8000a1a:	e007      	b.n	8000a2c <is_button_pressed_1s+0x24>
    return (flagForButtonPress1s[index] == 1);
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	4a06      	ldr	r2, [pc, #24]	; (8000a38 <is_button_pressed_1s+0x30>)
 8000a20:	5cd3      	ldrb	r3, [r2, r3]
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	bf0c      	ite	eq
 8000a26:	2301      	moveq	r3, #1
 8000a28:	2300      	movne	r3, #0
 8000a2a:	b2db      	uxtb	r3, r3
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bc80      	pop	{r7}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	200000d0 	.word	0x200000d0

08000a3c <set_rgy1>:
#include "main.h"

int led_buffer[4] = {0, 0, 0, 0};
static const uint8_t SEG_TABLE[15] = {0x40, 0x79, 0x24, 0x30, 0x19, 0x12, 0x02, 0x78, 0x00, 0x10, 0x08, 0x46, 0x06, 0x4E, 0x48};

void set_rgy1(uint8_t n) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RED_1_LED_GPIO_Port, RED_1_LED_Pin, (n >> 2) & 1);
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	089b      	lsrs	r3, r3, #2
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	461a      	mov	r2, r3
 8000a54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a58:	480e      	ldr	r0, [pc, #56]	; (8000a94 <set_rgy1+0x58>)
 8000a5a:	f001 f93c 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GREEN_1_LED_GPIO_Port, GREEN_1_LED_Pin, (n >> 1) & 1);
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	085b      	lsrs	r3, r3, #1
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	f003 0301 	and.w	r3, r3, #1
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a70:	4808      	ldr	r0, [pc, #32]	; (8000a94 <set_rgy1+0x58>)
 8000a72:	f001 f930 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(YELLOW_1_LED_GPIO_Port, YELLOW_1_LED_Pin, n & 1);
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	f003 0301 	and.w	r3, r3, #1
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	461a      	mov	r2, r3
 8000a80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a84:	4803      	ldr	r0, [pc, #12]	; (8000a94 <set_rgy1+0x58>)
 8000a86:	f001 f926 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40010800 	.word	0x40010800

08000a98 <set_rgy2>:
void set_rgy2(uint8_t n) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RED_2_LED_GPIO_Port, RED_2_LED_Pin, (n >> 2) & 1);
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	089b      	lsrs	r3, r3, #2
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	461a      	mov	r2, r3
 8000ab0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ab4:	480e      	ldr	r0, [pc, #56]	; (8000af0 <set_rgy2+0x58>)
 8000ab6:	f001 f90e 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GREEN_2_LED_GPIO_Port, GREEN_2_LED_Pin, (n >> 1) & 1);
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	085b      	lsrs	r3, r3, #1
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	f003 0301 	and.w	r3, r3, #1
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000acc:	4808      	ldr	r0, [pc, #32]	; (8000af0 <set_rgy2+0x58>)
 8000ace:	f001 f902 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(YELLOW_2_LED_GPIO_Port, YELLOW_2_LED_Pin, n & 1);
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	461a      	mov	r2, r3
 8000adc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ae0:	4803      	ldr	r0, [pc, #12]	; (8000af0 <set_rgy2+0x58>)
 8000ae2:	f001 f8f8 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40010800 	.word	0x40010800

08000af4 <toggle_rgy>:

void toggle_rgy(uint8_t n){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
	if(n == 0b111) HAL_GPIO_TogglePin ( RED_LED_GPIO_Port , RED_LED_Pin );
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	2b07      	cmp	r3, #7
 8000b02:	d103      	bne.n	8000b0c <toggle_rgy+0x18>
 8000b04:	2120      	movs	r1, #32
 8000b06:	481c      	ldr	r0, [pc, #112]	; (8000b78 <toggle_rgy+0x84>)
 8000b08:	f001 f8fd 	bl	8001d06 <HAL_GPIO_TogglePin>

	if( !((n >> 2) & 1) ){
 8000b0c:	79fb      	ldrb	r3, [r7, #7]
 8000b0e:	089b      	lsrs	r3, r3, #2
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d109      	bne.n	8000b2e <toggle_rgy+0x3a>
		HAL_GPIO_TogglePin ( RED_1_LED_GPIO_Port , RED_1_LED_Pin );
 8000b1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b1e:	4816      	ldr	r0, [pc, #88]	; (8000b78 <toggle_rgy+0x84>)
 8000b20:	f001 f8f1 	bl	8001d06 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin ( RED_2_LED_GPIO_Port , RED_2_LED_Pin );
 8000b24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b28:	4813      	ldr	r0, [pc, #76]	; (8000b78 <toggle_rgy+0x84>)
 8000b2a:	f001 f8ec 	bl	8001d06 <HAL_GPIO_TogglePin>
	}

	if( !((n >> 1) & 1) ){
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	085b      	lsrs	r3, r3, #1
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d109      	bne.n	8000b50 <toggle_rgy+0x5c>
		HAL_GPIO_TogglePin ( GREEN_1_LED_GPIO_Port , GREEN_1_LED_Pin );
 8000b3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b40:	480d      	ldr	r0, [pc, #52]	; (8000b78 <toggle_rgy+0x84>)
 8000b42:	f001 f8e0 	bl	8001d06 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin ( GREEN_2_LED_GPIO_Port , GREEN_2_LED_Pin );
 8000b46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b4a:	480b      	ldr	r0, [pc, #44]	; (8000b78 <toggle_rgy+0x84>)
 8000b4c:	f001 f8db 	bl	8001d06 <HAL_GPIO_TogglePin>
	}

	if( !((n >> 0) & 1) ){
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d109      	bne.n	8000b6e <toggle_rgy+0x7a>
		HAL_GPIO_TogglePin ( YELLOW_1_LED_GPIO_Port , YELLOW_1_LED_Pin );
 8000b5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b5e:	4806      	ldr	r0, [pc, #24]	; (8000b78 <toggle_rgy+0x84>)
 8000b60:	f001 f8d1 	bl	8001d06 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin ( YELLOW_2_LED_GPIO_Port , YELLOW_2_LED_Pin );
 8000b64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b68:	4803      	ldr	r0, [pc, #12]	; (8000b78 <toggle_rgy+0x84>)
 8000b6a:	f001 f8cc 	bl	8001d06 <HAL_GPIO_TogglePin>
	}
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40010800 	.word	0x40010800

08000b7c <display7SEG>:

void display7SEG(int num){
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]


    uint8_t seg = SEG_TABLE[num];
 8000b84:	4a29      	ldr	r2, [pc, #164]	; (8000c2c <display7SEG+0xb0>)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4413      	add	r3, r2
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, (seg >> 0) & 1);
 8000b8e:	7bfb      	ldrb	r3, [r7, #15]
 8000b90:	f003 0301 	and.w	r3, r3, #1
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	461a      	mov	r2, r3
 8000b98:	2101      	movs	r1, #1
 8000b9a:	4825      	ldr	r0, [pc, #148]	; (8000c30 <display7SEG+0xb4>)
 8000b9c:	f001 f89b 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, (seg >> 1) & 1);
 8000ba0:	7bfb      	ldrb	r3, [r7, #15]
 8000ba2:	085b      	lsrs	r3, r3, #1
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	461a      	mov	r2, r3
 8000bae:	2102      	movs	r1, #2
 8000bb0:	481f      	ldr	r0, [pc, #124]	; (8000c30 <display7SEG+0xb4>)
 8000bb2:	f001 f890 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, (seg >> 2) & 1);
 8000bb6:	7bfb      	ldrb	r3, [r7, #15]
 8000bb8:	089b      	lsrs	r3, r3, #2
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	f003 0301 	and.w	r3, r3, #1
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	2104      	movs	r1, #4
 8000bc6:	481a      	ldr	r0, [pc, #104]	; (8000c30 <display7SEG+0xb4>)
 8000bc8:	f001 f885 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, (seg >> 3) & 1);
 8000bcc:	7bfb      	ldrb	r3, [r7, #15]
 8000bce:	08db      	lsrs	r3, r3, #3
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	461a      	mov	r2, r3
 8000bda:	2108      	movs	r1, #8
 8000bdc:	4814      	ldr	r0, [pc, #80]	; (8000c30 <display7SEG+0xb4>)
 8000bde:	f001 f87a 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, (seg >> 4) & 1);
 8000be2:	7bfb      	ldrb	r3, [r7, #15]
 8000be4:	091b      	lsrs	r3, r3, #4
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	f003 0301 	and.w	r3, r3, #1
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	461a      	mov	r2, r3
 8000bf0:	2110      	movs	r1, #16
 8000bf2:	480f      	ldr	r0, [pc, #60]	; (8000c30 <display7SEG+0xb4>)
 8000bf4:	f001 f86f 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, (seg >> 5) & 1);
 8000bf8:	7bfb      	ldrb	r3, [r7, #15]
 8000bfa:	095b      	lsrs	r3, r3, #5
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	461a      	mov	r2, r3
 8000c06:	2120      	movs	r1, #32
 8000c08:	4809      	ldr	r0, [pc, #36]	; (8000c30 <display7SEG+0xb4>)
 8000c0a:	f001 f864 	bl	8001cd6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, (seg >> 6) & 1);
 8000c0e:	7bfb      	ldrb	r3, [r7, #15]
 8000c10:	099b      	lsrs	r3, r3, #6
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	2140      	movs	r1, #64	; 0x40
 8000c1e:	4804      	ldr	r0, [pc, #16]	; (8000c30 <display7SEG+0xb4>)
 8000c20:	f001 f859 	bl	8001cd6 <HAL_GPIO_WritePin>

}
 8000c24:	bf00      	nop
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	08002ecc 	.word	0x08002ecc
 8000c30:	40010c00 	.word	0x40010c00

08000c34 <update7SEG>:
void update7SEG(int index){
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	2b04      	cmp	r3, #4
 8000c42:	f200 8097 	bhi.w	8000d74 <update7SEG+0x140>
 8000c46:	a201      	add	r2, pc, #4	; (adr r2, 8000c4c <update7SEG+0x18>)
 8000c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c4c:	08000c61 	.word	0x08000c61
 8000c50:	08000c95 	.word	0x08000c95
 8000c54:	08000ccd 	.word	0x08000ccd
 8000c58:	08000d05 	.word	0x08000d05
 8000c5c:	08000d3d 	.word	0x08000d3d
	switch (index){
	case -1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000c60:	2200      	movs	r2, #0
 8000c62:	2140      	movs	r1, #64	; 0x40
 8000c64:	4846      	ldr	r0, [pc, #280]	; (8000d80 <update7SEG+0x14c>)
 8000c66:	f001 f836 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2180      	movs	r1, #128	; 0x80
 8000c6e:	4844      	ldr	r0, [pc, #272]	; (8000d80 <update7SEG+0x14c>)
 8000c70:	f001 f831 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8000c74:	2200      	movs	r2, #0
 8000c76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c7a:	4841      	ldr	r0, [pc, #260]	; (8000d80 <update7SEG+0x14c>)
 8000c7c:	f001 f82b 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000c80:	2200      	movs	r2, #0
 8000c82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c86:	483e      	ldr	r0, [pc, #248]	; (8000d80 <update7SEG+0x14c>)
 8000c88:	f001 f825 	bl	8001cd6 <HAL_GPIO_WritePin>
		display7SEG(8);
 8000c8c:	2008      	movs	r0, #8
 8000c8e:	f7ff ff75 	bl	8000b7c <display7SEG>
		break;
 8000c92:	e070      	b.n	8000d76 <update7SEG+0x142>
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2140      	movs	r1, #64	; 0x40
 8000c98:	4839      	ldr	r0, [pc, #228]	; (8000d80 <update7SEG+0x14c>)
 8000c9a:	f001 f81c 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	2180      	movs	r1, #128	; 0x80
 8000ca2:	4837      	ldr	r0, [pc, #220]	; (8000d80 <update7SEG+0x14c>)
 8000ca4:	f001 f817 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cae:	4834      	ldr	r0, [pc, #208]	; (8000d80 <update7SEG+0x14c>)
 8000cb0:	f001 f811 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cba:	4831      	ldr	r0, [pc, #196]	; (8000d80 <update7SEG+0x14c>)
 8000cbc:	f001 f80b 	bl	8001cd6 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[0]);
 8000cc0:	4b30      	ldr	r3, [pc, #192]	; (8000d84 <update7SEG+0x150>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff ff59 	bl	8000b7c <display7SEG>
		break;
 8000cca:	e054      	b.n	8000d76 <update7SEG+0x142>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	2140      	movs	r1, #64	; 0x40
 8000cd0:	482b      	ldr	r0, [pc, #172]	; (8000d80 <update7SEG+0x14c>)
 8000cd2:	f001 f800 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2180      	movs	r1, #128	; 0x80
 8000cda:	4829      	ldr	r0, [pc, #164]	; (8000d80 <update7SEG+0x14c>)
 8000cdc:	f000 fffb 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce6:	4826      	ldr	r0, [pc, #152]	; (8000d80 <update7SEG+0x14c>)
 8000ce8:	f000 fff5 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cf2:	4823      	ldr	r0, [pc, #140]	; (8000d80 <update7SEG+0x14c>)
 8000cf4:	f000 ffef 	bl	8001cd6 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[1]);
 8000cf8:	4b22      	ldr	r3, [pc, #136]	; (8000d84 <update7SEG+0x150>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff ff3d 	bl	8000b7c <display7SEG>
		break;
 8000d02:	e038      	b.n	8000d76 <update7SEG+0x142>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000d04:	2201      	movs	r2, #1
 8000d06:	2140      	movs	r1, #64	; 0x40
 8000d08:	481d      	ldr	r0, [pc, #116]	; (8000d80 <update7SEG+0x14c>)
 8000d0a:	f000 ffe4 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2180      	movs	r1, #128	; 0x80
 8000d12:	481b      	ldr	r0, [pc, #108]	; (8000d80 <update7SEG+0x14c>)
 8000d14:	f000 ffdf 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d1e:	4818      	ldr	r0, [pc, #96]	; (8000d80 <update7SEG+0x14c>)
 8000d20:	f000 ffd9 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000d24:	2201      	movs	r2, #1
 8000d26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d2a:	4815      	ldr	r0, [pc, #84]	; (8000d80 <update7SEG+0x14c>)
 8000d2c:	f000 ffd3 	bl	8001cd6 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[2]);
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <update7SEG+0x150>)
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff ff21 	bl	8000b7c <display7SEG>
		break;
 8000d3a:	e01c      	b.n	8000d76 <update7SEG+0x142>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	2140      	movs	r1, #64	; 0x40
 8000d40:	480f      	ldr	r0, [pc, #60]	; (8000d80 <update7SEG+0x14c>)
 8000d42:	f000 ffc8 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2180      	movs	r1, #128	; 0x80
 8000d4a:	480d      	ldr	r0, [pc, #52]	; (8000d80 <update7SEG+0x14c>)
 8000d4c:	f000 ffc3 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000d50:	2201      	movs	r2, #1
 8000d52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d56:	480a      	ldr	r0, [pc, #40]	; (8000d80 <update7SEG+0x14c>)
 8000d58:	f000 ffbd 	bl	8001cd6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d62:	4807      	ldr	r0, [pc, #28]	; (8000d80 <update7SEG+0x14c>)
 8000d64:	f000 ffb7 	bl	8001cd6 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[3]);
 8000d68:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <update7SEG+0x150>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ff05 	bl	8000b7c <display7SEG>
		break;
 8000d72:	e000      	b.n	8000d76 <update7SEG+0x142>
	default:
		break;
 8000d74:	bf00      	nop
	}
}
 8000d76:	bf00      	nop
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	40010800 	.word	0x40010800
 8000d84:	200000dc 	.word	0x200000dc

08000d88 <updateLEDBuffer1>:
void updateLEDBuffer1(int num){
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
	if(num > -1){
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	db17      	blt.n	8000dc6 <updateLEDBuffer1+0x3e>
		led_buffer[0] = num/10;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4a1d      	ldr	r2, [pc, #116]	; (8000e10 <updateLEDBuffer1+0x88>)
 8000d9a:	fb82 1203 	smull	r1, r2, r2, r3
 8000d9e:	1092      	asrs	r2, r2, #2
 8000da0:	17db      	asrs	r3, r3, #31
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	4a1b      	ldr	r2, [pc, #108]	; (8000e14 <updateLEDBuffer1+0x8c>)
 8000da6:	6013      	str	r3, [r2, #0]
		led_buffer[1] = num%10;
 8000da8:	6879      	ldr	r1, [r7, #4]
 8000daa:	4b19      	ldr	r3, [pc, #100]	; (8000e10 <updateLEDBuffer1+0x88>)
 8000dac:	fb83 2301 	smull	r2, r3, r3, r1
 8000db0:	109a      	asrs	r2, r3, #2
 8000db2:	17cb      	asrs	r3, r1, #31
 8000db4:	1ad2      	subs	r2, r2, r3
 8000db6:	4613      	mov	r3, r2
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	4413      	add	r3, r2
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	1aca      	subs	r2, r1, r3
 8000dc0:	4b14      	ldr	r3, [pc, #80]	; (8000e14 <updateLEDBuffer1+0x8c>)
 8000dc2:	605a      	str	r2, [r3, #4]
		return;
 8000dc4:	e020      	b.n	8000e08 <updateLEDBuffer1+0x80>
	}
	if(num == -1){
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dcc:	d106      	bne.n	8000ddc <updateLEDBuffer1+0x54>
		led_buffer[0] = 10;
 8000dce:	4b11      	ldr	r3, [pc, #68]	; (8000e14 <updateLEDBuffer1+0x8c>)
 8000dd0:	220a      	movs	r2, #10
 8000dd2:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 11;
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <updateLEDBuffer1+0x8c>)
 8000dd6:	220b      	movs	r2, #11
 8000dd8:	605a      	str	r2, [r3, #4]
		return;
 8000dda:	e015      	b.n	8000e08 <updateLEDBuffer1+0x80>
	}
	if(num == -2){
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f113 0f02 	cmn.w	r3, #2
 8000de2:	d106      	bne.n	8000df2 <updateLEDBuffer1+0x6a>
		led_buffer[0] = 12;
 8000de4:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <updateLEDBuffer1+0x8c>)
 8000de6:	220c      	movs	r2, #12
 8000de8:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 13;
 8000dea:	4b0a      	ldr	r3, [pc, #40]	; (8000e14 <updateLEDBuffer1+0x8c>)
 8000dec:	220d      	movs	r2, #13
 8000dee:	605a      	str	r2, [r3, #4]
		return;
 8000df0:	e00a      	b.n	8000e08 <updateLEDBuffer1+0x80>
	}
	if(num == -3){
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	f113 0f03 	cmn.w	r3, #3
 8000df8:	d106      	bne.n	8000e08 <updateLEDBuffer1+0x80>
		led_buffer[0] = 14;
 8000dfa:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <updateLEDBuffer1+0x8c>)
 8000dfc:	220e      	movs	r2, #14
 8000dfe:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 10;
 8000e00:	4b04      	ldr	r3, [pc, #16]	; (8000e14 <updateLEDBuffer1+0x8c>)
 8000e02:	220a      	movs	r2, #10
 8000e04:	605a      	str	r2, [r3, #4]
		return;
 8000e06:	bf00      	nop
	}
}
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr
 8000e10:	66666667 	.word	0x66666667
 8000e14:	200000dc 	.word	0x200000dc

08000e18 <updateLEDBuffer2>:
void updateLEDBuffer2(int num){
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	if(num > -1){
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	db17      	blt.n	8000e56 <updateLEDBuffer2+0x3e>
		led_buffer[2] = num/10;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a1d      	ldr	r2, [pc, #116]	; (8000ea0 <updateLEDBuffer2+0x88>)
 8000e2a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e2e:	1092      	asrs	r2, r2, #2
 8000e30:	17db      	asrs	r3, r3, #31
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	4a1b      	ldr	r2, [pc, #108]	; (8000ea4 <updateLEDBuffer2+0x8c>)
 8000e36:	6093      	str	r3, [r2, #8]
		led_buffer[3] = num%10;
 8000e38:	6879      	ldr	r1, [r7, #4]
 8000e3a:	4b19      	ldr	r3, [pc, #100]	; (8000ea0 <updateLEDBuffer2+0x88>)
 8000e3c:	fb83 2301 	smull	r2, r3, r3, r1
 8000e40:	109a      	asrs	r2, r3, #2
 8000e42:	17cb      	asrs	r3, r1, #31
 8000e44:	1ad2      	subs	r2, r2, r3
 8000e46:	4613      	mov	r3, r2
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	4413      	add	r3, r2
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	1aca      	subs	r2, r1, r3
 8000e50:	4b14      	ldr	r3, [pc, #80]	; (8000ea4 <updateLEDBuffer2+0x8c>)
 8000e52:	60da      	str	r2, [r3, #12]
		return;
 8000e54:	e020      	b.n	8000e98 <updateLEDBuffer2+0x80>
	}

	if(num == -1){
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e5c:	d106      	bne.n	8000e6c <updateLEDBuffer2+0x54>
		led_buffer[2] = 10;
 8000e5e:	4b11      	ldr	r3, [pc, #68]	; (8000ea4 <updateLEDBuffer2+0x8c>)
 8000e60:	220a      	movs	r2, #10
 8000e62:	609a      	str	r2, [r3, #8]
		led_buffer[3] = 11;
 8000e64:	4b0f      	ldr	r3, [pc, #60]	; (8000ea4 <updateLEDBuffer2+0x8c>)
 8000e66:	220b      	movs	r2, #11
 8000e68:	60da      	str	r2, [r3, #12]
		return;
 8000e6a:	e015      	b.n	8000e98 <updateLEDBuffer2+0x80>
	}
	if(num == -2){
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f113 0f02 	cmn.w	r3, #2
 8000e72:	d106      	bne.n	8000e82 <updateLEDBuffer2+0x6a>
		led_buffer[2] = 12;
 8000e74:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <updateLEDBuffer2+0x8c>)
 8000e76:	220c      	movs	r2, #12
 8000e78:	609a      	str	r2, [r3, #8]
		led_buffer[3] = 13;
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	; (8000ea4 <updateLEDBuffer2+0x8c>)
 8000e7c:	220d      	movs	r2, #13
 8000e7e:	60da      	str	r2, [r3, #12]
		return;
 8000e80:	e00a      	b.n	8000e98 <updateLEDBuffer2+0x80>
	}
	if(num == -3){
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	f113 0f03 	cmn.w	r3, #3
 8000e88:	d106      	bne.n	8000e98 <updateLEDBuffer2+0x80>
		led_buffer[2] = 14;
 8000e8a:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <updateLEDBuffer2+0x8c>)
 8000e8c:	220e      	movs	r2, #14
 8000e8e:	609a      	str	r2, [r3, #8]
		led_buffer[3] = 10;
 8000e90:	4b04      	ldr	r3, [pc, #16]	; (8000ea4 <updateLEDBuffer2+0x8c>)
 8000e92:	220a      	movs	r2, #10
 8000e94:	60da      	str	r2, [r3, #12]
		return;
 8000e96:	bf00      	nop
	}

}
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr
 8000ea0:	66666667 	.word	0x66666667
 8000ea4:	200000dc 	.word	0x200000dc

08000ea8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	  SCH_Init();
 8000eac:	f000 f92c 	bl	8001108 <SCH_Init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb0:	f000 fc10 	bl	80016d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb4:	f000 f830 	bl	8000f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb8:	f000 f8b6 	bl	8001028 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ebc:	f000 f868 	bl	8000f90 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000ec0:	480f      	ldr	r0, [pc, #60]	; (8000f00 <main+0x58>)
 8000ec2:	f001 fb65 	bl	8002590 <HAL_TIM_Base_Start_IT>


	SCH_Add_Task(button_reading, 10, 10);
 8000ec6:	220a      	movs	r2, #10
 8000ec8:	210a      	movs	r1, #10
 8000eca:	480e      	ldr	r0, [pc, #56]	; (8000f04 <main+0x5c>)
 8000ecc:	f000 f92e 	bl	800112c <SCH_Add_Task>
	SCH_Add_Task(button_processing, 10, 10);
 8000ed0:	220a      	movs	r2, #10
 8000ed2:	210a      	movs	r1, #10
 8000ed4:	480c      	ldr	r0, [pc, #48]	; (8000f08 <main+0x60>)
 8000ed6:	f000 f929 	bl	800112c <SCH_Add_Task>
	SCH_Add_Task(fsm_automatic, 10, 250);
 8000eda:	22fa      	movs	r2, #250	; 0xfa
 8000edc:	210a      	movs	r1, #10
 8000ede:	480b      	ldr	r0, [pc, #44]	; (8000f0c <main+0x64>)
 8000ee0:	f000 f924 	bl	800112c <SCH_Add_Task>
	SCH_Add_Task(fsm_config, 10, 10);
 8000ee4:	220a      	movs	r2, #10
 8000ee6:	210a      	movs	r1, #10
 8000ee8:	4809      	ldr	r0, [pc, #36]	; (8000f10 <main+0x68>)
 8000eea:	f000 f91f 	bl	800112c <SCH_Add_Task>
	SCH_Add_Task(fsm_manual, 10, 250);
 8000eee:	22fa      	movs	r2, #250	; 0xfa
 8000ef0:	210a      	movs	r1, #10
 8000ef2:	4808      	ldr	r0, [pc, #32]	; (8000f14 <main+0x6c>)
 8000ef4:	f000 f91a 	bl	800112c <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000ef8:	f000 fa60 	bl	80013bc <SCH_Dispatch_Tasks>
 8000efc:	e7fc      	b.n	8000ef8 <main+0x50>
 8000efe:	bf00      	nop
 8000f00:	20000100 	.word	0x20000100
 8000f04:	080008c1 	.word	0x080008c1
 8000f08:	080004a9 	.word	0x080004a9
 8000f0c:	0800014d 	.word	0x0800014d
 8000f10:	0800027d 	.word	0x0800027d
 8000f14:	0800034d 	.word	0x0800034d

08000f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b090      	sub	sp, #64	; 0x40
 8000f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1e:	f107 0318 	add.w	r3, r7, #24
 8000f22:	2228      	movs	r2, #40	; 0x28
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f001 fef8 	bl	8002d1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f2c:	1d3b      	adds	r3, r7, #4
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
 8000f36:	60da      	str	r2, [r3, #12]
 8000f38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f42:	2310      	movs	r3, #16
 8000f44:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f46:	2300      	movs	r3, #0
 8000f48:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f4a:	f107 0318 	add.w	r3, r7, #24
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fef2 	bl	8001d38 <HAL_RCC_OscConfig>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000f5a:	f000 f8cf 	bl	80010fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f5e:	230f      	movs	r3, #15
 8000f60:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f62:	2300      	movs	r3, #0
 8000f64:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f66:	2300      	movs	r3, #0
 8000f68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	2100      	movs	r1, #0
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 f95e 	bl	8002238 <HAL_RCC_ClockConfig>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f82:	f000 f8bb 	bl	80010fc <Error_Handler>
  }
}
 8000f86:	bf00      	nop
 8000f88:	3740      	adds	r7, #64	; 0x40
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fa4:	463b      	mov	r3, r7
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fac:	4b1d      	ldr	r3, [pc, #116]	; (8001024 <MX_TIM2_Init+0x94>)
 8000fae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fb2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <MX_TIM2_Init+0x94>)
 8000fb6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000fba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fbc:	4b19      	ldr	r3, [pc, #100]	; (8001024 <MX_TIM2_Init+0x94>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000fc2:	4b18      	ldr	r3, [pc, #96]	; (8001024 <MX_TIM2_Init+0x94>)
 8000fc4:	2209      	movs	r2, #9
 8000fc6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc8:	4b16      	ldr	r3, [pc, #88]	; (8001024 <MX_TIM2_Init+0x94>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fce:	4b15      	ldr	r3, [pc, #84]	; (8001024 <MX_TIM2_Init+0x94>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fd4:	4813      	ldr	r0, [pc, #76]	; (8001024 <MX_TIM2_Init+0x94>)
 8000fd6:	f001 fa8b 	bl	80024f0 <HAL_TIM_Base_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fe0:	f000 f88c 	bl	80010fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fe8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fea:	f107 0308 	add.w	r3, r7, #8
 8000fee:	4619      	mov	r1, r3
 8000ff0:	480c      	ldr	r0, [pc, #48]	; (8001024 <MX_TIM2_Init+0x94>)
 8000ff2:	f001 fc09 	bl	8002808 <HAL_TIM_ConfigClockSource>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ffc:	f000 f87e 	bl	80010fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001000:	2300      	movs	r3, #0
 8001002:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001008:	463b      	mov	r3, r7
 800100a:	4619      	mov	r1, r3
 800100c:	4805      	ldr	r0, [pc, #20]	; (8001024 <MX_TIM2_Init+0x94>)
 800100e:	f001 fde1 	bl	8002bd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001018:	f000 f870 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000100 	.word	0x20000100

08001028 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102e:	f107 0308 	add.w	r3, r7, #8
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800103c:	4b27      	ldr	r3, [pc, #156]	; (80010dc <MX_GPIO_Init+0xb4>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	4a26      	ldr	r2, [pc, #152]	; (80010dc <MX_GPIO_Init+0xb4>)
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	6193      	str	r3, [r2, #24]
 8001048:	4b24      	ldr	r3, [pc, #144]	; (80010dc <MX_GPIO_Init+0xb4>)
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	f003 0304 	and.w	r3, r3, #4
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001054:	4b21      	ldr	r3, [pc, #132]	; (80010dc <MX_GPIO_Init+0xb4>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	4a20      	ldr	r2, [pc, #128]	; (80010dc <MX_GPIO_Init+0xb4>)
 800105a:	f043 0308 	orr.w	r3, r3, #8
 800105e:	6193      	str	r3, [r2, #24]
 8001060:	4b1e      	ldr	r3, [pc, #120]	; (80010dc <MX_GPIO_Init+0xb4>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	f003 0308 	and.w	r3, r3, #8
 8001068:	603b      	str	r3, [r7, #0]
 800106a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LED_Pin|EN0_Pin|EN1_Pin|EN2_Pin
 800106c:	2200      	movs	r2, #0
 800106e:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 8001072:	481b      	ldr	r0, [pc, #108]	; (80010e0 <MX_GPIO_Init+0xb8>)
 8001074:	f000 fe2f 	bl	8001cd6 <HAL_GPIO_WritePin>
                          |EN3_Pin|RED_1_LED_Pin|GREEN_1_LED_Pin|YELLOW_1_LED_Pin
                          |RED_2_LED_Pin|GREEN_2_LED_Pin|YELLOW_2_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8001078:	2200      	movs	r2, #0
 800107a:	217f      	movs	r1, #127	; 0x7f
 800107c:	4819      	ldr	r0, [pc, #100]	; (80010e4 <MX_GPIO_Init+0xbc>)
 800107e:	f000 fe2a 	bl	8001cd6 <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001082:	231c      	movs	r3, #28
 8001084:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001086:	2300      	movs	r3, #0
 8001088:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800108a:	2301      	movs	r3, #1
 800108c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0308 	add.w	r3, r7, #8
 8001092:	4619      	mov	r1, r3
 8001094:	4812      	ldr	r0, [pc, #72]	; (80010e0 <MX_GPIO_Init+0xb8>)
 8001096:	f000 fc8d 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LED_Pin EN0_Pin EN1_Pin EN2_Pin
                           EN3_Pin RED_1_LED_Pin GREEN_1_LED_Pin YELLOW_1_LED_Pin
                           RED_2_LED_Pin GREEN_2_LED_Pin YELLOW_2_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin|EN0_Pin|EN1_Pin|EN2_Pin
 800109a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800109e:	60bb      	str	r3, [r7, #8]
                          |EN3_Pin|RED_1_LED_Pin|GREEN_1_LED_Pin|YELLOW_1_LED_Pin
                          |RED_2_LED_Pin|GREEN_2_LED_Pin|YELLOW_2_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a0:	2301      	movs	r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a8:	2302      	movs	r3, #2
 80010aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ac:	f107 0308 	add.w	r3, r7, #8
 80010b0:	4619      	mov	r1, r3
 80010b2:	480b      	ldr	r0, [pc, #44]	; (80010e0 <MX_GPIO_Init+0xb8>)
 80010b4:	f000 fc7e 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80010b8:	237f      	movs	r3, #127	; 0x7f
 80010ba:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010bc:	2301      	movs	r3, #1
 80010be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c4:	2302      	movs	r3, #2
 80010c6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c8:	f107 0308 	add.w	r3, r7, #8
 80010cc:	4619      	mov	r1, r3
 80010ce:	4805      	ldr	r0, [pc, #20]	; (80010e4 <MX_GPIO_Init+0xbc>)
 80010d0:	f000 fc70 	bl	80019b4 <HAL_GPIO_Init>

}
 80010d4:	bf00      	nop
 80010d6:	3718      	adds	r7, #24
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40010800 	.word	0x40010800
 80010e4:	40010c00 	.word	0x40010c00

080010e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80010f0:	f000 f9b4 	bl	800145c <SCH_Update>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
}
 8001102:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001104:	e7fe      	b.n	8001104 <Error_Handler+0x8>
	...

08001108 <SCH_Init>:
static List_sTask* SCH_tasks_G = NULL;


int num_task = 0;

void SCH_Init(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
	SCH_tasks_G = (List_sTask*) malloc(sizeof(List_sTask));
 800110c:	2004      	movs	r0, #4
 800110e:	f001 fdf5 	bl	8002cfc <malloc>
 8001112:	4603      	mov	r3, r0
 8001114:	461a      	mov	r2, r3
 8001116:	4b04      	ldr	r3, [pc, #16]	; (8001128 <SCH_Init+0x20>)
 8001118:	601a      	str	r2, [r3, #0]
    SCH_tasks_G->head = NULL;
 800111a:	4b03      	ldr	r3, [pc, #12]	; (8001128 <SCH_Init+0x20>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200000ec 	.word	0x200000ec

0800112c <SCH_Add_Task>:

unsigned char SCH_Add_Task(void (* pFunction) () , unsigned int DELAY, unsigned int PERIOD){
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	; 0x28
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
	if(num_task == SCH_MAX_TASKS) return RETURN_ERROR;
 8001138:	4b2b      	ldr	r3, [pc, #172]	; (80011e8 <SCH_Add_Task+0xbc>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b28      	cmp	r3, #40	; 0x28
 800113e:	d101      	bne.n	8001144 <SCH_Add_Task+0x18>
 8001140:	2302      	movs	r3, #2
 8001142:	e04c      	b.n	80011de <SCH_Add_Task+0xb2>
	else ++num_task;
 8001144:	4b28      	ldr	r3, [pc, #160]	; (80011e8 <SCH_Add_Task+0xbc>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	3301      	adds	r3, #1
 800114a:	4a27      	ldr	r2, [pc, #156]	; (80011e8 <SCH_Add_Task+0xbc>)
 800114c:	6013      	str	r3, [r2, #0]

	unsigned int NEW_DELAY = DELAY;
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned char idx = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    Node_t* curr = SCH_tasks_G->head;
 8001158:	4b24      	ldr	r3, [pc, #144]	; (80011ec <SCH_Add_Task+0xc0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	61fb      	str	r3, [r7, #28]
    int sum = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	61bb      	str	r3, [r7, #24]
    int pre_sum = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]

    while (curr != NULL) {
 8001168:	e011      	b.n	800118e <SCH_Add_Task+0x62>
        sum += curr->data->Delay;
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	685a      	ldr	r2, [r3, #4]
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	4413      	add	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        if (sum > DELAY) break;
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	68ba      	ldr	r2, [r7, #8]
 800117a:	429a      	cmp	r2, r3
 800117c:	d30b      	bcc.n	8001196 <SCH_Add_Task+0x6a>

        ++idx;
 800117e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001182:	3301      	adds	r3, #1
 8001184:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        curr = curr->next;
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	61fb      	str	r3, [r7, #28]
    while (curr != NULL) {
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1ea      	bne.n	800116a <SCH_Add_Task+0x3e>
 8001194:	e000      	b.n	8001198 <SCH_Add_Task+0x6c>
        if (sum > DELAY) break;
 8001196:	bf00      	nop
    }

    if(curr){
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d012      	beq.n	80011c4 <SCH_Add_Task+0x98>
    	pre_sum = sum - curr->data->Delay;
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	617b      	str	r3, [r7, #20]
		NEW_DELAY = DELAY - pre_sum;
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	68ba      	ldr	r2, [r7, #8]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
		curr->data->Delay -= NEW_DELAY;
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	6859      	ldr	r1, [r3, #4]
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011be:	1a8a      	subs	r2, r1, r2
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	e003      	b.n	80011cc <SCH_Add_Task+0xa0>
    }else{
    	NEW_DELAY = DELAY - sum;
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	68ba      	ldr	r2, [r7, #8]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	627b      	str	r3, [r7, #36]	; 0x24
    }

    addAt(pFunction, NEW_DELAY, PERIOD, idx);
 80011cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80011d4:	68f8      	ldr	r0, [r7, #12]
 80011d6:	f000 f80b 	bl	80011f0 <addAt>
    return idx;
 80011da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3728      	adds	r7, #40	; 0x28
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200000f0 	.word	0x200000f0
 80011ec:	200000ec 	.word	0x200000ec

080011f0 <addAt>:

void addAt(void (* pFunction) () , unsigned int DELAY, unsigned int PERIOD, int index) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
 80011fc:	603b      	str	r3, [r7, #0]
    Node_t* newNode = (Node_t*)malloc(sizeof(Node_t));
 80011fe:	2008      	movs	r0, #8
 8001200:	f001 fd7c 	bl	8002cfc <malloc>
 8001204:	4603      	mov	r3, r0
 8001206:	617b      	str	r3, [r7, #20]
    if (newNode == NULL) return;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d058      	beq.n	80012c0 <addAt+0xd0>

    newNode->data = (sTask*)malloc(sizeof(sTask));
 800120e:	2014      	movs	r0, #20
 8001210:	f001 fd74 	bl	8002cfc <malloc>
 8001214:	4603      	mov	r3, r0
 8001216:	461a      	mov	r2, r3
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	601a      	str	r2, [r3, #0]
    if (newNode->data == NULL){
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d103      	bne.n	800122c <addAt+0x3c>
    	free(newNode);
 8001224:	6978      	ldr	r0, [r7, #20]
 8001226:	f001 fd71 	bl	8002d0c <free>
    	return;
 800122a:	e04a      	b.n	80012c2 <addAt+0xd2>
    }
    
    newNode->data->pTask = pFunction;
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	68fa      	ldr	r2, [r7, #12]
 8001232:	601a      	str	r2, [r3, #0]
    newNode->data->Delay = DELAY;
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	68ba      	ldr	r2, [r7, #8]
 800123a:	605a      	str	r2, [r3, #4]
    newNode->data->Period = PERIOD;
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	609a      	str	r2, [r3, #8]
    newNode->data->RunMe = 0;
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2200      	movs	r2, #0
 800124a:	731a      	strb	r2, [r3, #12]
    newNode->data->TaskID = index;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	683a      	ldr	r2, [r7, #0]
 8001252:	611a      	str	r2, [r3, #16]

    newNode->next = NULL;
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	2200      	movs	r2, #0
 8001258:	605a      	str	r2, [r3, #4]
    
    if (index == 0) {
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d109      	bne.n	8001274 <addAt+0x84>
        newNode->next = SCH_tasks_G->head;
 8001260:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <addAt+0xd8>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	605a      	str	r2, [r3, #4]
        SCH_tasks_G->head = newNode;
 800126a:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <addAt+0xd8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	697a      	ldr	r2, [r7, #20]
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	e022      	b.n	80012ba <addAt+0xca>
    } else {
        Node_t* prev = SCH_tasks_G->head;
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <addAt+0xd8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	61fb      	str	r3, [r7, #28]
        for (int i = 0; i < index - 1 && prev != NULL; i++) {
 800127c:	2300      	movs	r3, #0
 800127e:	61bb      	str	r3, [r7, #24]
 8001280:	e005      	b.n	800128e <addAt+0x9e>
            prev = prev->next;
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	61fb      	str	r3, [r7, #28]
        for (int i = 0; i < index - 1 && prev != NULL; i++) {
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	3301      	adds	r3, #1
 800128c:	61bb      	str	r3, [r7, #24]
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	3b01      	subs	r3, #1
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	429a      	cmp	r2, r3
 8001296:	da02      	bge.n	800129e <addAt+0xae>
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d1f1      	bne.n	8001282 <addAt+0x92>
        }
        if (prev != NULL) {
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d007      	beq.n	80012b4 <addAt+0xc4>
            newNode->next = prev->next;
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	605a      	str	r2, [r3, #4]
            prev->next = newNode;
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	e002      	b.n	80012ba <addAt+0xca>
        } else {
            free(newNode);
 80012b4:	6978      	ldr	r0, [r7, #20]
 80012b6:	f001 fd29 	bl	8002d0c <free>
        }
    }
    rearrange_ID();
 80012ba:	f000 f903 	bl	80014c4 <rearrange_ID>
 80012be:	e000      	b.n	80012c2 <addAt+0xd2>
    if (newNode == NULL) return;
 80012c0:	bf00      	nop
}
 80012c2:	3720      	adds	r7, #32
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200000ec 	.word	0x200000ec

080012cc <SCH_Delete_Task>:

unsigned char SCH_Delete_Task(const tByte TASK_INDEX){
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]

    Node_t *curr = SCH_tasks_G->head;
 80012d6:	4b37      	ldr	r3, [pc, #220]	; (80013b4 <SCH_Delete_Task+0xe8>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	617b      	str	r3, [r7, #20]
    Node_t *delete_node = NULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	60fb      	str	r3, [r7, #12]

    if (SCH_tasks_G == NULL || SCH_tasks_G->head == NULL)
 80012e2:	4b34      	ldr	r3, [pc, #208]	; (80013b4 <SCH_Delete_Task+0xe8>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d004      	beq.n	80012f4 <SCH_Delete_Task+0x28>
 80012ea:	4b32      	ldr	r3, [pc, #200]	; (80013b4 <SCH_Delete_Task+0xe8>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d101      	bne.n	80012f8 <SCH_Delete_Task+0x2c>
        return RETURN_ERROR;
 80012f4:	2302      	movs	r3, #2
 80012f6:	e058      	b.n	80013aa <SCH_Delete_Task+0xde>

    if (TASK_INDEX == 0) {
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d120      	bne.n	8001340 <SCH_Delete_Task+0x74>
        delete_node = SCH_tasks_G->head;
 80012fe:	4b2d      	ldr	r3, [pc, #180]	; (80013b4 <SCH_Delete_Task+0xe8>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	60fb      	str	r3, [r7, #12]
        SCH_tasks_G->head = delete_node->next;
 8001306:	4b2b      	ldr	r3, [pc, #172]	; (80013b4 <SCH_Delete_Task+0xe8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68fa      	ldr	r2, [r7, #12]
 800130c:	6852      	ldr	r2, [r2, #4]
 800130e:	601a      	str	r2, [r3, #0]

        if (delete_node->data) {
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d007      	beq.n	8001328 <SCH_Delete_Task+0x5c>
            free(delete_node->data);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f001 fcf5 	bl	8002d0c <free>
            delete_node->data = NULL;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
        }

        free(delete_node);
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	f001 fcef 	bl	8002d0c <free>
        rearrange_ID();
 800132e:	f000 f8c9 	bl	80014c4 <rearrange_ID>
    	--num_task;
 8001332:	4b21      	ldr	r3, [pc, #132]	; (80013b8 <SCH_Delete_Task+0xec>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	3b01      	subs	r3, #1
 8001338:	4a1f      	ldr	r2, [pc, #124]	; (80013b8 <SCH_Delete_Task+0xec>)
 800133a:	6013      	str	r3, [r2, #0]
        return RETURN_NORMAL;
 800133c:	2301      	movs	r3, #1
 800133e:	e034      	b.n	80013aa <SCH_Delete_Task+0xde>
    }

    //Viết cho đủ thôi chứ đoạn dưới đây hong dùng đâu
    for (int i = 0; curr != NULL && i < TASK_INDEX - 1; i++)
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]
 8001344:	e005      	b.n	8001352 <SCH_Delete_Task+0x86>
        curr = curr->next;
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	617b      	str	r3, [r7, #20]
    for (int i = 0; curr != NULL && i < TASK_INDEX - 1; i++)
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	3301      	adds	r3, #1
 8001350:	613b      	str	r3, [r7, #16]
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d004      	beq.n	8001362 <SCH_Delete_Task+0x96>
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	3b01      	subs	r3, #1
 800135c:	693a      	ldr	r2, [r7, #16]
 800135e:	429a      	cmp	r2, r3
 8001360:	dbf1      	blt.n	8001346 <SCH_Delete_Task+0x7a>


    if (curr == NULL || curr->next == NULL)
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d003      	beq.n	8001370 <SCH_Delete_Task+0xa4>
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d101      	bne.n	8001374 <SCH_Delete_Task+0xa8>
        return RETURN_ERROR;
 8001370:	2302      	movs	r3, #2
 8001372:	e01a      	b.n	80013aa <SCH_Delete_Task+0xde>

    delete_node = curr->next;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	60fb      	str	r3, [r7, #12]

    if (delete_node->data == NULL)
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <SCH_Delete_Task+0xba>
        return RETURN_ERROR;
 8001382:	2302      	movs	r3, #2
 8001384:	e011      	b.n	80013aa <SCH_Delete_Task+0xde>

    free(delete_node->data);
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f001 fcbe 	bl	8002d0c <free>
    delete_node->data = NULL;
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]

    curr->next = delete_node->next;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	685a      	ldr	r2, [r3, #4]
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	605a      	str	r2, [r3, #4]
    free(delete_node);
 800139e:	68f8      	ldr	r0, [r7, #12]
 80013a0:	f001 fcb4 	bl	8002d0c <free>

    rearrange_ID();
 80013a4:	f000 f88e 	bl	80014c4 <rearrange_ID>
    return RETURN_NORMAL;
 80013a8:	2301      	movs	r3, #1
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3718      	adds	r7, #24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200000ec 	.word	0x200000ec
 80013b8:	200000f0 	.word	0x200000f0

080013bc <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
    if(SCH_tasks_G->head != NULL && SCH_tasks_G->head->data->RunMe > 0){
 80013c2:	4b25      	ldr	r3, [pc, #148]	; (8001458 <SCH_Dispatch_Tasks+0x9c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d040      	beq.n	800144e <SCH_Dispatch_Tasks+0x92>
 80013cc:	4b22      	ldr	r3, [pc, #136]	; (8001458 <SCH_Dispatch_Tasks+0x9c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	7b1b      	ldrb	r3, [r3, #12]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d039      	beq.n	800144e <SCH_Dispatch_Tasks+0x92>
        SCH_tasks_G->head->data->RunMe -= 1;
 80013da:	4b1f      	ldr	r3, [pc, #124]	; (8001458 <SCH_Dispatch_Tasks+0x9c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	7b1a      	ldrb	r2, [r3, #12]
 80013e4:	4b1c      	ldr	r3, [pc, #112]	; (8001458 <SCH_Dispatch_Tasks+0x9c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	3a01      	subs	r2, #1
 80013ee:	b2d2      	uxtb	r2, r2
 80013f0:	731a      	strb	r2, [r3, #12]

        while(SCH_tasks_G->head != NULL && SCH_tasks_G->head->data->Delay == 0){
 80013f2:	e020      	b.n	8001436 <SCH_Dispatch_Tasks+0x7a>
            Node_t* head_node = SCH_tasks_G->head;
 80013f4:	4b18      	ldr	r3, [pc, #96]	; (8001458 <SCH_Dispatch_Tasks+0x9c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	60fb      	str	r3, [r7, #12]
            (*head_node->data->pTask) ();
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4798      	blx	r3
            if(head_node->data->Period){
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d010      	beq.n	8001430 <SCH_Dispatch_Tasks+0x74>
                void (*temp_pTask)() = head_node->data->pTask;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	60bb      	str	r3, [r7, #8]
                unsigned int temp_Period = head_node->data->Period;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	607b      	str	r3, [r7, #4]

                SCH_Delete_Task(0);
 800141e:	2000      	movs	r0, #0
 8001420:	f7ff ff54 	bl	80012cc <SCH_Delete_Task>

                SCH_Add_Task(temp_pTask, temp_Period, temp_Period);
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	68b8      	ldr	r0, [r7, #8]
 800142a:	f7ff fe7f 	bl	800112c <SCH_Add_Task>
 800142e:	e002      	b.n	8001436 <SCH_Dispatch_Tasks+0x7a>
            } else{
                SCH_Delete_Task(0);
 8001430:	2000      	movs	r0, #0
 8001432:	f7ff ff4b 	bl	80012cc <SCH_Delete_Task>
        while(SCH_tasks_G->head != NULL && SCH_tasks_G->head->data->Delay == 0){
 8001436:	4b08      	ldr	r3, [pc, #32]	; (8001458 <SCH_Dispatch_Tasks+0x9c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d006      	beq.n	800144e <SCH_Dispatch_Tasks+0x92>
 8001440:	4b05      	ldr	r3, [pc, #20]	; (8001458 <SCH_Dispatch_Tasks+0x9c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d0d2      	beq.n	80013f4 <SCH_Dispatch_Tasks+0x38>
            }

        }
    }
}
 800144e:	bf00      	nop
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	200000ec 	.word	0x200000ec

0800145c <SCH_Update>:

void SCH_Update(void) {
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
	if (SCH_tasks_G->head == NULL || SCH_tasks_G->head->data == NULL)
 8001460:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <SCH_Update+0x64>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d025      	beq.n	80014b6 <SCH_Update+0x5a>
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <SCH_Update+0x64>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d01f      	beq.n	80014b6 <SCH_Update+0x5a>
	        return;
	if(SCH_tasks_G->head->data->Delay <= 0)
 8001476:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <SCH_Update+0x64>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d10c      	bne.n	800149e <SCH_Update+0x42>
		SCH_tasks_G->head->data->RunMe += 1;
 8001484:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <SCH_Update+0x64>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	7b1a      	ldrb	r2, [r3, #12]
 800148e:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <SCH_Update+0x64>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	3201      	adds	r2, #1
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	731a      	strb	r2, [r3, #12]
 800149c:	e00c      	b.n	80014b8 <SCH_Update+0x5c>
	else
		SCH_tasks_G->head->data->Delay -= TIMER_INTERRUPT_DURATION_MS;
 800149e:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <SCH_Update+0x64>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <SCH_Update+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	3a0a      	subs	r2, #10
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	e000      	b.n	80014b8 <SCH_Update+0x5c>
	        return;
 80014b6:	bf00      	nop
}
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	200000ec 	.word	0x200000ec

080014c4 <rearrange_ID>:

void rearrange_ID(){
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
	int idx = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]
	Node_t* curr = SCH_tasks_G->head;
 80014ce:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <rearrange_ID+0x38>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	603b      	str	r3, [r7, #0]
	while(curr){
 80014d6:	e008      	b.n	80014ea <rearrange_ID+0x26>
		curr->data->TaskID = idx++;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	1c5a      	adds	r2, r3, #1
 80014dc:	607a      	str	r2, [r7, #4]
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	6113      	str	r3, [r2, #16]

		curr = curr->next;
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	603b      	str	r3, [r7, #0]
	while(curr){
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1f3      	bne.n	80014d8 <rearrange_ID+0x14>
	}
}
 80014f0:	bf00      	nop
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr
 80014fc:	200000ec 	.word	0x200000ec

08001500 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001506:	4b15      	ldr	r3, [pc, #84]	; (800155c <HAL_MspInit+0x5c>)
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	4a14      	ldr	r2, [pc, #80]	; (800155c <HAL_MspInit+0x5c>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6193      	str	r3, [r2, #24]
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <HAL_MspInit+0x5c>)
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800151e:	4b0f      	ldr	r3, [pc, #60]	; (800155c <HAL_MspInit+0x5c>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	4a0e      	ldr	r2, [pc, #56]	; (800155c <HAL_MspInit+0x5c>)
 8001524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001528:	61d3      	str	r3, [r2, #28]
 800152a:	4b0c      	ldr	r3, [pc, #48]	; (800155c <HAL_MspInit+0x5c>)
 800152c:	69db      	ldr	r3, [r3, #28]
 800152e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001536:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <HAL_MspInit+0x60>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	4a04      	ldr	r2, [pc, #16]	; (8001560 <HAL_MspInit+0x60>)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr
 800155c:	40021000 	.word	0x40021000
 8001560:	40010000 	.word	0x40010000

08001564 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001574:	d113      	bne.n	800159e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <HAL_TIM_Base_MspInit+0x44>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	4a0b      	ldr	r2, [pc, #44]	; (80015a8 <HAL_TIM_Base_MspInit+0x44>)
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	61d3      	str	r3, [r2, #28]
 8001582:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <HAL_TIM_Base_MspInit+0x44>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800158e:	2200      	movs	r2, #0
 8001590:	2100      	movs	r1, #0
 8001592:	201c      	movs	r0, #28
 8001594:	f000 f9d7 	bl	8001946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001598:	201c      	movs	r0, #28
 800159a:	f000 f9f0 	bl	800197e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40021000 	.word	0x40021000

080015ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <NMI_Handler+0x4>

080015b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <HardFault_Handler+0x4>

080015b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015bc:	e7fe      	b.n	80015bc <MemManage_Handler+0x4>

080015be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c2:	e7fe      	b.n	80015c2 <BusFault_Handler+0x4>

080015c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <UsageFault_Handler+0x4>

080015ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ca:	b480      	push	{r7}
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bc80      	pop	{r7}
 80015d4:	4770      	bx	lr

080015d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015d6:	b480      	push	{r7}
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015da:	bf00      	nop
 80015dc:	46bd      	mov	sp, r7
 80015de:	bc80      	pop	{r7}
 80015e0:	4770      	bx	lr

080015e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015e2:	b480      	push	{r7}
 80015e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bc80      	pop	{r7}
 80015ec:	4770      	bx	lr

080015ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015f2:	f000 f8b5 	bl	8001760 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001600:	4802      	ldr	r0, [pc, #8]	; (800160c <TIM2_IRQHandler+0x10>)
 8001602:	f001 f811 	bl	8002628 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000100 	.word	0x20000100

08001610 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001618:	4a14      	ldr	r2, [pc, #80]	; (800166c <_sbrk+0x5c>)
 800161a:	4b15      	ldr	r3, [pc, #84]	; (8001670 <_sbrk+0x60>)
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001624:	4b13      	ldr	r3, [pc, #76]	; (8001674 <_sbrk+0x64>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d102      	bne.n	8001632 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800162c:	4b11      	ldr	r3, [pc, #68]	; (8001674 <_sbrk+0x64>)
 800162e:	4a12      	ldr	r2, [pc, #72]	; (8001678 <_sbrk+0x68>)
 8001630:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <_sbrk+0x64>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4413      	add	r3, r2
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	429a      	cmp	r2, r3
 800163e:	d207      	bcs.n	8001650 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001640:	f001 fb32 	bl	8002ca8 <__errno>
 8001644:	4603      	mov	r3, r0
 8001646:	220c      	movs	r2, #12
 8001648:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800164a:	f04f 33ff 	mov.w	r3, #4294967295
 800164e:	e009      	b.n	8001664 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001650:	4b08      	ldr	r3, [pc, #32]	; (8001674 <_sbrk+0x64>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001656:	4b07      	ldr	r3, [pc, #28]	; (8001674 <_sbrk+0x64>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	4a05      	ldr	r2, [pc, #20]	; (8001674 <_sbrk+0x64>)
 8001660:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001662:	68fb      	ldr	r3, [r7, #12]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20002800 	.word	0x20002800
 8001670:	00000400 	.word	0x00000400
 8001674:	200000f4 	.word	0x200000f4
 8001678:	20000160 	.word	0x20000160

0800167c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr

08001688 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001688:	f7ff fff8 	bl	800167c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800168c:	480b      	ldr	r0, [pc, #44]	; (80016bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800168e:	490c      	ldr	r1, [pc, #48]	; (80016c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001690:	4a0c      	ldr	r2, [pc, #48]	; (80016c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001694:	e002      	b.n	800169c <LoopCopyDataInit>

08001696 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001696:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001698:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800169a:	3304      	adds	r3, #4

0800169c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800169c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800169e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016a0:	d3f9      	bcc.n	8001696 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016a2:	4a09      	ldr	r2, [pc, #36]	; (80016c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016a4:	4c09      	ldr	r4, [pc, #36]	; (80016cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016a8:	e001      	b.n	80016ae <LoopFillZerobss>

080016aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016ac:	3204      	adds	r2, #4

080016ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016b0:	d3fb      	bcc.n	80016aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016b2:	f001 faff 	bl	8002cb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016b6:	f7ff fbf7 	bl	8000ea8 <main>
  bx lr
 80016ba:	4770      	bx	lr
  ldr r0, =_sdata
 80016bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c0:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80016c4:	08002f08 	.word	0x08002f08
  ldr r2, =_sbss
 80016c8:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80016cc:	2000015c 	.word	0x2000015c

080016d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016d0:	e7fe      	b.n	80016d0 <ADC1_2_IRQHandler>
	...

080016d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016d8:	4b08      	ldr	r3, [pc, #32]	; (80016fc <HAL_Init+0x28>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a07      	ldr	r2, [pc, #28]	; (80016fc <HAL_Init+0x28>)
 80016de:	f043 0310 	orr.w	r3, r3, #16
 80016e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016e4:	2003      	movs	r0, #3
 80016e6:	f000 f923 	bl	8001930 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ea:	200f      	movs	r0, #15
 80016ec:	f000 f808 	bl	8001700 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016f0:	f7ff ff06 	bl	8001500 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40022000 	.word	0x40022000

08001700 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001708:	4b12      	ldr	r3, [pc, #72]	; (8001754 <HAL_InitTick+0x54>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b12      	ldr	r3, [pc, #72]	; (8001758 <HAL_InitTick+0x58>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	4619      	mov	r1, r3
 8001712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001716:	fbb3 f3f1 	udiv	r3, r3, r1
 800171a:	fbb2 f3f3 	udiv	r3, r2, r3
 800171e:	4618      	mov	r0, r3
 8001720:	f000 f93b 	bl	800199a <HAL_SYSTICK_Config>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e00e      	b.n	800174c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2b0f      	cmp	r3, #15
 8001732:	d80a      	bhi.n	800174a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001734:	2200      	movs	r2, #0
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	f04f 30ff 	mov.w	r0, #4294967295
 800173c:	f000 f903 	bl	8001946 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001740:	4a06      	ldr	r2, [pc, #24]	; (800175c <HAL_InitTick+0x5c>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001746:	2300      	movs	r3, #0
 8001748:	e000      	b.n	800174c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
}
 800174c:	4618      	mov	r0, r3
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	2000002c 	.word	0x2000002c
 8001758:	20000034 	.word	0x20000034
 800175c:	20000030 	.word	0x20000030

08001760 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <HAL_IncTick+0x1c>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	461a      	mov	r2, r3
 800176a:	4b05      	ldr	r3, [pc, #20]	; (8001780 <HAL_IncTick+0x20>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4413      	add	r3, r2
 8001770:	4a03      	ldr	r2, [pc, #12]	; (8001780 <HAL_IncTick+0x20>)
 8001772:	6013      	str	r3, [r2, #0]
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr
 800177c:	20000034 	.word	0x20000034
 8001780:	20000148 	.word	0x20000148

08001784 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return uwTick;
 8001788:	4b02      	ldr	r3, [pc, #8]	; (8001794 <HAL_GetTick+0x10>)
 800178a:	681b      	ldr	r3, [r3, #0]
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr
 8001794:	20000148 	.word	0x20000148

08001798 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <__NVIC_SetPriorityGrouping+0x44>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017b4:	4013      	ands	r3, r2
 80017b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ca:	4a04      	ldr	r2, [pc, #16]	; (80017dc <__NVIC_SetPriorityGrouping+0x44>)
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	60d3      	str	r3, [r2, #12]
}
 80017d0:	bf00      	nop
 80017d2:	3714      	adds	r7, #20
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017e4:	4b04      	ldr	r3, [pc, #16]	; (80017f8 <__NVIC_GetPriorityGrouping+0x18>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	0a1b      	lsrs	r3, r3, #8
 80017ea:	f003 0307 	and.w	r3, r3, #7
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180a:	2b00      	cmp	r3, #0
 800180c:	db0b      	blt.n	8001826 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	f003 021f 	and.w	r2, r3, #31
 8001814:	4906      	ldr	r1, [pc, #24]	; (8001830 <__NVIC_EnableIRQ+0x34>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	095b      	lsrs	r3, r3, #5
 800181c:	2001      	movs	r0, #1
 800181e:	fa00 f202 	lsl.w	r2, r0, r2
 8001822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr
 8001830:	e000e100 	.word	0xe000e100

08001834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	6039      	str	r1, [r7, #0]
 800183e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001844:	2b00      	cmp	r3, #0
 8001846:	db0a      	blt.n	800185e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	b2da      	uxtb	r2, r3
 800184c:	490c      	ldr	r1, [pc, #48]	; (8001880 <__NVIC_SetPriority+0x4c>)
 800184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001852:	0112      	lsls	r2, r2, #4
 8001854:	b2d2      	uxtb	r2, r2
 8001856:	440b      	add	r3, r1
 8001858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800185c:	e00a      	b.n	8001874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4908      	ldr	r1, [pc, #32]	; (8001884 <__NVIC_SetPriority+0x50>)
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	f003 030f 	and.w	r3, r3, #15
 800186a:	3b04      	subs	r3, #4
 800186c:	0112      	lsls	r2, r2, #4
 800186e:	b2d2      	uxtb	r2, r2
 8001870:	440b      	add	r3, r1
 8001872:	761a      	strb	r2, [r3, #24]
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000e100 	.word	0xe000e100
 8001884:	e000ed00 	.word	0xe000ed00

08001888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001888:	b480      	push	{r7}
 800188a:	b089      	sub	sp, #36	; 0x24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	f1c3 0307 	rsb	r3, r3, #7
 80018a2:	2b04      	cmp	r3, #4
 80018a4:	bf28      	it	cs
 80018a6:	2304      	movcs	r3, #4
 80018a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	3304      	adds	r3, #4
 80018ae:	2b06      	cmp	r3, #6
 80018b0:	d902      	bls.n	80018b8 <NVIC_EncodePriority+0x30>
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	3b03      	subs	r3, #3
 80018b6:	e000      	b.n	80018ba <NVIC_EncodePriority+0x32>
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018bc:	f04f 32ff 	mov.w	r2, #4294967295
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	43da      	mvns	r2, r3
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	401a      	ands	r2, r3
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018d0:	f04f 31ff 	mov.w	r1, #4294967295
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	fa01 f303 	lsl.w	r3, r1, r3
 80018da:	43d9      	mvns	r1, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e0:	4313      	orrs	r3, r2
         );
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3724      	adds	r7, #36	; 0x24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3b01      	subs	r3, #1
 80018f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018fc:	d301      	bcc.n	8001902 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018fe:	2301      	movs	r3, #1
 8001900:	e00f      	b.n	8001922 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001902:	4a0a      	ldr	r2, [pc, #40]	; (800192c <SysTick_Config+0x40>)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3b01      	subs	r3, #1
 8001908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800190a:	210f      	movs	r1, #15
 800190c:	f04f 30ff 	mov.w	r0, #4294967295
 8001910:	f7ff ff90 	bl	8001834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001914:	4b05      	ldr	r3, [pc, #20]	; (800192c <SysTick_Config+0x40>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800191a:	4b04      	ldr	r3, [pc, #16]	; (800192c <SysTick_Config+0x40>)
 800191c:	2207      	movs	r2, #7
 800191e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	e000e010 	.word	0xe000e010

08001930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ff2d 	bl	8001798 <__NVIC_SetPriorityGrouping>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001946:	b580      	push	{r7, lr}
 8001948:	b086      	sub	sp, #24
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	60b9      	str	r1, [r7, #8]
 8001950:	607a      	str	r2, [r7, #4]
 8001952:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001958:	f7ff ff42 	bl	80017e0 <__NVIC_GetPriorityGrouping>
 800195c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	6978      	ldr	r0, [r7, #20]
 8001964:	f7ff ff90 	bl	8001888 <NVIC_EncodePriority>
 8001968:	4602      	mov	r2, r0
 800196a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800196e:	4611      	mov	r1, r2
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff5f 	bl	8001834 <__NVIC_SetPriority>
}
 8001976:	bf00      	nop
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	4603      	mov	r3, r0
 8001986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff ff35 	bl	80017fc <__NVIC_EnableIRQ>
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b082      	sub	sp, #8
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f7ff ffa2 	bl	80018ec <SysTick_Config>
 80019a8:	4603      	mov	r3, r0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
	...

080019b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b08b      	sub	sp, #44	; 0x2c
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019be:	2300      	movs	r3, #0
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019c2:	2300      	movs	r3, #0
 80019c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019c6:	e148      	b.n	8001c5a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019c8:	2201      	movs	r2, #1
 80019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	4013      	ands	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	f040 8137 	bne.w	8001c54 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	4aa3      	ldr	r2, [pc, #652]	; (8001c78 <HAL_GPIO_Init+0x2c4>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d05e      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 80019f0:	4aa1      	ldr	r2, [pc, #644]	; (8001c78 <HAL_GPIO_Init+0x2c4>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d875      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 80019f6:	4aa1      	ldr	r2, [pc, #644]	; (8001c7c <HAL_GPIO_Init+0x2c8>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d058      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 80019fc:	4a9f      	ldr	r2, [pc, #636]	; (8001c7c <HAL_GPIO_Init+0x2c8>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d86f      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a02:	4a9f      	ldr	r2, [pc, #636]	; (8001c80 <HAL_GPIO_Init+0x2cc>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d052      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 8001a08:	4a9d      	ldr	r2, [pc, #628]	; (8001c80 <HAL_GPIO_Init+0x2cc>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d869      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a0e:	4a9d      	ldr	r2, [pc, #628]	; (8001c84 <HAL_GPIO_Init+0x2d0>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d04c      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 8001a14:	4a9b      	ldr	r2, [pc, #620]	; (8001c84 <HAL_GPIO_Init+0x2d0>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d863      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a1a:	4a9b      	ldr	r2, [pc, #620]	; (8001c88 <HAL_GPIO_Init+0x2d4>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d046      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 8001a20:	4a99      	ldr	r2, [pc, #612]	; (8001c88 <HAL_GPIO_Init+0x2d4>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d85d      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a26:	2b12      	cmp	r3, #18
 8001a28:	d82a      	bhi.n	8001a80 <HAL_GPIO_Init+0xcc>
 8001a2a:	2b12      	cmp	r3, #18
 8001a2c:	d859      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a2e:	a201      	add	r2, pc, #4	; (adr r2, 8001a34 <HAL_GPIO_Init+0x80>)
 8001a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a34:	08001aaf 	.word	0x08001aaf
 8001a38:	08001a89 	.word	0x08001a89
 8001a3c:	08001a9b 	.word	0x08001a9b
 8001a40:	08001add 	.word	0x08001add
 8001a44:	08001ae3 	.word	0x08001ae3
 8001a48:	08001ae3 	.word	0x08001ae3
 8001a4c:	08001ae3 	.word	0x08001ae3
 8001a50:	08001ae3 	.word	0x08001ae3
 8001a54:	08001ae3 	.word	0x08001ae3
 8001a58:	08001ae3 	.word	0x08001ae3
 8001a5c:	08001ae3 	.word	0x08001ae3
 8001a60:	08001ae3 	.word	0x08001ae3
 8001a64:	08001ae3 	.word	0x08001ae3
 8001a68:	08001ae3 	.word	0x08001ae3
 8001a6c:	08001ae3 	.word	0x08001ae3
 8001a70:	08001ae3 	.word	0x08001ae3
 8001a74:	08001ae3 	.word	0x08001ae3
 8001a78:	08001a91 	.word	0x08001a91
 8001a7c:	08001aa5 	.word	0x08001aa5
 8001a80:	4a82      	ldr	r2, [pc, #520]	; (8001c8c <HAL_GPIO_Init+0x2d8>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d013      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a86:	e02c      	b.n	8001ae2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	623b      	str	r3, [r7, #32]
          break;
 8001a8e:	e029      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	3304      	adds	r3, #4
 8001a96:	623b      	str	r3, [r7, #32]
          break;
 8001a98:	e024      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	3308      	adds	r3, #8
 8001aa0:	623b      	str	r3, [r7, #32]
          break;
 8001aa2:	e01f      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	330c      	adds	r3, #12
 8001aaa:	623b      	str	r3, [r7, #32]
          break;
 8001aac:	e01a      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d102      	bne.n	8001abc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	623b      	str	r3, [r7, #32]
          break;
 8001aba:	e013      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d105      	bne.n	8001ad0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ac4:	2308      	movs	r3, #8
 8001ac6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	69fa      	ldr	r2, [r7, #28]
 8001acc:	611a      	str	r2, [r3, #16]
          break;
 8001ace:	e009      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ad0:	2308      	movs	r3, #8
 8001ad2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69fa      	ldr	r2, [r7, #28]
 8001ad8:	615a      	str	r2, [r3, #20]
          break;
 8001ada:	e003      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001adc:	2300      	movs	r3, #0
 8001ade:	623b      	str	r3, [r7, #32]
          break;
 8001ae0:	e000      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          break;
 8001ae2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	2bff      	cmp	r3, #255	; 0xff
 8001ae8:	d801      	bhi.n	8001aee <HAL_GPIO_Init+0x13a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	e001      	b.n	8001af2 <HAL_GPIO_Init+0x13e>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3304      	adds	r3, #4
 8001af2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	2bff      	cmp	r3, #255	; 0xff
 8001af8:	d802      	bhi.n	8001b00 <HAL_GPIO_Init+0x14c>
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	e002      	b.n	8001b06 <HAL_GPIO_Init+0x152>
 8001b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b02:	3b08      	subs	r3, #8
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	210f      	movs	r1, #15
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	401a      	ands	r2, r3
 8001b18:	6a39      	ldr	r1, [r7, #32]
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b20:	431a      	orrs	r2, r3
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 8090 	beq.w	8001c54 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b34:	4b56      	ldr	r3, [pc, #344]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	4a55      	ldr	r2, [pc, #340]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	6193      	str	r3, [r2, #24]
 8001b40:	4b53      	ldr	r3, [pc, #332]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	60bb      	str	r3, [r7, #8]
 8001b4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b4c:	4a51      	ldr	r2, [pc, #324]	; (8001c94 <HAL_GPIO_Init+0x2e0>)
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b50:	089b      	lsrs	r3, r3, #2
 8001b52:	3302      	adds	r3, #2
 8001b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5c:	f003 0303 	and.w	r3, r3, #3
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	220f      	movs	r2, #15
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a49      	ldr	r2, [pc, #292]	; (8001c98 <HAL_GPIO_Init+0x2e4>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d00d      	beq.n	8001b94 <HAL_GPIO_Init+0x1e0>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a48      	ldr	r2, [pc, #288]	; (8001c9c <HAL_GPIO_Init+0x2e8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d007      	beq.n	8001b90 <HAL_GPIO_Init+0x1dc>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a47      	ldr	r2, [pc, #284]	; (8001ca0 <HAL_GPIO_Init+0x2ec>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d101      	bne.n	8001b8c <HAL_GPIO_Init+0x1d8>
 8001b88:	2302      	movs	r3, #2
 8001b8a:	e004      	b.n	8001b96 <HAL_GPIO_Init+0x1e2>
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e002      	b.n	8001b96 <HAL_GPIO_Init+0x1e2>
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <HAL_GPIO_Init+0x1e2>
 8001b94:	2300      	movs	r3, #0
 8001b96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b98:	f002 0203 	and.w	r2, r2, #3
 8001b9c:	0092      	lsls	r2, r2, #2
 8001b9e:	4093      	lsls	r3, r2
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ba6:	493b      	ldr	r1, [pc, #236]	; (8001c94 <HAL_GPIO_Init+0x2e0>)
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001baa:	089b      	lsrs	r3, r3, #2
 8001bac:	3302      	adds	r3, #2
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d006      	beq.n	8001bce <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bc0:	4b38      	ldr	r3, [pc, #224]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	4937      	ldr	r1, [pc, #220]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	608b      	str	r3, [r1, #8]
 8001bcc:	e006      	b.n	8001bdc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bce:	4b35      	ldr	r3, [pc, #212]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	4933      	ldr	r1, [pc, #204]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bd8:	4013      	ands	r3, r2
 8001bda:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d006      	beq.n	8001bf6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001be8:	4b2e      	ldr	r3, [pc, #184]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bea:	68da      	ldr	r2, [r3, #12]
 8001bec:	492d      	ldr	r1, [pc, #180]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	60cb      	str	r3, [r1, #12]
 8001bf4:	e006      	b.n	8001c04 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bf6:	4b2b      	ldr	r3, [pc, #172]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	4929      	ldr	r1, [pc, #164]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c00:	4013      	ands	r3, r2
 8001c02:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d006      	beq.n	8001c1e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c10:	4b24      	ldr	r3, [pc, #144]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	4923      	ldr	r1, [pc, #140]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	604b      	str	r3, [r1, #4]
 8001c1c:	e006      	b.n	8001c2c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c1e:	4b21      	ldr	r3, [pc, #132]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	43db      	mvns	r3, r3
 8001c26:	491f      	ldr	r1, [pc, #124]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c28:	4013      	ands	r3, r2
 8001c2a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d006      	beq.n	8001c46 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c38:	4b1a      	ldr	r3, [pc, #104]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4919      	ldr	r1, [pc, #100]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	600b      	str	r3, [r1, #0]
 8001c44:	e006      	b.n	8001c54 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c46:	4b17      	ldr	r3, [pc, #92]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	4915      	ldr	r1, [pc, #84]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c50:	4013      	ands	r3, r2
 8001c52:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	3301      	adds	r3, #1
 8001c58:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c60:	fa22 f303 	lsr.w	r3, r2, r3
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f47f aeaf 	bne.w	80019c8 <HAL_GPIO_Init+0x14>
  }
}
 8001c6a:	bf00      	nop
 8001c6c:	bf00      	nop
 8001c6e:	372c      	adds	r7, #44	; 0x2c
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	10320000 	.word	0x10320000
 8001c7c:	10310000 	.word	0x10310000
 8001c80:	10220000 	.word	0x10220000
 8001c84:	10210000 	.word	0x10210000
 8001c88:	10120000 	.word	0x10120000
 8001c8c:	10110000 	.word	0x10110000
 8001c90:	40021000 	.word	0x40021000
 8001c94:	40010000 	.word	0x40010000
 8001c98:	40010800 	.word	0x40010800
 8001c9c:	40010c00 	.word	0x40010c00
 8001ca0:	40011000 	.word	0x40011000
 8001ca4:	40010400 	.word	0x40010400

08001ca8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	887b      	ldrh	r3, [r7, #2]
 8001cba:	4013      	ands	r3, r2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d002      	beq.n	8001cc6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	73fb      	strb	r3, [r7, #15]
 8001cc4:	e001      	b.n	8001cca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr

08001cd6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	460b      	mov	r3, r1
 8001ce0:	807b      	strh	r3, [r7, #2]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ce6:	787b      	ldrb	r3, [r7, #1]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d003      	beq.n	8001cf4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cec:	887a      	ldrh	r2, [r7, #2]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cf2:	e003      	b.n	8001cfc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cf4:	887b      	ldrh	r3, [r7, #2]
 8001cf6:	041a      	lsls	r2, r3, #16
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	611a      	str	r2, [r3, #16]
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bc80      	pop	{r7}
 8001d04:	4770      	bx	lr

08001d06 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b085      	sub	sp, #20
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	460b      	mov	r3, r1
 8001d10:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d18:	887a      	ldrh	r2, [r7, #2]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	041a      	lsls	r2, r3, #16
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	43d9      	mvns	r1, r3
 8001d24:	887b      	ldrh	r3, [r7, #2]
 8001d26:	400b      	ands	r3, r1
 8001d28:	431a      	orrs	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	611a      	str	r2, [r3, #16]
}
 8001d2e:	bf00      	nop
 8001d30:	3714      	adds	r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr

08001d38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e26c      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	f000 8087 	beq.w	8001e66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d58:	4b92      	ldr	r3, [pc, #584]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f003 030c 	and.w	r3, r3, #12
 8001d60:	2b04      	cmp	r3, #4
 8001d62:	d00c      	beq.n	8001d7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d64:	4b8f      	ldr	r3, [pc, #572]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f003 030c 	and.w	r3, r3, #12
 8001d6c:	2b08      	cmp	r3, #8
 8001d6e:	d112      	bne.n	8001d96 <HAL_RCC_OscConfig+0x5e>
 8001d70:	4b8c      	ldr	r3, [pc, #560]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d7c:	d10b      	bne.n	8001d96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d7e:	4b89      	ldr	r3, [pc, #548]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d06c      	beq.n	8001e64 <HAL_RCC_OscConfig+0x12c>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d168      	bne.n	8001e64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e246      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d9e:	d106      	bne.n	8001dae <HAL_RCC_OscConfig+0x76>
 8001da0:	4b80      	ldr	r3, [pc, #512]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a7f      	ldr	r2, [pc, #508]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001da6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	e02e      	b.n	8001e0c <HAL_RCC_OscConfig+0xd4>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10c      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x98>
 8001db6:	4b7b      	ldr	r3, [pc, #492]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a7a      	ldr	r2, [pc, #488]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	4b78      	ldr	r3, [pc, #480]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a77      	ldr	r2, [pc, #476]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dcc:	6013      	str	r3, [r2, #0]
 8001dce:	e01d      	b.n	8001e0c <HAL_RCC_OscConfig+0xd4>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001dd8:	d10c      	bne.n	8001df4 <HAL_RCC_OscConfig+0xbc>
 8001dda:	4b72      	ldr	r3, [pc, #456]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a71      	ldr	r2, [pc, #452]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001de0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	4b6f      	ldr	r3, [pc, #444]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a6e      	ldr	r2, [pc, #440]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001df0:	6013      	str	r3, [r2, #0]
 8001df2:	e00b      	b.n	8001e0c <HAL_RCC_OscConfig+0xd4>
 8001df4:	4b6b      	ldr	r3, [pc, #428]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a6a      	ldr	r2, [pc, #424]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dfe:	6013      	str	r3, [r2, #0]
 8001e00:	4b68      	ldr	r3, [pc, #416]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a67      	ldr	r2, [pc, #412]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e0a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d013      	beq.n	8001e3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e14:	f7ff fcb6 	bl	8001784 <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e1c:	f7ff fcb2 	bl	8001784 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b64      	cmp	r3, #100	; 0x64
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e1fa      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2e:	4b5d      	ldr	r3, [pc, #372]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d0f0      	beq.n	8001e1c <HAL_RCC_OscConfig+0xe4>
 8001e3a:	e014      	b.n	8001e66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3c:	f7ff fca2 	bl	8001784 <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e44:	f7ff fc9e 	bl	8001784 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b64      	cmp	r3, #100	; 0x64
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e1e6      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e56:	4b53      	ldr	r3, [pc, #332]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1f0      	bne.n	8001e44 <HAL_RCC_OscConfig+0x10c>
 8001e62:	e000      	b.n	8001e66 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d063      	beq.n	8001f3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e72:	4b4c      	ldr	r3, [pc, #304]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f003 030c 	and.w	r3, r3, #12
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d00b      	beq.n	8001e96 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e7e:	4b49      	ldr	r3, [pc, #292]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f003 030c 	and.w	r3, r3, #12
 8001e86:	2b08      	cmp	r3, #8
 8001e88:	d11c      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x18c>
 8001e8a:	4b46      	ldr	r3, [pc, #280]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d116      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e96:	4b43      	ldr	r3, [pc, #268]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d005      	beq.n	8001eae <HAL_RCC_OscConfig+0x176>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d001      	beq.n	8001eae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e1ba      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eae:	4b3d      	ldr	r3, [pc, #244]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	695b      	ldr	r3, [r3, #20]
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	4939      	ldr	r1, [pc, #228]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ec2:	e03a      	b.n	8001f3a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	691b      	ldr	r3, [r3, #16]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d020      	beq.n	8001f0e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ecc:	4b36      	ldr	r3, [pc, #216]	; (8001fa8 <HAL_RCC_OscConfig+0x270>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed2:	f7ff fc57 	bl	8001784 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eda:	f7ff fc53 	bl	8001784 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e19b      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eec:	4b2d      	ldr	r3, [pc, #180]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0f0      	beq.n	8001eda <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef8:	4b2a      	ldr	r3, [pc, #168]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	695b      	ldr	r3, [r3, #20]
 8001f04:	00db      	lsls	r3, r3, #3
 8001f06:	4927      	ldr	r1, [pc, #156]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	600b      	str	r3, [r1, #0]
 8001f0c:	e015      	b.n	8001f3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f0e:	4b26      	ldr	r3, [pc, #152]	; (8001fa8 <HAL_RCC_OscConfig+0x270>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f14:	f7ff fc36 	bl	8001784 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f1c:	f7ff fc32 	bl	8001784 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e17a      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f2e:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0308 	and.w	r3, r3, #8
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d03a      	beq.n	8001fbc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d019      	beq.n	8001f82 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f4e:	4b17      	ldr	r3, [pc, #92]	; (8001fac <HAL_RCC_OscConfig+0x274>)
 8001f50:	2201      	movs	r2, #1
 8001f52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f54:	f7ff fc16 	bl	8001784 <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f5a:	e008      	b.n	8001f6e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f5c:	f7ff fc12 	bl	8001784 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e15a      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d0f0      	beq.n	8001f5c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f7a:	2001      	movs	r0, #1
 8001f7c:	f000 fa9a 	bl	80024b4 <RCC_Delay>
 8001f80:	e01c      	b.n	8001fbc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f82:	4b0a      	ldr	r3, [pc, #40]	; (8001fac <HAL_RCC_OscConfig+0x274>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f88:	f7ff fbfc 	bl	8001784 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f8e:	e00f      	b.n	8001fb0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f90:	f7ff fbf8 	bl	8001784 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d908      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e140      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	42420000 	.word	0x42420000
 8001fac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fb0:	4b9e      	ldr	r3, [pc, #632]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1e9      	bne.n	8001f90 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0304 	and.w	r3, r3, #4
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	f000 80a6 	beq.w	8002116 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fce:	4b97      	ldr	r3, [pc, #604]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10d      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fda:	4b94      	ldr	r3, [pc, #592]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	4a93      	ldr	r2, [pc, #588]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fe4:	61d3      	str	r3, [r2, #28]
 8001fe6:	4b91      	ldr	r3, [pc, #580]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff6:	4b8e      	ldr	r3, [pc, #568]	; (8002230 <HAL_RCC_OscConfig+0x4f8>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d118      	bne.n	8002034 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002002:	4b8b      	ldr	r3, [pc, #556]	; (8002230 <HAL_RCC_OscConfig+0x4f8>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a8a      	ldr	r2, [pc, #552]	; (8002230 <HAL_RCC_OscConfig+0x4f8>)
 8002008:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800200c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800200e:	f7ff fbb9 	bl	8001784 <HAL_GetTick>
 8002012:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	e008      	b.n	8002028 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002016:	f7ff fbb5 	bl	8001784 <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b64      	cmp	r3, #100	; 0x64
 8002022:	d901      	bls.n	8002028 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e0fd      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002028:	4b81      	ldr	r3, [pc, #516]	; (8002230 <HAL_RCC_OscConfig+0x4f8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0f0      	beq.n	8002016 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d106      	bne.n	800204a <HAL_RCC_OscConfig+0x312>
 800203c:	4b7b      	ldr	r3, [pc, #492]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	4a7a      	ldr	r2, [pc, #488]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	6213      	str	r3, [r2, #32]
 8002048:	e02d      	b.n	80020a6 <HAL_RCC_OscConfig+0x36e>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10c      	bne.n	800206c <HAL_RCC_OscConfig+0x334>
 8002052:	4b76      	ldr	r3, [pc, #472]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002054:	6a1b      	ldr	r3, [r3, #32]
 8002056:	4a75      	ldr	r2, [pc, #468]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002058:	f023 0301 	bic.w	r3, r3, #1
 800205c:	6213      	str	r3, [r2, #32]
 800205e:	4b73      	ldr	r3, [pc, #460]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	4a72      	ldr	r2, [pc, #456]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002064:	f023 0304 	bic.w	r3, r3, #4
 8002068:	6213      	str	r3, [r2, #32]
 800206a:	e01c      	b.n	80020a6 <HAL_RCC_OscConfig+0x36e>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	2b05      	cmp	r3, #5
 8002072:	d10c      	bne.n	800208e <HAL_RCC_OscConfig+0x356>
 8002074:	4b6d      	ldr	r3, [pc, #436]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002076:	6a1b      	ldr	r3, [r3, #32]
 8002078:	4a6c      	ldr	r2, [pc, #432]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800207a:	f043 0304 	orr.w	r3, r3, #4
 800207e:	6213      	str	r3, [r2, #32]
 8002080:	4b6a      	ldr	r3, [pc, #424]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	4a69      	ldr	r2, [pc, #420]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6213      	str	r3, [r2, #32]
 800208c:	e00b      	b.n	80020a6 <HAL_RCC_OscConfig+0x36e>
 800208e:	4b67      	ldr	r3, [pc, #412]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	4a66      	ldr	r2, [pc, #408]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002094:	f023 0301 	bic.w	r3, r3, #1
 8002098:	6213      	str	r3, [r2, #32]
 800209a:	4b64      	ldr	r3, [pc, #400]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800209c:	6a1b      	ldr	r3, [r3, #32]
 800209e:	4a63      	ldr	r2, [pc, #396]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80020a0:	f023 0304 	bic.w	r3, r3, #4
 80020a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d015      	beq.n	80020da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ae:	f7ff fb69 	bl	8001784 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b4:	e00a      	b.n	80020cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b6:	f7ff fb65 	bl	8001784 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e0ab      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020cc:	4b57      	ldr	r3, [pc, #348]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d0ee      	beq.n	80020b6 <HAL_RCC_OscConfig+0x37e>
 80020d8:	e014      	b.n	8002104 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020da:	f7ff fb53 	bl	8001784 <HAL_GetTick>
 80020de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020e0:	e00a      	b.n	80020f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020e2:	f7ff fb4f 	bl	8001784 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e095      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020f8:	4b4c      	ldr	r3, [pc, #304]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1ee      	bne.n	80020e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002104:	7dfb      	ldrb	r3, [r7, #23]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d105      	bne.n	8002116 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800210a:	4b48      	ldr	r3, [pc, #288]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	4a47      	ldr	r2, [pc, #284]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002110:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002114:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 8081 	beq.w	8002222 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002120:	4b42      	ldr	r3, [pc, #264]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f003 030c 	and.w	r3, r3, #12
 8002128:	2b08      	cmp	r3, #8
 800212a:	d061      	beq.n	80021f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	2b02      	cmp	r3, #2
 8002132:	d146      	bne.n	80021c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002134:	4b3f      	ldr	r3, [pc, #252]	; (8002234 <HAL_RCC_OscConfig+0x4fc>)
 8002136:	2200      	movs	r2, #0
 8002138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213a:	f7ff fb23 	bl	8001784 <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002140:	e008      	b.n	8002154 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002142:	f7ff fb1f 	bl	8001784 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e067      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002154:	4b35      	ldr	r3, [pc, #212]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d1f0      	bne.n	8002142 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002168:	d108      	bne.n	800217c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800216a:	4b30      	ldr	r3, [pc, #192]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	492d      	ldr	r1, [pc, #180]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002178:	4313      	orrs	r3, r2
 800217a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800217c:	4b2b      	ldr	r3, [pc, #172]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a19      	ldr	r1, [r3, #32]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218c:	430b      	orrs	r3, r1
 800218e:	4927      	ldr	r1, [pc, #156]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002190:	4313      	orrs	r3, r2
 8002192:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002194:	4b27      	ldr	r3, [pc, #156]	; (8002234 <HAL_RCC_OscConfig+0x4fc>)
 8002196:	2201      	movs	r2, #1
 8002198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219a:	f7ff faf3 	bl	8001784 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a2:	f7ff faef 	bl	8001784 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e037      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021b4:	4b1d      	ldr	r3, [pc, #116]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0f0      	beq.n	80021a2 <HAL_RCC_OscConfig+0x46a>
 80021c0:	e02f      	b.n	8002222 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c2:	4b1c      	ldr	r3, [pc, #112]	; (8002234 <HAL_RCC_OscConfig+0x4fc>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c8:	f7ff fadc 	bl	8001784 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d0:	f7ff fad8 	bl	8001784 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e020      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e2:	4b12      	ldr	r3, [pc, #72]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f0      	bne.n	80021d0 <HAL_RCC_OscConfig+0x498>
 80021ee:	e018      	b.n	8002222 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	69db      	ldr	r3, [r3, #28]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d101      	bne.n	80021fc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e013      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021fc:	4b0b      	ldr	r3, [pc, #44]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	429a      	cmp	r2, r3
 800220e:	d106      	bne.n	800221e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800221a:	429a      	cmp	r2, r3
 800221c:	d001      	beq.n	8002222 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e000      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40021000 	.word	0x40021000
 8002230:	40007000 	.word	0x40007000
 8002234:	42420060 	.word	0x42420060

08002238 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d101      	bne.n	800224c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e0d0      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800224c:	4b6a      	ldr	r3, [pc, #424]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	429a      	cmp	r2, r3
 8002258:	d910      	bls.n	800227c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800225a:	4b67      	ldr	r3, [pc, #412]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f023 0207 	bic.w	r2, r3, #7
 8002262:	4965      	ldr	r1, [pc, #404]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	4313      	orrs	r3, r2
 8002268:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800226a:	4b63      	ldr	r3, [pc, #396]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	429a      	cmp	r2, r3
 8002276:	d001      	beq.n	800227c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e0b8      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d020      	beq.n	80022ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	2b00      	cmp	r3, #0
 8002292:	d005      	beq.n	80022a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002294:	4b59      	ldr	r3, [pc, #356]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	4a58      	ldr	r2, [pc, #352]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 800229a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800229e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022ac:	4b53      	ldr	r3, [pc, #332]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	4a52      	ldr	r2, [pc, #328]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b8:	4b50      	ldr	r3, [pc, #320]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	494d      	ldr	r1, [pc, #308]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d040      	beq.n	8002358 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d107      	bne.n	80022ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022de:	4b47      	ldr	r3, [pc, #284]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d115      	bne.n	8002316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e07f      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d107      	bne.n	8002306 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022f6:	4b41      	ldr	r3, [pc, #260]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d109      	bne.n	8002316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e073      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002306:	4b3d      	ldr	r3, [pc, #244]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e06b      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002316:	4b39      	ldr	r3, [pc, #228]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f023 0203 	bic.w	r2, r3, #3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	4936      	ldr	r1, [pc, #216]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002324:	4313      	orrs	r3, r2
 8002326:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002328:	f7ff fa2c 	bl	8001784 <HAL_GetTick>
 800232c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800232e:	e00a      	b.n	8002346 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002330:	f7ff fa28 	bl	8001784 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	f241 3288 	movw	r2, #5000	; 0x1388
 800233e:	4293      	cmp	r3, r2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e053      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002346:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f003 020c 	and.w	r2, r3, #12
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	429a      	cmp	r2, r3
 8002356:	d1eb      	bne.n	8002330 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002358:	4b27      	ldr	r3, [pc, #156]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	683a      	ldr	r2, [r7, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d210      	bcs.n	8002388 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002366:	4b24      	ldr	r3, [pc, #144]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f023 0207 	bic.w	r2, r3, #7
 800236e:	4922      	ldr	r1, [pc, #136]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	4313      	orrs	r3, r2
 8002374:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002376:	4b20      	ldr	r3, [pc, #128]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d001      	beq.n	8002388 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e032      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	d008      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002394:	4b19      	ldr	r3, [pc, #100]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	4916      	ldr	r1, [pc, #88]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0308 	and.w	r3, r3, #8
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d009      	beq.n	80023c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023b2:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	490e      	ldr	r1, [pc, #56]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80023c2:	4313      	orrs	r3, r2
 80023c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023c6:	f000 f821 	bl	800240c <HAL_RCC_GetSysClockFreq>
 80023ca:	4602      	mov	r2, r0
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	091b      	lsrs	r3, r3, #4
 80023d2:	f003 030f 	and.w	r3, r3, #15
 80023d6:	490a      	ldr	r1, [pc, #40]	; (8002400 <HAL_RCC_ClockConfig+0x1c8>)
 80023d8:	5ccb      	ldrb	r3, [r1, r3]
 80023da:	fa22 f303 	lsr.w	r3, r2, r3
 80023de:	4a09      	ldr	r2, [pc, #36]	; (8002404 <HAL_RCC_ClockConfig+0x1cc>)
 80023e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023e2:	4b09      	ldr	r3, [pc, #36]	; (8002408 <HAL_RCC_ClockConfig+0x1d0>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff f98a 	bl	8001700 <HAL_InitTick>

  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40022000 	.word	0x40022000
 80023fc:	40021000 	.word	0x40021000
 8002400:	08002edc 	.word	0x08002edc
 8002404:	2000002c 	.word	0x2000002c
 8002408:	20000030 	.word	0x20000030

0800240c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800240c:	b480      	push	{r7}
 800240e:	b087      	sub	sp, #28
 8002410:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002412:	2300      	movs	r3, #0
 8002414:	60fb      	str	r3, [r7, #12]
 8002416:	2300      	movs	r3, #0
 8002418:	60bb      	str	r3, [r7, #8]
 800241a:	2300      	movs	r3, #0
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	2300      	movs	r3, #0
 8002420:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002426:	4b1e      	ldr	r3, [pc, #120]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f003 030c 	and.w	r3, r3, #12
 8002432:	2b04      	cmp	r3, #4
 8002434:	d002      	beq.n	800243c <HAL_RCC_GetSysClockFreq+0x30>
 8002436:	2b08      	cmp	r3, #8
 8002438:	d003      	beq.n	8002442 <HAL_RCC_GetSysClockFreq+0x36>
 800243a:	e027      	b.n	800248c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800243c:	4b19      	ldr	r3, [pc, #100]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800243e:	613b      	str	r3, [r7, #16]
      break;
 8002440:	e027      	b.n	8002492 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	0c9b      	lsrs	r3, r3, #18
 8002446:	f003 030f 	and.w	r3, r3, #15
 800244a:	4a17      	ldr	r2, [pc, #92]	; (80024a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800244c:	5cd3      	ldrb	r3, [r2, r3]
 800244e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d010      	beq.n	800247c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800245a:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	0c5b      	lsrs	r3, r3, #17
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	4a11      	ldr	r2, [pc, #68]	; (80024ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002466:	5cd3      	ldrb	r3, [r2, r3]
 8002468:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a0d      	ldr	r2, [pc, #52]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800246e:	fb02 f203 	mul.w	r2, r2, r3
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	fbb2 f3f3 	udiv	r3, r2, r3
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	e004      	b.n	8002486 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a0c      	ldr	r2, [pc, #48]	; (80024b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002480:	fb02 f303 	mul.w	r3, r2, r3
 8002484:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	613b      	str	r3, [r7, #16]
      break;
 800248a:	e002      	b.n	8002492 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800248c:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800248e:	613b      	str	r3, [r7, #16]
      break;
 8002490:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002492:	693b      	ldr	r3, [r7, #16]
}
 8002494:	4618      	mov	r0, r3
 8002496:	371c      	adds	r7, #28
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40021000 	.word	0x40021000
 80024a4:	007a1200 	.word	0x007a1200
 80024a8:	08002eec 	.word	0x08002eec
 80024ac:	08002efc 	.word	0x08002efc
 80024b0:	003d0900 	.word	0x003d0900

080024b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024bc:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <RCC_Delay+0x34>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0a      	ldr	r2, [pc, #40]	; (80024ec <RCC_Delay+0x38>)
 80024c2:	fba2 2303 	umull	r2, r3, r2, r3
 80024c6:	0a5b      	lsrs	r3, r3, #9
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	fb02 f303 	mul.w	r3, r2, r3
 80024ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024d0:	bf00      	nop
  }
  while (Delay --);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	1e5a      	subs	r2, r3, #1
 80024d6:	60fa      	str	r2, [r7, #12]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1f9      	bne.n	80024d0 <RCC_Delay+0x1c>
}
 80024dc:	bf00      	nop
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	2000002c 	.word	0x2000002c
 80024ec:	10624dd3 	.word	0x10624dd3

080024f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e041      	b.n	8002586 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d106      	bne.n	800251c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff f824 	bl	8001564 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3304      	adds	r3, #4
 800252c:	4619      	mov	r1, r3
 800252e:	4610      	mov	r0, r2
 8002530:	f000 fa56 	bl	80029e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d001      	beq.n	80025a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e035      	b.n	8002614 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2202      	movs	r2, #2
 80025ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68da      	ldr	r2, [r3, #12]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f042 0201 	orr.w	r2, r2, #1
 80025be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a16      	ldr	r2, [pc, #88]	; (8002620 <HAL_TIM_Base_Start_IT+0x90>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d009      	beq.n	80025de <HAL_TIM_Base_Start_IT+0x4e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025d2:	d004      	beq.n	80025de <HAL_TIM_Base_Start_IT+0x4e>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a12      	ldr	r2, [pc, #72]	; (8002624 <HAL_TIM_Base_Start_IT+0x94>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d111      	bne.n	8002602 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2b06      	cmp	r3, #6
 80025ee:	d010      	beq.n	8002612 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f042 0201 	orr.w	r2, r2, #1
 80025fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002600:	e007      	b.n	8002612 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f042 0201 	orr.w	r2, r2, #1
 8002610:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	3714      	adds	r7, #20
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	40012c00 	.word	0x40012c00
 8002624:	40000400 	.word	0x40000400

08002628 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	691b      	ldr	r3, [r3, #16]
 800263e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d020      	beq.n	800268c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d01b      	beq.n	800268c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f06f 0202 	mvn.w	r2, #2
 800265c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	f003 0303 	and.w	r3, r3, #3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f998 	bl	80029a8 <HAL_TIM_IC_CaptureCallback>
 8002678:	e005      	b.n	8002686 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f98b 	bl	8002996 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f000 f99a 	bl	80029ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	2b00      	cmp	r3, #0
 8002694:	d020      	beq.n	80026d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d01b      	beq.n	80026d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f06f 0204 	mvn.w	r2, #4
 80026a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2202      	movs	r2, #2
 80026ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f000 f972 	bl	80029a8 <HAL_TIM_IC_CaptureCallback>
 80026c4:	e005      	b.n	80026d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f965 	bl	8002996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f974 	bl	80029ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d020      	beq.n	8002724 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d01b      	beq.n	8002724 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f06f 0208 	mvn.w	r2, #8
 80026f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2204      	movs	r2, #4
 80026fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	69db      	ldr	r3, [r3, #28]
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f94c 	bl	80029a8 <HAL_TIM_IC_CaptureCallback>
 8002710:	e005      	b.n	800271e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f93f 	bl	8002996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f000 f94e 	bl	80029ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b00      	cmp	r3, #0
 800272c:	d020      	beq.n	8002770 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f003 0310 	and.w	r3, r3, #16
 8002734:	2b00      	cmp	r3, #0
 8002736:	d01b      	beq.n	8002770 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f06f 0210 	mvn.w	r2, #16
 8002740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2208      	movs	r2, #8
 8002746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f926 	bl	80029a8 <HAL_TIM_IC_CaptureCallback>
 800275c:	e005      	b.n	800276a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f919 	bl	8002996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 f928 	bl	80029ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00c      	beq.n	8002794 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	2b00      	cmp	r3, #0
 8002782:	d007      	beq.n	8002794 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f06f 0201 	mvn.w	r2, #1
 800278c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f7fe fcaa 	bl	80010e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00c      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d007      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 fa6f 	bl	8002c96 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00c      	beq.n	80027dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d007      	beq.n	80027dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f8f8 	bl	80029cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00c      	beq.n	8002800 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f003 0320 	and.w	r3, r3, #32
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d007      	beq.n	8002800 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f06f 0220 	mvn.w	r2, #32
 80027f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 fa42 	bl	8002c84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002800:	bf00      	nop
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002812:	2300      	movs	r3, #0
 8002814:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800281c:	2b01      	cmp	r3, #1
 800281e:	d101      	bne.n	8002824 <HAL_TIM_ConfigClockSource+0x1c>
 8002820:	2302      	movs	r3, #2
 8002822:	e0b4      	b.n	800298e <HAL_TIM_ConfigClockSource+0x186>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2202      	movs	r2, #2
 8002830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002842:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800284a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800285c:	d03e      	beq.n	80028dc <HAL_TIM_ConfigClockSource+0xd4>
 800285e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002862:	f200 8087 	bhi.w	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 8002866:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800286a:	f000 8086 	beq.w	800297a <HAL_TIM_ConfigClockSource+0x172>
 800286e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002872:	d87f      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 8002874:	2b70      	cmp	r3, #112	; 0x70
 8002876:	d01a      	beq.n	80028ae <HAL_TIM_ConfigClockSource+0xa6>
 8002878:	2b70      	cmp	r3, #112	; 0x70
 800287a:	d87b      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 800287c:	2b60      	cmp	r3, #96	; 0x60
 800287e:	d050      	beq.n	8002922 <HAL_TIM_ConfigClockSource+0x11a>
 8002880:	2b60      	cmp	r3, #96	; 0x60
 8002882:	d877      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 8002884:	2b50      	cmp	r3, #80	; 0x50
 8002886:	d03c      	beq.n	8002902 <HAL_TIM_ConfigClockSource+0xfa>
 8002888:	2b50      	cmp	r3, #80	; 0x50
 800288a:	d873      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 800288c:	2b40      	cmp	r3, #64	; 0x40
 800288e:	d058      	beq.n	8002942 <HAL_TIM_ConfigClockSource+0x13a>
 8002890:	2b40      	cmp	r3, #64	; 0x40
 8002892:	d86f      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 8002894:	2b30      	cmp	r3, #48	; 0x30
 8002896:	d064      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x15a>
 8002898:	2b30      	cmp	r3, #48	; 0x30
 800289a:	d86b      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 800289c:	2b20      	cmp	r3, #32
 800289e:	d060      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x15a>
 80028a0:	2b20      	cmp	r3, #32
 80028a2:	d867      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d05c      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x15a>
 80028a8:	2b10      	cmp	r3, #16
 80028aa:	d05a      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x15a>
 80028ac:	e062      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6818      	ldr	r0, [r3, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	6899      	ldr	r1, [r3, #8]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	f000 f96a 	bl	8002b96 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	609a      	str	r2, [r3, #8]
      break;
 80028da:	e04f      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6818      	ldr	r0, [r3, #0]
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	6899      	ldr	r1, [r3, #8]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f000 f953 	bl	8002b96 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028fe:	609a      	str	r2, [r3, #8]
      break;
 8002900:	e03c      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6818      	ldr	r0, [r3, #0]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	6859      	ldr	r1, [r3, #4]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	461a      	mov	r2, r3
 8002910:	f000 f8ca 	bl	8002aa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2150      	movs	r1, #80	; 0x50
 800291a:	4618      	mov	r0, r3
 800291c:	f000 f921 	bl	8002b62 <TIM_ITRx_SetConfig>
      break;
 8002920:	e02c      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6818      	ldr	r0, [r3, #0]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	6859      	ldr	r1, [r3, #4]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	461a      	mov	r2, r3
 8002930:	f000 f8e8 	bl	8002b04 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2160      	movs	r1, #96	; 0x60
 800293a:	4618      	mov	r0, r3
 800293c:	f000 f911 	bl	8002b62 <TIM_ITRx_SetConfig>
      break;
 8002940:	e01c      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	6859      	ldr	r1, [r3, #4]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	461a      	mov	r2, r3
 8002950:	f000 f8aa 	bl	8002aa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2140      	movs	r1, #64	; 0x40
 800295a:	4618      	mov	r0, r3
 800295c:	f000 f901 	bl	8002b62 <TIM_ITRx_SetConfig>
      break;
 8002960:	e00c      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4619      	mov	r1, r3
 800296c:	4610      	mov	r0, r2
 800296e:	f000 f8f8 	bl	8002b62 <TIM_ITRx_SetConfig>
      break;
 8002972:	e003      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	73fb      	strb	r3, [r7, #15]
      break;
 8002978:	e000      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800297a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800298c:	7bfb      	ldrb	r3, [r7, #15]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr

080029ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr

080029cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	bc80      	pop	{r7}
 80029dc:	4770      	bx	lr
	...

080029e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a2b      	ldr	r2, [pc, #172]	; (8002aa0 <TIM_Base_SetConfig+0xc0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d007      	beq.n	8002a08 <TIM_Base_SetConfig+0x28>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029fe:	d003      	beq.n	8002a08 <TIM_Base_SetConfig+0x28>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a28      	ldr	r2, [pc, #160]	; (8002aa4 <TIM_Base_SetConfig+0xc4>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d108      	bne.n	8002a1a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a20      	ldr	r2, [pc, #128]	; (8002aa0 <TIM_Base_SetConfig+0xc0>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d007      	beq.n	8002a32 <TIM_Base_SetConfig+0x52>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a28:	d003      	beq.n	8002a32 <TIM_Base_SetConfig+0x52>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a1d      	ldr	r2, [pc, #116]	; (8002aa4 <TIM_Base_SetConfig+0xc4>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d108      	bne.n	8002a44 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a0d      	ldr	r2, [pc, #52]	; (8002aa0 <TIM_Base_SetConfig+0xc0>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d103      	bne.n	8002a78 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d005      	beq.n	8002a96 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	f023 0201 	bic.w	r2, r3, #1
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	611a      	str	r2, [r3, #16]
  }
}
 8002a96:	bf00      	nop
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr
 8002aa0:	40012c00 	.word	0x40012c00
 8002aa4:	40000400 	.word	0x40000400

08002aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b087      	sub	sp, #28
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	f023 0201 	bic.w	r2, r3, #1
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	011b      	lsls	r3, r3, #4
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	f023 030a 	bic.w	r3, r3, #10
 8002ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	621a      	str	r2, [r3, #32]
}
 8002afa:	bf00      	nop
 8002afc:	371c      	adds	r7, #28
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	f023 0210 	bic.w	r2, r3, #16
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	031b      	lsls	r3, r3, #12
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	011b      	lsls	r3, r3, #4
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	621a      	str	r2, [r3, #32]
}
 8002b58:	bf00      	nop
 8002b5a:	371c      	adds	r7, #28
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr

08002b62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b085      	sub	sp, #20
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
 8002b6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	f043 0307 	orr.w	r3, r3, #7
 8002b84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	609a      	str	r2, [r3, #8]
}
 8002b8c:	bf00      	nop
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr

08002b96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b96:	b480      	push	{r7}
 8002b98:	b087      	sub	sp, #28
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	60f8      	str	r0, [r7, #12]
 8002b9e:	60b9      	str	r1, [r7, #8]
 8002ba0:	607a      	str	r2, [r7, #4]
 8002ba2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bb0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	021a      	lsls	r2, r3, #8
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	609a      	str	r2, [r3, #8]
}
 8002bca:	bf00      	nop
 8002bcc:	371c      	adds	r7, #28
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr

08002bd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d101      	bne.n	8002bec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002be8:	2302      	movs	r3, #2
 8002bea:	e041      	b.n	8002c70 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a14      	ldr	r2, [pc, #80]	; (8002c7c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d009      	beq.n	8002c44 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c38:	d004      	beq.n	8002c44 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a10      	ldr	r2, [pc, #64]	; (8002c80 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d10c      	bne.n	8002c5e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	68ba      	ldr	r2, [r7, #8]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	40012c00 	.word	0x40012c00
 8002c80:	40000400 	.word	0x40000400

08002c84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr

08002c96 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <__errno>:
 8002ca8:	4b01      	ldr	r3, [pc, #4]	; (8002cb0 <__errno+0x8>)
 8002caa:	6818      	ldr	r0, [r3, #0]
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	20000038 	.word	0x20000038

08002cb4 <__libc_init_array>:
 8002cb4:	b570      	push	{r4, r5, r6, lr}
 8002cb6:	2600      	movs	r6, #0
 8002cb8:	4d0c      	ldr	r5, [pc, #48]	; (8002cec <__libc_init_array+0x38>)
 8002cba:	4c0d      	ldr	r4, [pc, #52]	; (8002cf0 <__libc_init_array+0x3c>)
 8002cbc:	1b64      	subs	r4, r4, r5
 8002cbe:	10a4      	asrs	r4, r4, #2
 8002cc0:	42a6      	cmp	r6, r4
 8002cc2:	d109      	bne.n	8002cd8 <__libc_init_array+0x24>
 8002cc4:	f000 f8f6 	bl	8002eb4 <_init>
 8002cc8:	2600      	movs	r6, #0
 8002cca:	4d0a      	ldr	r5, [pc, #40]	; (8002cf4 <__libc_init_array+0x40>)
 8002ccc:	4c0a      	ldr	r4, [pc, #40]	; (8002cf8 <__libc_init_array+0x44>)
 8002cce:	1b64      	subs	r4, r4, r5
 8002cd0:	10a4      	asrs	r4, r4, #2
 8002cd2:	42a6      	cmp	r6, r4
 8002cd4:	d105      	bne.n	8002ce2 <__libc_init_array+0x2e>
 8002cd6:	bd70      	pop	{r4, r5, r6, pc}
 8002cd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cdc:	4798      	blx	r3
 8002cde:	3601      	adds	r6, #1
 8002ce0:	e7ee      	b.n	8002cc0 <__libc_init_array+0xc>
 8002ce2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ce6:	4798      	blx	r3
 8002ce8:	3601      	adds	r6, #1
 8002cea:	e7f2      	b.n	8002cd2 <__libc_init_array+0x1e>
 8002cec:	08002f00 	.word	0x08002f00
 8002cf0:	08002f00 	.word	0x08002f00
 8002cf4:	08002f00 	.word	0x08002f00
 8002cf8:	08002f04 	.word	0x08002f04

08002cfc <malloc>:
 8002cfc:	4b02      	ldr	r3, [pc, #8]	; (8002d08 <malloc+0xc>)
 8002cfe:	4601      	mov	r1, r0
 8002d00:	6818      	ldr	r0, [r3, #0]
 8002d02:	f000 b85f 	b.w	8002dc4 <_malloc_r>
 8002d06:	bf00      	nop
 8002d08:	20000038 	.word	0x20000038

08002d0c <free>:
 8002d0c:	4b02      	ldr	r3, [pc, #8]	; (8002d18 <free+0xc>)
 8002d0e:	4601      	mov	r1, r0
 8002d10:	6818      	ldr	r0, [r3, #0]
 8002d12:	f000 b80b 	b.w	8002d2c <_free_r>
 8002d16:	bf00      	nop
 8002d18:	20000038 	.word	0x20000038

08002d1c <memset>:
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	4402      	add	r2, r0
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d100      	bne.n	8002d26 <memset+0xa>
 8002d24:	4770      	bx	lr
 8002d26:	f803 1b01 	strb.w	r1, [r3], #1
 8002d2a:	e7f9      	b.n	8002d20 <memset+0x4>

08002d2c <_free_r>:
 8002d2c:	b538      	push	{r3, r4, r5, lr}
 8002d2e:	4605      	mov	r5, r0
 8002d30:	2900      	cmp	r1, #0
 8002d32:	d043      	beq.n	8002dbc <_free_r+0x90>
 8002d34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d38:	1f0c      	subs	r4, r1, #4
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	bfb8      	it	lt
 8002d3e:	18e4      	addlt	r4, r4, r3
 8002d40:	f000 f8aa 	bl	8002e98 <__malloc_lock>
 8002d44:	4a1e      	ldr	r2, [pc, #120]	; (8002dc0 <_free_r+0x94>)
 8002d46:	6813      	ldr	r3, [r2, #0]
 8002d48:	4610      	mov	r0, r2
 8002d4a:	b933      	cbnz	r3, 8002d5a <_free_r+0x2e>
 8002d4c:	6063      	str	r3, [r4, #4]
 8002d4e:	6014      	str	r4, [r2, #0]
 8002d50:	4628      	mov	r0, r5
 8002d52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d56:	f000 b8a5 	b.w	8002ea4 <__malloc_unlock>
 8002d5a:	42a3      	cmp	r3, r4
 8002d5c:	d90a      	bls.n	8002d74 <_free_r+0x48>
 8002d5e:	6821      	ldr	r1, [r4, #0]
 8002d60:	1862      	adds	r2, r4, r1
 8002d62:	4293      	cmp	r3, r2
 8002d64:	bf01      	itttt	eq
 8002d66:	681a      	ldreq	r2, [r3, #0]
 8002d68:	685b      	ldreq	r3, [r3, #4]
 8002d6a:	1852      	addeq	r2, r2, r1
 8002d6c:	6022      	streq	r2, [r4, #0]
 8002d6e:	6063      	str	r3, [r4, #4]
 8002d70:	6004      	str	r4, [r0, #0]
 8002d72:	e7ed      	b.n	8002d50 <_free_r+0x24>
 8002d74:	461a      	mov	r2, r3
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	b10b      	cbz	r3, 8002d7e <_free_r+0x52>
 8002d7a:	42a3      	cmp	r3, r4
 8002d7c:	d9fa      	bls.n	8002d74 <_free_r+0x48>
 8002d7e:	6811      	ldr	r1, [r2, #0]
 8002d80:	1850      	adds	r0, r2, r1
 8002d82:	42a0      	cmp	r0, r4
 8002d84:	d10b      	bne.n	8002d9e <_free_r+0x72>
 8002d86:	6820      	ldr	r0, [r4, #0]
 8002d88:	4401      	add	r1, r0
 8002d8a:	1850      	adds	r0, r2, r1
 8002d8c:	4283      	cmp	r3, r0
 8002d8e:	6011      	str	r1, [r2, #0]
 8002d90:	d1de      	bne.n	8002d50 <_free_r+0x24>
 8002d92:	6818      	ldr	r0, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	4401      	add	r1, r0
 8002d98:	6011      	str	r1, [r2, #0]
 8002d9a:	6053      	str	r3, [r2, #4]
 8002d9c:	e7d8      	b.n	8002d50 <_free_r+0x24>
 8002d9e:	d902      	bls.n	8002da6 <_free_r+0x7a>
 8002da0:	230c      	movs	r3, #12
 8002da2:	602b      	str	r3, [r5, #0]
 8002da4:	e7d4      	b.n	8002d50 <_free_r+0x24>
 8002da6:	6820      	ldr	r0, [r4, #0]
 8002da8:	1821      	adds	r1, r4, r0
 8002daa:	428b      	cmp	r3, r1
 8002dac:	bf01      	itttt	eq
 8002dae:	6819      	ldreq	r1, [r3, #0]
 8002db0:	685b      	ldreq	r3, [r3, #4]
 8002db2:	1809      	addeq	r1, r1, r0
 8002db4:	6021      	streq	r1, [r4, #0]
 8002db6:	6063      	str	r3, [r4, #4]
 8002db8:	6054      	str	r4, [r2, #4]
 8002dba:	e7c9      	b.n	8002d50 <_free_r+0x24>
 8002dbc:	bd38      	pop	{r3, r4, r5, pc}
 8002dbe:	bf00      	nop
 8002dc0:	200000f8 	.word	0x200000f8

08002dc4 <_malloc_r>:
 8002dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc6:	1ccd      	adds	r5, r1, #3
 8002dc8:	f025 0503 	bic.w	r5, r5, #3
 8002dcc:	3508      	adds	r5, #8
 8002dce:	2d0c      	cmp	r5, #12
 8002dd0:	bf38      	it	cc
 8002dd2:	250c      	movcc	r5, #12
 8002dd4:	2d00      	cmp	r5, #0
 8002dd6:	4606      	mov	r6, r0
 8002dd8:	db01      	blt.n	8002dde <_malloc_r+0x1a>
 8002dda:	42a9      	cmp	r1, r5
 8002ddc:	d903      	bls.n	8002de6 <_malloc_r+0x22>
 8002dde:	230c      	movs	r3, #12
 8002de0:	6033      	str	r3, [r6, #0]
 8002de2:	2000      	movs	r0, #0
 8002de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002de6:	f000 f857 	bl	8002e98 <__malloc_lock>
 8002dea:	4921      	ldr	r1, [pc, #132]	; (8002e70 <_malloc_r+0xac>)
 8002dec:	680a      	ldr	r2, [r1, #0]
 8002dee:	4614      	mov	r4, r2
 8002df0:	b99c      	cbnz	r4, 8002e1a <_malloc_r+0x56>
 8002df2:	4f20      	ldr	r7, [pc, #128]	; (8002e74 <_malloc_r+0xb0>)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	b923      	cbnz	r3, 8002e02 <_malloc_r+0x3e>
 8002df8:	4621      	mov	r1, r4
 8002dfa:	4630      	mov	r0, r6
 8002dfc:	f000 f83c 	bl	8002e78 <_sbrk_r>
 8002e00:	6038      	str	r0, [r7, #0]
 8002e02:	4629      	mov	r1, r5
 8002e04:	4630      	mov	r0, r6
 8002e06:	f000 f837 	bl	8002e78 <_sbrk_r>
 8002e0a:	1c43      	adds	r3, r0, #1
 8002e0c:	d123      	bne.n	8002e56 <_malloc_r+0x92>
 8002e0e:	230c      	movs	r3, #12
 8002e10:	4630      	mov	r0, r6
 8002e12:	6033      	str	r3, [r6, #0]
 8002e14:	f000 f846 	bl	8002ea4 <__malloc_unlock>
 8002e18:	e7e3      	b.n	8002de2 <_malloc_r+0x1e>
 8002e1a:	6823      	ldr	r3, [r4, #0]
 8002e1c:	1b5b      	subs	r3, r3, r5
 8002e1e:	d417      	bmi.n	8002e50 <_malloc_r+0x8c>
 8002e20:	2b0b      	cmp	r3, #11
 8002e22:	d903      	bls.n	8002e2c <_malloc_r+0x68>
 8002e24:	6023      	str	r3, [r4, #0]
 8002e26:	441c      	add	r4, r3
 8002e28:	6025      	str	r5, [r4, #0]
 8002e2a:	e004      	b.n	8002e36 <_malloc_r+0x72>
 8002e2c:	6863      	ldr	r3, [r4, #4]
 8002e2e:	42a2      	cmp	r2, r4
 8002e30:	bf0c      	ite	eq
 8002e32:	600b      	streq	r3, [r1, #0]
 8002e34:	6053      	strne	r3, [r2, #4]
 8002e36:	4630      	mov	r0, r6
 8002e38:	f000 f834 	bl	8002ea4 <__malloc_unlock>
 8002e3c:	f104 000b 	add.w	r0, r4, #11
 8002e40:	1d23      	adds	r3, r4, #4
 8002e42:	f020 0007 	bic.w	r0, r0, #7
 8002e46:	1ac2      	subs	r2, r0, r3
 8002e48:	d0cc      	beq.n	8002de4 <_malloc_r+0x20>
 8002e4a:	1a1b      	subs	r3, r3, r0
 8002e4c:	50a3      	str	r3, [r4, r2]
 8002e4e:	e7c9      	b.n	8002de4 <_malloc_r+0x20>
 8002e50:	4622      	mov	r2, r4
 8002e52:	6864      	ldr	r4, [r4, #4]
 8002e54:	e7cc      	b.n	8002df0 <_malloc_r+0x2c>
 8002e56:	1cc4      	adds	r4, r0, #3
 8002e58:	f024 0403 	bic.w	r4, r4, #3
 8002e5c:	42a0      	cmp	r0, r4
 8002e5e:	d0e3      	beq.n	8002e28 <_malloc_r+0x64>
 8002e60:	1a21      	subs	r1, r4, r0
 8002e62:	4630      	mov	r0, r6
 8002e64:	f000 f808 	bl	8002e78 <_sbrk_r>
 8002e68:	3001      	adds	r0, #1
 8002e6a:	d1dd      	bne.n	8002e28 <_malloc_r+0x64>
 8002e6c:	e7cf      	b.n	8002e0e <_malloc_r+0x4a>
 8002e6e:	bf00      	nop
 8002e70:	200000f8 	.word	0x200000f8
 8002e74:	200000fc 	.word	0x200000fc

08002e78 <_sbrk_r>:
 8002e78:	b538      	push	{r3, r4, r5, lr}
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	4d05      	ldr	r5, [pc, #20]	; (8002e94 <_sbrk_r+0x1c>)
 8002e7e:	4604      	mov	r4, r0
 8002e80:	4608      	mov	r0, r1
 8002e82:	602b      	str	r3, [r5, #0]
 8002e84:	f7fe fbc4 	bl	8001610 <_sbrk>
 8002e88:	1c43      	adds	r3, r0, #1
 8002e8a:	d102      	bne.n	8002e92 <_sbrk_r+0x1a>
 8002e8c:	682b      	ldr	r3, [r5, #0]
 8002e8e:	b103      	cbz	r3, 8002e92 <_sbrk_r+0x1a>
 8002e90:	6023      	str	r3, [r4, #0]
 8002e92:	bd38      	pop	{r3, r4, r5, pc}
 8002e94:	2000014c 	.word	0x2000014c

08002e98 <__malloc_lock>:
 8002e98:	4801      	ldr	r0, [pc, #4]	; (8002ea0 <__malloc_lock+0x8>)
 8002e9a:	f000 b809 	b.w	8002eb0 <__retarget_lock_acquire_recursive>
 8002e9e:	bf00      	nop
 8002ea0:	20000154 	.word	0x20000154

08002ea4 <__malloc_unlock>:
 8002ea4:	4801      	ldr	r0, [pc, #4]	; (8002eac <__malloc_unlock+0x8>)
 8002ea6:	f000 b804 	b.w	8002eb2 <__retarget_lock_release_recursive>
 8002eaa:	bf00      	nop
 8002eac:	20000154 	.word	0x20000154

08002eb0 <__retarget_lock_acquire_recursive>:
 8002eb0:	4770      	bx	lr

08002eb2 <__retarget_lock_release_recursive>:
 8002eb2:	4770      	bx	lr

08002eb4 <_init>:
 8002eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eb6:	bf00      	nop
 8002eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eba:	bc08      	pop	{r3}
 8002ebc:	469e      	mov	lr, r3
 8002ebe:	4770      	bx	lr

08002ec0 <_fini>:
 8002ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ec2:	bf00      	nop
 8002ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ec6:	bc08      	pop	{r3}
 8002ec8:	469e      	mov	lr, r3
 8002eca:	4770      	bx	lr
