Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jun 26 12:35:28 2024
| Host         : krisemi-satcom-Vostro-3520 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file design_with_dvb_s2_wrapper_control_sets_placed.rpt
| Design       : design_with_dvb_s2_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   662 |
|    Minimum number of control sets                        |   662 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1730 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   662 |
| >= 0 to < 4        |    54 |
| >= 4 to < 6        |    96 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    57 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    38 |
| >= 14 to < 16      |    18 |
| >= 16              |   357 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8510 |         2316 |
| No           | No                    | Yes                    |            1120 |          399 |
| No           | Yes                   | No                     |            1686 |          586 |
| Yes          | No                    | No                     |            3872 |         1083 |
| Yes          | No                    | Yes                    |            4779 |         1461 |
| Yes          | Yes                   | No                     |            5055 |         1399 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                               Enable Signal                                                                                                                               |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/util_reduced_logic_0/inst/Res                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                              |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                               |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                                                                                                |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                              |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                           |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                              |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                           |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                              |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                       | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                       |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                               |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                 | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                  |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                           |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/tdd_rx_valid_s                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                           |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK1             |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                            |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                            |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK1             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                                              |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                            |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                  |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                            |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                               |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                |                2 |              3 |         1.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                       |                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                     |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                 | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                 | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_29                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[14]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                             |                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                                                              |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                                                                         | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                               |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__1_n_0                                                                                                                                                                          | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                       |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                               |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                          | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length                                                                                                                                     |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_14                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[24]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_13                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[29]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_30                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                         |                4 |              4 |         1.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_28                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[4]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_27                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[19]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/rom_addr[6]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_25                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[9]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                             |                3 |              4 |         1.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/axi_tready_reg[0]                                                                                                                                          | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/ptr_diff_reg[1]_2                                                                                                          |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                    | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                            |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                     | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                       |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/sel                                                                                                                                                                                                                       | design_with_dvb_s2_i/util_reduced_logic_0/inst/Res                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/pre_constellaion_mapper_arbiter_block.pre_constellaion_mapper_arbiter_u/g_route_inputs[1].g_reg.reg_u/g_skid_buffers[0].dut/g_downsize.s_tready_i_reg_0                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/extend_reset_block.rst_reg_0                                                                    |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                     | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_wr                                                                                                                                                                                                                     | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/axi_out_ctrl_gen_u/Q[0]                                                                                                                                                                  | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                      | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                            |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/input_conversion_block.ldpc_input_sync_u/input_width_conversion_u/g_downsize.g_tid_fifo.tid_fifo_u/p_0_in_5                                                                            |                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/frame_ram_adapter_block.frame_ram_adapter_u/ptr_diff[3]_i_1__0_n_0                                                                                                                     | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/width_converter_16apsk_u/g_downsize.m_tdata_i[3]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/axi_master_adapter_block.axi_master_adapter_u/ptr_diff[3]_i_1__1_n_0                                                                                                                          | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/cfg_fifo_block.cfg_fifo_u/E[0]                                                                                                                                                                | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/cfg_fifo_block.cfg_fifo_u/mem/extend_reset_block.rst_reg                                                                                                      |                3 |              4 |         1.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/s_axi_delay_block.s_axi_delay_u/g_skid_buffers[0].dut/cfg_sample_block.wr_first_word_reg[0]                                                                                                   | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_reg_block.ldpc_encoder_reg_u/g_skid_buffers[0].dut/cfg_sample_block.wr_first_word_reg                                                                              |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                            |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                            |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                          |                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_load                                                                                                                                                               |                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/adc_valid_int_reg_0                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                             |                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              4 |         1.33 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/reset_gen[1].reset_sync_reg[0][0]                                                                                                       |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/E[0]                                                                                                                                                                          | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                               |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/peripheral_reset[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/pre_constellaion_mapper_arbiter_block.pre_constellaion_mapper_arbiter_u/g_route_inputs[1].g_reg.reg_u/g_skid_buffers[0].dut/g_downsize.s_tready_i_reg_1                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/extend_reset_block.rst_reg                                                                      |                4 |              5 |         1.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                       | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/input_delay_block.input_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[43]_0[0]                                                                                   | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/FSM_onehot_write_fsm.v_state_r[4]_i_1_n_0                                                                                                                                                 | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/p_1_in                                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/axi_out_ctrl_gen_u/E[0]                                                                                                                                                                  | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                        |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                            | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                        |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                |                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/width_converter_32apsk_u/g_downsize.m_tdata_i[4]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                               |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                3 |              5 |         1.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                              | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                              | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/p_1_in                                                                                                                                                                                                                     | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                       | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                            |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                         | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                            |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/constellation_mapper_u/m_data_valid0                                                                                                                                                          |                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                     |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/dac_valid_i0                                                                                                                                                                                                                         | design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                       | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                   | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                    |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                   |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                       | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                                                  |                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                                                    |                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                               | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                    |                4 |              5 |         1.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/data_delay_block.data_delay_u/g_skid_buffers[1].dut/extend_reset_block.rst_reg_0[0]                                                                                                               | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                    |                2 |              6 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                                                                 | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                                                                 |                1 |              6 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                    |                3 |              6 |         2.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_tdd_enable0                                                                                                                                                                                                              | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                1 |              6 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | design_with_dvb_s2_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_reg_config_enable_dummy_frames_r                                                                                                                                                        | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/ram_rd_en_reg                                                                                                                                                               |                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                  |                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                     |                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/bch_u/bch_192_u/E[0]                                                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/data_delay_block.data_delay_u/g_skid_buffers[0].dut/g_not_passthrough.r_valid_reg_inv_1[0]                                                                                                        | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/constellation_mapper_u/m_data_valid0                                                                                                                                                          | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/write_side_p.bit_cnt_v[5]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                        |                2 |              6 |         3.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_burst_counter[5]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                               |                1 |              7 |         7.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_cnt[6]_i_1_n_0                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                5 |              7 |         1.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/input_delay_block.input_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[43]_1[0]                                                                                   | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                    |                5 |              7 |         1.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/rd_data_sr0[0]                                                                                                                                                                                | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/rd_data_sr[39]_i_1_n_0                                                                                                                                        |                3 |              8 |         2.67 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr                                                                                                                                                                                                                 | design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/cfg_fifo_block.cfg_fifo_u/write_side_p.bit_cnt_v_reg[5][0]                                                                                                                                    |                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/crc_sample_delay                                                                                                                                                                                  | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/bch_u/crc_sample_delay_reg_60                                                                                                                                     |                6 |              8 |         1.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                        | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                            |                3 |              8 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                        | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                      | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                  |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                       |                3 |              8 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_9[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_7[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                1 |              8 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_5[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_11[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_41[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_reg_config_physical_layer_scrambler_shift_reg_init_r[15]_i_1_n_0                                                                                                                        | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/ram_rd_dv                                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/ram_u/s_axi_dv                                                                                                                                                              |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/axi_tready_reg[0]                                                                                                                                          | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/output_adapter_block.axi_out_adapter_u/ptr_diff_reg[1]_0[0]                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/arbiter_block.arbiter_u/arbitrate                                                                                                                                                        | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/output_adapter_block.axi_out_adapter_u/E[0]                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/output_width_conversion_u/m_tvalid_i0                                                                                                                                                  |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_reg_config_physical_layer_scrambler_shift_reg_init_r[7]_i_1_n_0                                                                                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/inline_config_adapter/width_converter_u/g_downsize.s_tready_i_reg_1                                                                                                                                                       | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/g_width_converter.force_8_bit_u/extend_reset_block.rst_reg                                                                                                                      |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_with_dvb_s2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[22][0]                                                                                                                              |                1 |              8 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/input_conversion_block.ldpc_input_sync_u/input_width_conversion_u/g_downsize.m_tvalid_i_reg_0                                                                                          | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/frame_ram_adapter_block.frame_ram_adapter_u/ptr_diff_reg[3]_0                                                                                                                          | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/output_width_conversion_u/g_downsize.bit_buffer[23]_i_1_n_0                                                                                            |                5 |              8 |         1.60 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/g_width_converter.force_8_bit_u/E[0]                                                                                                                                                                            | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/g_width_converter.force_8_bit_u/m_tvalid_i0                                                                                                                                                                     |                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/inline_config_adapter/width_converter_u/E[0]                                                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                    | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                           |                2 |              9 |         4.50 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                                                                   |                2 |              9 |         4.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                    |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                     | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_3[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                4 |              9 |         2.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/E[0]                                                                                                                                                                            | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                 | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                            |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                                                    |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                                                    |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                                                    |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                                                    |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                                                    |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                                                    |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                                                    |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              9 |         4.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                       | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/cfg_fifo_block.cfg_fifo_u/ptr_diff_reg[0]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/s_axi_delay_block.s_axi_delay_u/g_skid_buffers[0].dut/g_not_passthrough.r_valid_reg_inv_0                                                                                                     |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_17                                                                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                5 |              9 |         1.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_19                                                                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                4 |              9 |         2.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_15                                                                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                                                                         | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                               |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                3 |              9 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/data_delay_block.data_delay_u/g_skid_buffers[1].dut/extend_reset_block.rst_reg[0]                                                                                                                 |                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/E[0]                                                                                                                            |                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/ram_rd_delay_block.ram_rd_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[9]_i_1__9_n_0                                                          |                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/ram_rd_delay_block.ram_rd_delay_u/g_skid_buffers[0].dut/g_not_passthrough.r_valid_reg_inv_0                                                                       |                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/ram_rd_delay_block.ram_rd_delay_u/g_skid_buffers[1].dut/tready_pipe_1                                                                                             |                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                      | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                  |                3 |             10 |         3.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/axi_master_adapter_block.axi_master_adapter_u/ptr_diff_reg[2]_0[0]                                                                                                                            |                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/input_duplicate_block.input_duplicate_u/E[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                  |                3 |             10 |         3.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                                                                                             |                4 |             10 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                        |                5 |             10 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_axi_awready_r                                                                                                                                                                           | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_axi_arready_r                                                                                                                                                                           | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                               |                4 |             12 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                         |                5 |             12 |         2.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                6 |             12 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_adc_sync0                                                                                                                                                                                                                | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                5 |             12 |         2.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                         |                5 |             12 |         2.40 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                                                                                      |                4 |             12 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                                                           |                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                        | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                3 |             12 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                    |                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                         |                6 |             12 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                   | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                         |                5 |             12 |         2.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                    |                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                4 |             12 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_dac_num_lanes0                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                6 |             12 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                                           |                7 |             12 |         1.71 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/dummy_frame_generator_u/word_count[11]_i_1__4_n_0                                                                                                                                       | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                              |                5 |             12 |         2.40 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                              |                5 |             12 |         2.40 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                              |                5 |             12 |         2.40 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0                                                                                                                                                                       |                7 |             12 |         1.71 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/input_conversion_block.ldpc_input_sync_u/input_width_conversion_u/l26_out                                                                                                              |                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/frame_ram_adapter_block.frame_ram_adapter_u/l28_out                                                                                                                                    | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/input_conversion_block.ldpc_input_sync_u/input_width_conversion_u/l26_out                                                                              |                3 |             12 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bb_scrambler_dbg_u/FSM_sequential_ctrl_fsm_reg[0]_1[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                       | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                  |                3 |             13 |         4.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                         |                6 |             13 |         2.17 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/ptr_diff_reg[1]_3[0]                                                                                                                                       |                                                                                                                                                                                                                                           |                7 |             13 |         1.86 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                4 |             13 |         3.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 |                                                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                2 |             13 |         6.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/frame_resize_u/delay_block.delay_u/g_skid_buffers[0].dut/pad_frame5_out                                                                                                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/s_axi_delay_block.s_axi_delay_u/g_skid_buffers[0].dut/s_tlast_reg_reg[0]                                                                                                                      |                                                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/cfg_fifo_block.cfg_fifo_u/write_side_p.bit_cnt_v_reg[5][0]                                                                                                                                    | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                              |                8 |             14 |         1.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                      |                3 |             14 |         4.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0             |                3 |             14 |         4.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                   | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                5 |             14 |         2.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                4 |             14 |         3.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                2 |             14 |         7.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/frame_resize_u/delay_block.delay_u/g_skid_buffers[0].dut/pad_frame6_out                                                                                                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/axi_out_ctrl_gen_u/non_zero_delay_p.din_sr_reg[3][1]_0[0]                                                                                                                                | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bb_scrambler_dbg_u/E[0]                                                                                                                                                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                                                   |                                                                                                                                                                                                                                           |                9 |             15 |         1.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                   | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                        |                4 |             15 |         3.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        |                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             15 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                4 |             15 |         3.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                                                                         |                                                                                                                                                                                                                                           |                6 |             15 |         2.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             15 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/plframe_dbg_u/cfg_delay_u/update_min_max_reg[0]                                                                                                                                                                 | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bb_scrambler_dbg_u/word_count[15]_i_1__0__0_n_0                                                                                                                                                                 | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bb_scrambler_dbg_u/cfg_delay_u/E[0]                                                                                                                                                                             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_6[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/bit_interleaver_dbg_u/m_tvalid_i9_out                                                                                                                                                                                     | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_5[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_4[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[36]_0                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/dummy_frame_arbiter_block.dummy_frame_arbiter_u/E[0]                                                                                                                                    | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             16 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/plframe_dbg_u/cfg_delay_u/E[0]                                                                                                                                                                                  | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bb_scrambler_dbg_u/cfg_delay_u/update_min_max_reg[0]                                                                                                                                                            | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[1]                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[3]                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/inline_config_adapter/width_converter_u/m_tvalid_i0                                                                                                                                                                       |                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_6[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/inline_config_adapter/width_converter_u/g_downsize.bit_buffer[47]_i_2_n_0                                                                                                                                                 | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/inline_config_adapter/width_converter_u/g_downsize.bit_buffer[47]_i_1_n_0                                                                                                                 |                7 |             16 |         2.29 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/width_conv_dbg_u/cfg_delay_u/E[0]                                                                                                                                                                               | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/width_conv_dbg_u/cfg_delay_u/update_min_max_reg[0]                                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                     |                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/width_conv_dbg_u/word_count[15]_i_1__0_n_0                                                                                                                                                                      | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[2]                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_dbg_u/cfg_delay_u/update_min_max_reg[0]                                                                                                                                                    | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/word_count[15]_i_1__2_n_0                                                                                                                                                                    | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/cfg_delay_u/update_min_max_reg[0]                                                                                                                                                            | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/cfg_delay_u/E[0]                                                                                                                                                                             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/g_width_converter.force_8_bit_u/g_downsize.g_tid_fifo.tid_fifo_u/mem/wr_en                                                                                                                                      |                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_11[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_16[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/frame_ram_u/Q[0]                                                                                                                                                                       |                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_dbg_u/word_count[15]_i_1__3_n_0                                                                                                                                                            | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_dbg_u/cfg_delay_u/E[0]                                                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_dbg_u/cfg_delay_u/E[0]                                                                                                                                                                     | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_7[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/cfg_delay_u/update_min_max_reg_0[0]                                                                                                                                                       | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_dbg_u/cfg_delay_u/update_min_max_reg[0]                                                                                                                                                             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/cfg_delay_u/update_min_max_reg[0]                                                                                                                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/axi_out_ctrl_gen_u/axi_out_bit_cnt0                                                                                                                                                      | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/data_delay_block.data_delay_u/g_skid_buffers[1].dut/extend_reset_block.rst_reg_1[0]                                                                                                               | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                4 |             16 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/ram_rd_delay_block.ram_rd_delay_u/g_skid_buffers[1].dut/tready_pipe_1                                                                                             |                                                                                                                                                                                                                                           |                4 |             17 |         4.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                                                             |                                                                                                                                                                                                                                           |                7 |             17 |         2.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                                                                                        |                6 |             17 |         2.83 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/ram_rd_delay_block.ram_rd_delay_u/g_skid_buffers[0].dut/g_not_passthrough.r_valid_reg_inv_0                                                                       |                                                                                                                                                                                                                                           |                8 |             17 |         2.12 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/ram_rd_delay_block.ram_rd_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[16]_i_1__7_n_0                                                         |                                                                                                                                                                                                                                           |                4 |             17 |         4.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/g_not_passthrough.g_out_reg.o_valid_i_reg[0]                                                                                    |                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                     |                8 |             18 |         2.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/width_conv_dbg_u/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                           |                3 |             19 |         6.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/pre_constellaion_mapper_arbiter_block.pre_constellaion_mapper_arbiter_u/g_route_inputs[0].g_reg.reg_u/g_skid_buffers[0].dut/E[0]                                                                                |                                                                                                                                                                                                                                           |                4 |             19 |         4.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/pre_constellaion_mapper_arbiter_block.pre_constellaion_mapper_arbiter_u/g_route_inputs[0].g_reg.reg_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_valid_i_reg_1[0]                                      |                                                                                                                                                                                                                                           |                5 |             19 |         3.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/pre_constellaion_mapper_arbiter_block.pre_constellaion_mapper_arbiter_u/g_route_inputs[1].g_reg.reg_u/g_skid_buffers[0].dut/E[0]                                                                                |                                                                                                                                                                                                                                           |                5 |             19 |         3.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/g_width_converter.axi_output_reg_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[18]_i_1__7_n_0                                                                                                      |                                                                                                                                                                                                                                           |                3 |             19 |         6.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/g_width_converter.axi_output_reg_u/g_skid_buffers[0].dut/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                           |                4 |             19 |         4.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/g_width_converter.axi_output_reg_u/g_skid_buffers[1].dut/tready_pipe_1                                                                                                                                          |                                                                                                                                                                                                                                           |                5 |             19 |         3.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                               | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                7 |             19 |         2.71 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bb_scrambler_dbg_u/FSM_sequential_ctrl_fsm_reg[0]_2[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |             19 |         4.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/frame_resize_u/delay_block.delay_u/g_skid_buffers[0].dut/g_not_passthrough.r_valid_reg_inv_0                                                                                                                    |                                                                                                                                                                                                                                           |                5 |             19 |         3.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                         | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                7 |             19 |         2.71 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/data_delay_block.data_delay_u/g_skid_buffers[0].dut/g_not_passthrough.r_valid_reg_inv_0                                                                                                           |                                                                                                                                                                                                                                           |                3 |             19 |         6.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/data_delay_block.data_delay_u/g_skid_buffers[1].dut/g_not_passthrough.g_out_reg.o_data[18]_i_1__5_n_0                                                                                             |                                                                                                                                                                                                                                           |                4 |             19 |         4.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                                                                                | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                               |                5 |             19 |         3.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/data_delay_block.data_delay_u/g_skid_buffers[1].dut/E[0]                                                                                                                                          |                                                                                                                                                                                                                                           |                3 |             19 |         6.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/g_not_passthrough.g_out_reg.o_valid_i_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                           |                7 |             19 |         2.71 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/pre_constellaion_mapper_arbiter_block.pre_constellaion_mapper_arbiter_u/g_route_inputs[0].g_reg.reg_u/g_skid_buffers[0].dut/o_valid_i0                                                                          |                                                                                                                                                                                                                                           |                5 |             19 |         3.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_reg_block.ldpc_encoder_reg_u/g_skid_buffers[0].dut/E[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                5 |             19 |         3.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/data_delay_block.data_delay_u/g_skid_buffers[1].dut/tready_pipe_1                                                                                                                                 |                                                                                                                                                                                                                                           |                4 |             19 |         4.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                7 |             19 |         2.71 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                               |                6 |             20 |         3.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                   | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                5 |             20 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                6 |             20 |         3.33 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                                                                                            |                9 |             21 |         2.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                     |                                                                                                                                                                                                                                           |                8 |             21 |         2.62 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                                                                                            |                6 |             21 |         3.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                            |                                                                                                                                                                                                                                           |                5 |             21 |         4.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/input_duplicate_block.input_duplicate_u/s_tdata_i0                                                                                                                                     |                                                                                                                                                                                                                                           |                4 |             21 |         5.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                              |                5 |             21 |         4.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__3_n_0                                                                                                                                                                          | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             22 |         3.14 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                     |                4 |             22 |         5.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                            |               11 |             22 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                  |                9 |             23 |         2.56 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                                                                            |                8 |             23 |         2.88 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/axi_tready_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                           |                8 |             23 |         2.88 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_43[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               13 |             24 |         1.85 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_44[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                6 |             24 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_40[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             24 |         3.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_45[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               11 |             24 |         2.18 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/dac_valid_i0                                                                                                                                                                                                                         | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |                4 |             24 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_55[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             24 |         3.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_39[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               12 |             24 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_38[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                6 |             24 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_46[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               10 |             24 |         2.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_37[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                6 |             24 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_36[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               12 |             24 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_35[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               10 |             24 |         2.40 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_34[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                9 |             24 |         2.67 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_33[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               11 |             24 |         2.18 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_32[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             24 |         3.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_31[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                6 |             24 |         4.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/cfg_fifo_block.cfg_fifo_u/p_0_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                           |                8 |             24 |         3.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/p_0_in[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/p_0_in[1]                                                                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_frame_reg[0]                                                                                                                                                                  |                4 |             24 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                     |               10 |             24 |         2.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_50[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               10 |             24 |         2.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_51[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             24 |         3.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                7 |             24 |         3.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/response_valid_reg_1                                                                                                                                                             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                                                            |                6 |             24 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_52[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             24 |         3.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                         |               10 |             24 |         2.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_58[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             24 |         3.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_53[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             24 |         3.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_54[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                9 |             24 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_49[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                5 |             24 |         4.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                       |                                                                                                                                                                                                                                           |               11 |             24 |         2.18 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_48[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             24 |         3.43 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_57[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                6 |             24 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_47[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             24 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_56[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             24 |         3.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                7 |             25 |         3.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/output_adapter_block.axi_out_adapter_u/metadata_reg[stage_0_rows][0]                                                                                                                     | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/axi_master_adapter_block.axi_master_adapter_u/cfg_rd_remainder_reg[2][0]                                                                                                                      | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/m_wr_en_reg_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/encoder_u/encoded_wr_en_reg_0                                                                                                                                                                    |                                                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[26]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                           |                8 |             27 |         3.38 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                5 |             27 |         5.40 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/active0                                                                                                                                                        |                                                                                                                                                                                                                                           |                4 |             27 |         6.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                        | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                9 |             28 |         3.11 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/width_converter_16apsk_u/g_downsize.g_tid_fifo.tid_fifo_u/mem/wr_en                                                                                                                      |                                                                                                                                                                                                                                           |                4 |             28 |         7.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/width_converter_qpsk_u/g_downsize.g_tid_fifo.tid_fifo_u/mem/wr_en                                                                                                                        |                                                                                                                                                                                                                                           |                4 |             28 |         7.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/width_converter_8psk_u/g_downsize.g_tid_fifo.tid_fifo_u/mem/wr_en                                                                                                                        |                                                                                                                                                                                                                                           |                4 |             28 |         7.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/width_converter_32apsk_u/g_downsize.g_tid_fifo.tid_fifo_u/mem/wr_en                                                                                                                      |                                                                                                                                                                                                                                           |                4 |             28 |         7.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                      |                                                                                                                                                                                                                                           |                8 |             30 |         3.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                9 |             30 |         3.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                        |                                                                                                                                                                                                                                           |                8 |             30 |         3.75 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                         | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                               |                8 |             31 |         3.88 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                     |               12 |             31 |         2.58 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/frame_resize_u/padder_u/m_tid_i0                                                                                                                                                                                |                                                                                                                                                                                                                                           |                6 |             31 |         5.17 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               11 |             32 |         2.91 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_6[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_valid                                                                                                                                                                                                     |                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                9 |             32 |         3.56 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                  | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                           |                6 |             32 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             32 |         4.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                  | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                               |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_timer[0]_i_1__0_n_0                                                                                                                                                                                          | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_timer[0]_i_1_n_0                                                                                                                                                                                             | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_reg_block.ldpc_encoder_reg_u/g_skid_buffers[0].dut/??9_out                                                                                                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_20[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               13 |             32 |         2.46 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                                    |                                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_10[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               11 |             32 |         2.91 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_17[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_19[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_8[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               11 |             32 |         2.91 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_15[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               12 |             32 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_dbg_u/??9_out                                                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_12[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               15 |             32 |         2.13 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_14[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_18[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/rd_data_sr0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | design_with_dvb_s2_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                      |               13 |             32 |         2.46 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_13[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               13 |             32 |         2.46 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_with_dvb_s2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                           |               14 |             32 |         2.29 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                             | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                  |                7 |             32 |         4.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                    |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/E[0]                                                                                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                9 |             32 |         3.56 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_5[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             32 |         4.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/physical_layer_scrambler_arbiter.physical_layer_scrambler_arbiter_u/m_tvalid_i0                                                                                                         |                                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                         | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset2_out                                                                                                                                             |                6 |             32 |         5.33 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_valid_3                                                                                                                                                                                                               |                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_8[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/SR[0]                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_0[0]                                                                                                                                                                          |               22 |             32 |         1.45 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/IPIC_STATE_reg_0[0]                                                                                                                                                                        | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_raddr_int_reg[12]_0[0]                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/axi_master_adapter_block.axi_master_adapter_u/??9_out                                                                                                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_raddr_int_reg[12]_1[0]                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_raddr_int_reg[12]_2[0]                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/v_rdata_r                                                                                                                                                                                 | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_7[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               14 |             32 |         2.29 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                5 |             32 |         6.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_constellation_map_radius_ram_wdata_r                                                                                                                                                    | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_constellation_map_iq_ram_wdata_r                                                                                                                                                        | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                 |                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_sysid_0/inst/up_rdata_s[31]_i_1_n_0                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/width_conv_dbg_u/??9_out                                                                                                                                                                                        | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                  | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                              |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_21[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_12[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               13 |             32 |         2.46 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |               10 |             32 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_22[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_23[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/data_delay_block.data_delay_u/g_skid_buffers[1].dut/??9_out                                                                                                                                       | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_10[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               12 |             32 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_24[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                7 |             32 |         4.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                6 |             32 |         5.33 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bb_scrambler_dbg_u/??9_out                                                                                                                                                                                      | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    | design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_valid_1                                                                                                                                                                                                                 | design_with_dvb_s2_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data0_n_0                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               13 |             32 |         2.46 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/dummy_frame_arbiter_block.dummy_frame_arbiter_u/??9_out                                                                                                                                 | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               11 |             32 |         2.91 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_42[0]                                                                                                                                                                                                   | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               16 |             32 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/E[0]                                                                                                                                                                                                                       | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               14 |             32 |         2.29 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_9[0]                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |                6 |             32 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                  | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |               12 |             33 |         2.75 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                 |                                                                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_axi_rvalid_r                                                                                                                                                                            | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                5 |             33 |         6.60 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/cfg_fifo_block.cfg_fifo_u/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/physical_layer_scrambler_arbiter.physical_layer_scrambler_arbiter_u/g_not_passthrough.g_out_reg.o_data_reg[43][0]                                                                       |                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                             |                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/plframe_header_gen_u/header_sr_cnt                                                                                                                                                      | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/plframe_header_gen_u/header_sr[89]_i_1_n_0                                                                                                              |                8 |             34 |         4.25 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/input_delay_block.input_delay_u/g_skid_buffers[0].dut/g_not_passthrough.r_valid_reg_inv_0                                                                                               |                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               13 |             34 |         2.62 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                           |                9 |             34 |         3.78 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                       |               13 |             34 |         2.62 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/s_axi_delay_block.s_axi_delay_u/g_skid_buffers[0].dut/cfg_sample_block.wr_first_word_reg[0]                                                                                                   |                                                                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                           |               15 |             35 |         2.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                           |                7 |             35 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_i_1_n_0                                                                                                                                                              |               18 |             36 |         2.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_axi_wready_r                                                                                                                                                                            | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                8 |             36 |         4.50 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/s_axis_write_s                                                                                                                                         |                                                                                                                                                                                                                                           |                5 |             36 |         7.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/physical_layer_scrambler_arbiter.physical_layer_scrambler_arbiter_u/m_tvalid_i0                                                                                                         | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |                7 |             36 |         5.14 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                       |                9 |             37 |         4.11 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                  |               12 |             37 |         3.08 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                           |                8 |             39 |         4.88 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                           |               10 |             39 |         3.90 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |               15 |             40 |         2.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |               13 |             40 |         3.08 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                           |                9 |             40 |         4.44 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                           |                8 |             40 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                             |                                                                                                                                                                                                                                           |               17 |             41 |         2.41 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                     | design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                              |               10 |             41 |         4.10 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                |                                                                                                                                                                                                                                           |                9 |             42 |         4.67 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                           |               11 |             42 |         3.82 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                            | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                           |                6 |             42 |         7.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/E[0]                                                                                                                                   |                                                                                                                                                                                                                                           |               14 |             43 |         3.07 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_dbg_u/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               13 |             43 |         3.31 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/p_5_in                                                                                                                                                                                                                     | design_with_dvb_s2_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                     |                8 |             43 |         5.38 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_up_axi/p_5_in                                                                                                                                                                                                                      | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               13 |             46 |         3.54 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1                                                                                                         | design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                8 |             47 |         5.88 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                           |                9 |             47 |         5.22 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                           |                9 |             47 |         5.22 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/axi_out_ctrl_gen_u/Q[0]                                                                                                                                                                  |                                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                       |                                                                                                                                                                                                                                           |                8 |             48 |         6.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | design_with_dvb_s2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                       |                9 |             48 |         5.33 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               10 |             48 |         4.80 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                       |                                                                                                                                                                                                                                           |               11 |             48 |         4.36 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                       |                                                                                                                                                                                                                                           |               15 |             48 |         3.20 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                   |                                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                                       |                                                                                                                                                                                                                                           |               10 |             48 |         4.80 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                           |                8 |             49 |         6.12 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                           |                8 |             49 |         6.12 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/s_axi_delay_block.s_axi_delay_u/g_skid_buffers[0].dut/cfg_fifo_wren                                                                                                                           |                                                                                                                                                                                                                                           |                7 |             50 |         7.14 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                                           |               11 |             52 |         4.73 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                           |               11 |             52 |         4.73 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                           |               13 |             52 |         4.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               19 |             52 |         2.74 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                    |                                                                                                                                                                                                                                           |               11 |             52 |         4.73 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_valid_int_reg_0[0]                                                                                                                                                                                                          | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                   |               13 |             52 |         4.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                           |               26 |             53 |         2.04 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_0_5_i_1__5_n_0                                                                                                  |                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                           |               13 |             59 |         4.54 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_s                                                                                                                                                                              | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               19 |             60 |         3.16 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle_i_1__9_n_0                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               20 |             61 |         3.05 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                             |                                                                                                                                                                                                                                           |               13 |             63 |         4.85 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_constellation_map_radius_ram_wen_r_reg[2]_1                                                                                                                                             |                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_constellation_map_iq_ram_wen_r_reg[1]_0                                                                                                                                                 |                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_constellation_map_iq_ram_wen_r_reg[2]_0                                                                                                                                                 |                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_constellation_map_iq_ram_wen_r_reg[2]_1                                                                                                                                                 |                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                           |               19 |             64 |         3.37 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/regmap_block.regmap_u/s_constellation_map_radius_ram_wen_r_reg[2]_0                                                                                                                                             |                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/physical_layer_framer_u/plframe_header_gen_u/header_sr_cnt                                                                                                                                                      |                                                                                                                                                                                                                                           |               27 |             64 |         2.37 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/adc_valid_i1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               12 |             64 |         5.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               14 |             66 |         4.71 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_0_5_i_1__4_n_0                                                                                                  |                                                                                                                                                                                                                                           |                9 |             66 |         7.33 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                           |               13 |             67 |         5.15 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                           |               14 |             67 |         4.79 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                           |               19 |             72 |         3.79 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                   |                                                                                                                                                                                                                                           |               20 |             73 |         3.65 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               16 |             74 |         4.62 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                  | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                    |               16 |             75 |         4.69 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                    |               17 |             76 |         4.47 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               21 |             78 |         3.71 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                    |               16 |             78 |         4.88 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               29 |             78 |         2.69 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               22 |             78 |         3.55 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               22 |             78 |         3.55 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__2_n_0                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               22 |             79 |         3.59 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__1_n_0                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               20 |             79 |         3.95 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1_n_0                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               27 |             79 |         2.93 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__0_n_0                                                                                                                                                        | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               22 |             79 |         3.59 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_hp0_interconnect/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][141]_i_1_n_0                                                                                               |               19 |             81 |         4.26 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               17 |             87 |         5.12 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_valid_int_reg_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |               25 |             96 |         3.84 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |               29 |            102 |         3.52 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_data_sync_reg[0]                                                                                                                                                       |               23 |            104 |         4.52 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                           |               14 |            108 |         7.71 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                           |               14 |            112 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                           |               14 |            112 |         8.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/bch_u/bch_128_u/nd_q                                                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |               45 |            128 |         2.84 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/sync_min_pulse_m_reg[1]_1                                                                                                                                                                                  | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                   |               32 |            128 |         4.00 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_s                                                                                                                                                                  | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               29 |            144 |         4.97 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_s                                                                                                                                                                  | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               30 |            144 |         4.80 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_s                                                                                                                                                                  | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               31 |            144 |         4.65 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_s                                                                                                                                                                  | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               26 |            144 |         5.54 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_toggle_i_1__13_n_0                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               39 |            145 |         3.72 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_toggle_i_1__10_n_0                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               29 |            145 |         5.00 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_toggle_i_1__12_n_0                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               43 |            145 |         3.37 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_toggle_i_1__11_n_0                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               34 |            145 |         4.26 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                       |               52 |            155 |         2.98 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                                                                                            |               50 |            157 |         3.14 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                                                                                            |               39 |            157 |         4.03 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                                                                                            |               46 |            157 |         3.41 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                    | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                                                                                            |               55 |            157 |         2.85 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1__2_n_0                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               45 |            158 |         3.51 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1_n_0                                                                                                                                                          | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               48 |            158 |         3.29 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1__0_n_0                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               48 |            158 |         3.29 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1__1_n_0                                                                                                                                                       | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |               54 |            158 |         2.93 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/bch_u/bch_160_u/nd_q                                                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |               65 |            160 |         2.46 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk | design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                           |               38 |            160 |         4.21 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/bch_u/bch_168_u/nd_q                                                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |               65 |            168 |         2.58 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/crc_srl[191]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                           |               81 |            184 |         2.27 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bch_encoder_u/bch_u/bch_192_u/nd_q                                                                                                                                                                              | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |               71 |            192 |         2.70 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/rst                                                                                                                                                                                       |              154 |            338 |         2.19 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           | design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                    |              307 |           1011 |         3.29 |
|  design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |              557 |           1908 |         3.43 |
|  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |             1736 |           7146 |         4.12 |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


