(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.3 SW Build 2405991 on Thu Dec  6 23:39:10 MST 2018
# Start time    : Sun Feb 10 17:14:57 -0600 2019
# Command line  : sds++ -Wall -O0 -g -I../src -c -fmessage-length=0 -MTsrc/fir.o -MMD -MP -MFsrc/fir.d -MTsrc/fir.o -o src/fir.o ../src/fir.cpp -sds-hw fir fir.cpp -clkid 2 -sds-end -perf-root main -perf-est swdata.xml -perf-funcs fir -sds-sys-config linux -sds-proc linux -sds-pf zed
# Log file      : C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/reports/sds_fir.log
# Journal file  : C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/reports/sds_fir.jou
# Report file   : C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/reports/sds_fir.rpt
#-----------------------------------------------------------

C:/Xilinx/SDx/2018.3/bin/perf_instrumenter  -r main  -funclist fir  -tempfunclist fir  -w C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/est  -o C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/est/fir.cpp  C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/est/unix_fir.cpp  --  -c  -I C:/Users/DustinZhou/Documents/Xilinx/eFIR/src  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Analyzing source for RTL template usage
C:/Xilinx/SDx/2018.3/bin/rtl_template_extract  C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp  -save-query C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/src/fir.rtlx  --  -c  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  
    -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Create data motion intermediate representation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g       -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11  -emit-llvm -S C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/src/fir.s

C:\Users\DustinZhou\Documents\Xilinx\eFIR\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 -emit-llvm -S C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/src/fir.s 

C:\Users\DustinZhou\Documents\Xilinx\eFIR\Debug>exit /b 0 
Compiling C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp
arm-linux-gnueabihf-g++ -c -I../src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -MTC:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/src/fir.o -MFC:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/src/fir.d -MTC:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/src/fir.o -I C:/Users/DustinZhou/Documents/Xilinx/eFIR/src -I C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug       -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/est/fir.cpp -o src/fir.o
Analyzing source for RTL template usage
C:/Xilinx/SDx/2018.3/bin/rtl_template_extract  C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp  -save-query C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/src/fir.rtlx  --  -c  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  
    -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Create data motion intermediate representation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g       -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11  -emit-llvm -S C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/src/fir.s

C:\Users\DustinZhou\Documents\Xilinx\eFIR\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 -emit-llvm -S C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/src/fir.s 

C:\Users\DustinZhou\Documents\Xilinx\eFIR\Debug>exit /b 0 
Performing accelerator source linting for fir
C:/Xilinx/SDx/2018.3/bin/sdslint -target cortex-a9 -func "fir" C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp -- -c -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
arm-linux-gnueabihf-g++ -c C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.o
arm-linux-gnueabihf-objcopy --add-section .xdinfo=C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.o.xml C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.o
Performing pragma generation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper -E -IC:/Users/DustinZhou/Documents/Xilinx/eFIR/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eFIR/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir_pp.cpp

C:\Users\DustinZhou\Documents\Xilinx\eFIR\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Users/DustinZhou/Documents/Xilinx/eFIR/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eFIR/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir_pp.cpp 

C:\Users\DustinZhou\Documents\Xilinx\eFIR\Debug>exit /b 0 
C:/Xilinx/SDx/2018.3/bin/pragma_gen  -func "fir"   -tcl C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir.tcl   C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IC:/Users/DustinZhou/Documents/Xilinx/eFIR/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32      -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eFIR/src  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
WARNING: [PragmaGen 83-3206] For pass by value argument "input", #pragma SDS data "access_pattern" will be ignored.
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir.tcl
Moving function fir to Programmable Logic
C:/Xilinx/Vivado/2018.3/bin/vivado_hls C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir_run.tcl -l fir_vivado_hls.log

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'DustinZhou' on host 'desktop-2ck74up' (Windows NT_amd64 version 6.2) on Sun Feb 10 17:15:16 -0600 2019
INFO: [HLS 200-10] In directory 'C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir'.
INFO: [HLS 200-10] Adding design file 'C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.973 ; gain = 17.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.973 ; gain = 17.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp:19) in function 'fir(int, int*, int*)': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.988 ; gain = 18.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.242 ; gain = 19.168
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp:19) in function 'fir': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp:9) in function 'fir' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp:19) in function 'fir' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp:4)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 126.617 ; gain = 41.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 126.617 ; gain = 41.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/input' to 'fir/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/output' to 'fir/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region fir since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.181 seconds; current allocated memory: 78.112 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 78.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/output_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/taps' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fir_mul_32s_32s_32_2_1' to 'fir_mul_32s_32s_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fir_mul_32s_32s_3bkb': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 79.444 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'a0_fir_mul_32s_32s_3bkb_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'a0_fir_delay_line_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 128.855 ; gain = 43.781
INFO: [SYSC 207-301] Generating SystemC RTL for fir with prefix a0_.
INFO: [VHDL 208-304] Generating VHDL RTL for fir with prefix a0_.
INFO: [VLOG 209-307] Generating Verilog RTL for fir with prefix a0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Feb 10 17:15:57 2019...
INFO: [HLS 200-112] Total elapsed time: 41.795 seconds; peak allocated memory: 79.444 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb 10 17:15:57 2019...
C:/Xilinx/SDK/2018.3/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir/solution/impl/ip/auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir.hlsmap1.xml  --stringparam P_CLKID 2  --stringparam P_HLS_TYPE hls   C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir_auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir.hlsmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAdapter.xsl  C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir.hlsmap1.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc    --output C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir.fcnmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAxi4.xsl  C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir.hlsmap.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsAdapterComp.xsl  C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir.fcnmap.xml
arm-linux-gnueabihf-objcopy --add-section .xddata=C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.xml C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.o
arm-linux-gnueabihf-objcopy --add-section .xdasm=C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/src/fir.s C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.o
arm-linux-gnueabihf-g++ -E -I../src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -MTC:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/src/fir.o -MFC:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/src/fir.d -MTC:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/src/fir.o       -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include C:/Users/DustinZhou/Documents/Xilinx/eFIR/src/fir.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.pp/fir.iix
arm-linux-gnueabihf-objcopy --add-section .xdpp=C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.pp/fir.ii C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.o
arm-linux-gnueabihf-objcopy --add-section .xdfcnmap=C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir.fcnmap.xml C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.o
arm-linux-gnueabihf-objcopy --add-section .xdhlscore=C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir/solution/impl/ip/xilinx_com_hls_fir_1_0.zip C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.o
arm-linux-gnueabihf-objcopy --add-section .xdif=C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/.llvm/fir_if.xml C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/swstubs/fir.o
sds++ log file saved as C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/reports/sds_fir.log
sds++ completed at Sun Feb 10 17:15:59 -0600 2019
