Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Mar 13 23:17:56 2023
| Host         : JUSTIN-PC2021 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     336         
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               35          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11301)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2061)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11301)
----------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/CU_FSM/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/CU_FSM/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/CU_FSM/FSM_sequential_PS_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[12] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[13] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[19] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[24] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_1/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/Q (HIGH)

 There are 336 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2061)
---------------------------------------------------
 There are 2061 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.546        0.000                      0                   32        0.191        0.000                      0                   32        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.546        0.000                      0                   32        0.191        0.000                      0                   32        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.642ns (32.683%)  route 1.322ns (67.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_dbounce/r_dff2_reg/Q
                         net (fo=2, routed)           0.673     6.279    my_dbounce/r_dff2
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  my_dbounce/r_count[6]_i_1/O
                         net (fo=8, routed)           0.649     7.052    my_dbounce/s_reset
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[1]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y1          FDRE (Setup_fdre_C_R)       -0.429    14.598    my_dbounce/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.642ns (32.683%)  route 1.322ns (67.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_dbounce/r_dff2_reg/Q
                         net (fo=2, routed)           0.673     6.279    my_dbounce/r_dff2
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  my_dbounce/r_count[6]_i_1/O
                         net (fo=8, routed)           0.649     7.052    my_dbounce/s_reset
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[2]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y1          FDRE (Setup_fdre_C_R)       -0.429    14.598    my_dbounce/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.642ns (32.683%)  route 1.322ns (67.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_dbounce/r_dff2_reg/Q
                         net (fo=2, routed)           0.673     6.279    my_dbounce/r_dff2
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  my_dbounce/r_count[6]_i_1/O
                         net (fo=8, routed)           0.649     7.052    my_dbounce/s_reset
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[3]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y1          FDRE (Setup_fdre_C_R)       -0.429    14.598    my_dbounce/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.642ns (32.683%)  route 1.322ns (67.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_dbounce/r_dff2_reg/Q
                         net (fo=2, routed)           0.673     6.279    my_dbounce/r_dff2
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  my_dbounce/r_count[6]_i_1/O
                         net (fo=8, routed)           0.649     7.052    my_dbounce/s_reset
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[4]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y1          FDRE (Setup_fdre_C_R)       -0.429    14.598    my_dbounce/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.642ns (35.306%)  route 1.176ns (64.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_dbounce/r_dff2_reg/Q
                         net (fo=2, routed)           0.673     6.279    my_dbounce/r_dff2
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  my_dbounce/r_count[6]_i_1/O
                         net (fo=8, routed)           0.503     6.906    my_dbounce/s_reset
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[0]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    14.503    my_dbounce/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.642ns (35.306%)  route 1.176ns (64.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_dbounce/r_dff2_reg/Q
                         net (fo=2, routed)           0.673     6.279    my_dbounce/r_dff2
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  my_dbounce/r_count[6]_i_1/O
                         net (fo=8, routed)           0.503     6.906    my_dbounce/s_reset
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[5]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    14.503    my_dbounce/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.642ns (35.306%)  route 1.176ns (64.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_dbounce/r_dff2_reg/Q
                         net (fo=2, routed)           0.673     6.279    my_dbounce/r_dff2
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  my_dbounce/r_count[6]_i_1/O
                         net (fo=8, routed)           0.503     6.906    my_dbounce/s_reset
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[6]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    14.503    my_dbounce/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[7]_inv/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.642ns (35.306%)  route 1.176ns (64.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_dbounce/r_dff2_reg/Q
                         net (fo=2, routed)           0.673     6.279    my_dbounce/r_dff2
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.403 r  my_dbounce/r_count[6]_i_1/O
                         net (fo=8, routed)           0.503     6.906    my_dbounce/s_reset
    SLICE_X30Y0          FDSE                                         r  my_dbounce/r_count_reg[7]_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X30Y0          FDSE                                         r  my_dbounce/r_count_reg[7]_inv/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y0          FDSE (Setup_fdse_C_S)       -0.524    14.503    my_dbounce/r_count_reg[7]_inv
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 my_dbounce/r_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[7]_inv/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.842ns (40.894%)  route 1.217ns (59.106%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  my_dbounce/r_count_reg[2]/Q
                         net (fo=5, routed)           0.893     6.399    my_dbounce/r_count_reg_n_1_[2]
    SLICE_X30Y1          LUT6 (Prop_lut6_I4_O)        0.299     6.698 f  my_dbounce/r_count[6]_i_3/O
                         net (fo=2, routed)           0.324     7.022    my_dbounce/r_count[6]_i_3_n_1
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.124     7.146 r  my_dbounce/r_count[7]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.146    my_dbounce/p_0_in[7]
    SLICE_X30Y0          FDSE                                         r  my_dbounce/r_count_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X30Y0          FDSE                                         r  my_dbounce/r_count_reg[7]_inv/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y0          FDSE (Setup_fdse_C_D)        0.079    15.106    my_dbounce/r_count_reg[7]_inv
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.970ns  (required time - arrival time)
  Source:                 my_dbounce/r_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.842ns (41.094%)  route 1.207ns (58.906%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.419     5.506 r  my_dbounce/r_count_reg[2]/Q
                         net (fo=5, routed)           0.893     6.399    my_dbounce/r_count_reg_n_1_[2]
    SLICE_X30Y1          LUT6 (Prop_lut6_I4_O)        0.299     6.698 r  my_dbounce/r_count[6]_i_3/O
                         net (fo=2, routed)           0.314     7.012    my_dbounce/r_count[6]_i_3_n_1
    SLICE_X30Y0          LUT2 (Prop_lut2_I0_O)        0.124     7.136 r  my_dbounce/r_count[6]_i_2/O
                         net (fo=1, routed)           0.000     7.136    my_dbounce/p_0_in[6]
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    14.787    my_dbounce/CLK
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[6]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y0          FDRE (Setup_fdre_C_D)        0.079    15.106    my_dbounce/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  7.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_dbounce/r_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.663%)  route 0.142ns (43.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  my_dbounce/r_count_reg[1]/Q
                         net (fo=6, routed)           0.142     1.730    my_dbounce/r_count_reg_n_1_[1]
    SLICE_X30Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  my_dbounce/r_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.775    my_dbounce/p_0_in[5]
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_dbounce/CLK
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[5]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.121     1.584    my_dbounce/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 my_oneshot/r_dff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_oneshot/pos_pulse_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_oneshot/CLK
    SLICE_X32Y1          FDRE                                         r  my_oneshot/r_dff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  my_oneshot/r_dff1_reg/Q
                         net (fo=2, routed)           0.076     1.651    my_oneshot/r_dff1
    SLICE_X32Y1          LUT2 (Prop_lut2_I0_O)        0.099     1.750 r  my_oneshot/pos_pulse_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    my_oneshot/p_1_out[0]
    SLICE_X32Y1          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_oneshot/CLK
    SLICE_X32Y1          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.091     1.538    my_oneshot/pos_pulse_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 my_oneshot/r_dff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_oneshot/r_dff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_oneshot/CLK
    SLICE_X32Y1          FDRE                                         r  my_oneshot/r_dff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  my_oneshot/r_dff1_reg/Q
                         net (fo=2, routed)           0.134     1.709    my_oneshot/r_dff1
    SLICE_X32Y1          FDRE                                         r  my_oneshot/r_dff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_oneshot/CLK
    SLICE_X32Y1          FDRE                                         r  my_oneshot/r_dff2_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.012     1.459    my_oneshot/r_dff2_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_oneshot/pos_pulse_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_oneshot/pos_pulse_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.756%)  route 0.181ns (56.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_oneshot/CLK
    SLICE_X33Y1          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  my_oneshot/pos_pulse_reg_reg[1]/Q
                         net (fo=2, routed)           0.181     1.769    my_oneshot/pos_pulse_reg[1]
    SLICE_X33Y1          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_oneshot/CLK
    SLICE_X33Y1          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[2]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.066     1.513    my_oneshot/pos_pulse_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 my_dbounce/r_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  my_dbounce/r_count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.769    my_dbounce/r_count_reg_n_1_[1]
    SLICE_X31Y1          LUT5 (Prop_lut5_I2_O)        0.043     1.812 r  my_dbounce/r_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.812    my_dbounce/p_0_in[4]
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.107     1.554    my_dbounce/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 my_dbounce/r_buff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_buff_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_dbounce/CLK
    SLICE_X30Y1          FDRE                                         r  my_dbounce/r_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  my_dbounce/r_buff_reg/Q
                         net (fo=2, routed)           0.175     1.786    my_dbounce/r_buff
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  my_dbounce/r_buff_i_1/O
                         net (fo=1, routed)           0.000     1.831    my_dbounce/r_buff_i_1_n_1
    SLICE_X30Y1          FDRE                                         r  my_dbounce/r_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_dbounce/CLK
    SLICE_X30Y1          FDRE                                         r  my_dbounce/r_buff_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120     1.567    my_dbounce/r_buff_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 my_dbounce/r_buff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_oneshot/r_dff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.873%)  route 0.194ns (54.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_dbounce/CLK
    SLICE_X30Y1          FDRE                                         r  my_dbounce/r_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  my_dbounce/r_buff_reg/Q
                         net (fo=2, routed)           0.194     1.805    my_oneshot/r_buff
    SLICE_X32Y1          FDRE                                         r  my_oneshot/r_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_oneshot/CLK
    SLICE_X32Y1          FDRE                                         r  my_oneshot/r_dff1_reg/C
                         clock pessimism             -0.497     1.463    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.075     1.538    my_oneshot/r_dff1_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 my_dbounce/r_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.296%)  route 0.178ns (45.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_dbounce/CLK
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  my_dbounce/r_count_reg[0]/Q
                         net (fo=7, routed)           0.178     1.790    my_dbounce/r_count_reg_n_1_[0]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.048     1.838 r  my_dbounce/r_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    my_dbounce/p_0_in[2]
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[2]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.107     1.570    my_dbounce/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 my_dbounce/r_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_dbounce/CLK
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164     1.611 f  my_dbounce/r_count_reg[0]/Q
                         net (fo=7, routed)           0.186     1.797    my_dbounce/r_count_reg_n_1_[0]
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  my_dbounce/r_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    my_dbounce/p_0_in[0]
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_dbounce/CLK
    SLICE_X30Y0          FDRE                                         r  my_dbounce/r_count_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.120     1.567    my_dbounce/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 my_dbounce/r_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dbounce/r_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  my_dbounce/r_count_reg[1]/Q
                         net (fo=6, routed)           0.181     1.769    my_dbounce/r_count_reg_n_1_[1]
    SLICE_X31Y1          LUT4 (Prop_lut4_I0_O)        0.045     1.814 r  my_dbounce/r_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    my_dbounce/p_0_in[3]
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_dbounce/CLK
    SLICE_X31Y1          FDRE                                         r  my_dbounce/r_count_reg[3]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.092     1.539    my_dbounce/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y1    my_dbounce/r_buff_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y0    my_dbounce/r_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y1    my_dbounce/r_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y1    my_dbounce/r_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y1    my_dbounce/r_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y1    my_dbounce/r_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y0    my_dbounce/r_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y0    my_dbounce/r_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y1    my_dbounce/r_buff_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y1    my_dbounce/r_buff_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y0    my_dbounce/r_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y0    my_dbounce/r_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    my_dbounce/r_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    my_dbounce/r_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    my_dbounce/r_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    my_dbounce/r_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y1    my_dbounce/r_buff_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y1    my_dbounce/r_buff_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y0    my_dbounce/r_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y0    my_dbounce/r_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    my_dbounce/r_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    my_dbounce/r_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    my_dbounce/r_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    my_dbounce/r_count_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2089 Endpoints
Min Delay          2089 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.526ns  (logic 4.584ns (15.525%)  route 24.942ns (84.475%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          3.496    26.389    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.348    26.737 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          2.789    29.526    my_otter/OTTER_MEMORY/p_1_in[20]
    RAMB36_X2Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_3/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_15/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.468ns  (logic 4.584ns (15.556%)  route 24.884ns (84.444%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          3.496    26.389    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.348    26.737 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          2.731    29.468    my_otter/OTTER_MEMORY/p_1_in[20]
    RAMB36_X2Y6          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_15/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_10/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.304ns  (logic 4.584ns (15.643%)  route 24.720ns (84.357%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.170    24.063    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.348    24.411 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_27/O
                         net (fo=16, routed)          4.894    29.304    my_otter/OTTER_MEMORY/p_1_in[17]
    RAMB36_X1Y4          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_10/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/DIADI[27]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.298ns  (logic 4.584ns (15.646%)  route 24.714ns (84.354%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          0.862    23.755    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.348    24.103 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_17/O
                         net (fo=16, routed)          5.195    29.298    my_otter/OTTER_MEMORY/p_1_in[27]
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/DIADI[27]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.089ns  (logic 4.584ns (15.758%)  route 24.505ns (84.242%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.025    23.918    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.348    24.266 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_21/O
                         net (fo=16, routed)          4.824    29.089    my_otter/OTTER_MEMORY/p_1_in[23]
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/DIADI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_1/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.030ns  (logic 4.584ns (15.791%)  route 24.446ns (84.209%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          3.496    26.389    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.348    26.737 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          2.293    29.030    my_otter/OTTER_MEMORY/p_1_in[20]
    RAMB36_X2Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_1/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[27]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.957ns  (logic 4.584ns (15.830%)  route 24.373ns (84.170%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          0.862    23.755    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.348    24.103 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_17/O
                         net (fo=16, routed)          4.854    28.957    my_otter/OTTER_MEMORY/p_1_in[27]
    RAMB36_X2Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[27]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_0/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.932ns  (logic 4.584ns (15.844%)  route 24.348ns (84.156%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          3.496    26.389    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.348    26.737 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          2.195    28.932    my_otter/OTTER_MEMORY/p_1_in[20]
    RAMB36_X2Y4          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_0/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.890ns  (logic 4.584ns (15.867%)  route 24.306ns (84.133%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.025    23.918    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.348    24.266 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_21/O
                         net (fo=16, routed)          4.624    28.890    my_otter/OTTER_MEMORY/p_1_in[23]
    RAMB36_X2Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DIADI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_14/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.877ns  (logic 4.584ns (15.874%)  route 24.293ns (84.126%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[22]
                         net (fo=1, routed)           2.168     4.622    my_otter/OTTER_MEMORY/memory_reg_bram_3_n_46
    SLICE_X51Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.746 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000     4.746    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_24_n_1
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     4.984 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.984    my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_10_n_1
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.088 f  my_otter/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=74, routed)          4.053     9.142    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0[16]
    SLICE_X33Y14         LUT2 (Prop_lut2_I1_O)        0.316     9.458 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132/O
                         net (fo=29, routed)          2.586    12.044    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_132_n_1
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.168 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_63/O
                         net (fo=2, routed)           1.104    13.272    my_otter/alu_muxB/csr_out[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I3_O)        0.124    13.396 r  my_otter/alu_muxB/CSR_MTVEC[1]_i_10/O
                         net (fo=104, routed)         4.915    18.311    my_otter/OTTER_MEMORY/srcB[1]
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.150    18.461 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22/O
                         net (fo=3, routed)           1.109    19.570    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_22_n_1
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.326    19.896 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4/O
                         net (fo=1, routed)           0.803    20.700    my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_4_n_1
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.824 f  my_otter/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=62, routed)          1.917    22.741    my_otter/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.152    22.893 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82/O
                         net (fo=33, routed)          1.170    24.063    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_82_n_1
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.348    24.411 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_27/O
                         net (fo=16, routed)          4.466    28.877    my_otter/OTTER_MEMORY/p_1_in[17]
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_14/DIADI[17]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.158ns (62.445%)  route 0.095ns (37.555%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[27]/G
    SLICE_X33Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[27]/Q
                         net (fo=1, routed)           0.095     0.253    my_otter/PC_MOD/mux_out[27]
    SLICE_X32Y12         FDRE                                         r  my_otter/PC_MOD/PCval_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.158ns (62.445%)  route 0.095ns (37.555%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[9]/G
    SLICE_X33Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[9]/Q
                         net (fo=1, routed)           0.095     0.253    my_otter/PC_MOD/mux_out[9]
    SLICE_X32Y5          FDRE                                         r  my_otter/PC_MOD/PCval_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[10]/G
    SLICE_X33Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[10]/Q
                         net (fo=1, routed)           0.097     0.255    my_otter/PC_MOD/mux_out[10]
    SLICE_X32Y5          FDRE                                         r  my_otter/PC_MOD/PCval_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[21]/G
    SLICE_X33Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[21]/Q
                         net (fo=1, routed)           0.097     0.255    my_otter/PC_MOD/mux_out[21]
    SLICE_X32Y12         FDRE                                         r  my_otter/PC_MOD/PCval_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[28]/G
    SLICE_X33Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[28]/Q
                         net (fo=1, routed)           0.097     0.255    my_otter/PC_MOD/mux_out[28]
    SLICE_X32Y11         FDRE                                         r  my_otter/PC_MOD/PCval_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[22]/G
    SLICE_X29Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[22]/Q
                         net (fo=1, routed)           0.112     0.270    my_otter/PC_MOD/mux_out[22]
    SLICE_X29Y10         FDRE                                         r  my_otter/PC_MOD/PCval_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[4]/G
    SLICE_X37Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[4]/Q
                         net (fo=1, routed)           0.112     0.270    my_otter/PC_MOD/mux_out[4]
    SLICE_X37Y7          FDRE                                         r  my_otter/PC_MOD/PCval_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.753%)  route 0.116ns (42.247%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[8]/G
    SLICE_X36Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_otter/PC_MOD/mux_out_reg[8]/Q
                         net (fo=1, routed)           0.116     0.274    my_otter/PC_MOD/mux_out[8]
    SLICE_X37Y2          FDRE                                         r  my_otter/PC_MOD/PCval_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[29]/G
    SLICE_X30Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_otter/PC_MOD/mux_out_reg[29]/Q
                         net (fo=1, routed)           0.110     0.288    my_otter/PC_MOD/mux_out[29]
    SLICE_X30Y14         FDRE                                         r  my_otter/PC_MOD/PCval_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/mux_out_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            my_otter/PC_MOD/PCval_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         LDCE                         0.000     0.000 r  my_otter/PC_MOD/mux_out_reg[30]/G
    SLICE_X30Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_otter/PC_MOD/mux_out_reg[30]/Q
                         net (fo=1, routed)           0.110     0.288    my_otter/PC_MOD/mux_out[30]
    SLICE_X30Y14         FDRE                                         r  my_otter/PC_MOD/PCval_reg[30]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_oneshot/pos_pulse_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/CU_FSM/FSM_sequential_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.763ns  (logic 0.704ns (25.479%)  route 2.059ns (74.521%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_oneshot/CLK
    SLICE_X33Y1          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  my_oneshot/pos_pulse_reg_reg[2]/Q
                         net (fo=1, routed)           0.656     6.199    my_oneshot/pos_pulse_reg_reg_n_1_[2]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.323 f  my_oneshot/FSM_sequential_NS_reg[2]_i_4/O
                         net (fo=2, routed)           1.018     7.342    my_otter/CU_FSM/fsm_intr
    SLICE_X40Y4          LUT6 (Prop_lut6_I2_O)        0.124     7.466 r  my_otter/CU_FSM/FSM_sequential_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.385     7.850    my_otter/CU_FSM/NS__1[0]
    SLICE_X40Y4          LDCE                                         r  my_otter/CU_FSM/FSM_sequential_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_oneshot/pos_pulse_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/CU_FSM/FSM_sequential_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.365ns  (logic 0.704ns (29.768%)  route 1.661ns (70.232%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.566     5.087    my_oneshot/CLK
    SLICE_X33Y1          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  my_oneshot/pos_pulse_reg_reg[2]/Q
                         net (fo=1, routed)           0.656     6.199    my_oneshot/pos_pulse_reg_reg_n_1_[2]
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.323 r  my_oneshot/FSM_sequential_NS_reg[2]_i_4/O
                         net (fo=2, routed)           1.005     7.328    my_otter/CU_FSM/fsm_intr
    SLICE_X40Y4          LUT6 (Prop_lut6_I2_O)        0.124     7.452 r  my_otter/CU_FSM/FSM_sequential_NS_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.452    my_otter/CU_FSM/FSM_sequential_NS_reg[2]_i_1_n_1
    SLICE_X40Y4          LDCE                                         r  my_otter/CU_FSM/FSM_sequential_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_oneshot/pos_pulse_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/CU_FSM/FSM_sequential_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.231ns (32.921%)  route 0.471ns (67.079%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_oneshot/CLK
    SLICE_X32Y1          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  my_oneshot/pos_pulse_reg_reg[0]/Q
                         net (fo=2, routed)           0.098     1.686    my_oneshot/pos_pulse_reg[0]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.045     1.731 r  my_oneshot/FSM_sequential_NS_reg[2]_i_4/O
                         net (fo=2, routed)           0.373     2.104    my_otter/CU_FSM/fsm_intr
    SLICE_X40Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  my_otter/CU_FSM/FSM_sequential_NS_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.149    my_otter/CU_FSM/FSM_sequential_NS_reg[2]_i_1_n_1
    SLICE_X40Y4          LDCE                                         r  my_otter/CU_FSM/FSM_sequential_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_oneshot/pos_pulse_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/CU_FSM/FSM_sequential_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.231ns (28.144%)  route 0.590ns (71.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.447    my_oneshot/CLK
    SLICE_X32Y1          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 f  my_oneshot/pos_pulse_reg_reg[0]/Q
                         net (fo=2, routed)           0.098     1.686    my_oneshot/pos_pulse_reg[0]
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.045     1.731 f  my_oneshot/FSM_sequential_NS_reg[2]_i_4/O
                         net (fo=2, routed)           0.370     2.101    my_otter/CU_FSM/fsm_intr
    SLICE_X40Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.146 r  my_otter/CU_FSM/FSM_sequential_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.122     2.268    my_otter/CU_FSM/NS__1[0]
    SLICE_X40Y4          LDCE                                         r  my_otter/CU_FSM/FSM_sequential_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            my_dbounce/r_dff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.483ns  (logic 1.441ns (41.385%)  route 2.041ns (58.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttons_IBUF[4]_inst/O
                         net (fo=2, routed)           2.041     3.483    my_dbounce/buttons_IBUF[0]
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            my_dbounce/r_dff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.210ns (17.971%)  route 0.956ns (82.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttons_IBUF[4]_inst/O
                         net (fo=2, routed)           0.956     1.166    my_dbounce/buttons_IBUF[0]
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.960    my_dbounce/CLK
    SLICE_X30Y2          FDRE                                         r  my_dbounce/r_dff1_reg/C





