{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729826199927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729826199936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 20:16:39 2024 " "Processing started: Thu Oct 24 20:16:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729826199936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729826199936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729826199936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729826200160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729826200160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_TB-behavior " "Found design unit 1: Adder_TB-behavior" {  } { { "Simulation/Adder_TB.vhd" "" { Text "C:/Users/jpcar/Documents/ENSC350 Design Project 1/Simulation/Adder_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729826207068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_TB " "Found entity 1: Adder_TB" {  } { { "Simulation/Adder_TB.vhd" "" { Text "C:/Users/jpcar/Documents/ENSC350 Design Project 1/Simulation/Adder_TB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729826207068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729826207068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-ripple " "Found design unit 1: Adder-ripple" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/jpcar/Documents/ENSC350 Design Project 1/SourceCode/Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729826207068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/jpcar/Documents/ENSC350 Design Project 1/SourceCode/Adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729826207068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729826207068 ""}
{ "Error" "EVRFX_VHDL_ERROR_CANT_CONVERT_TYPE" "bit std_logic Adder_TB.vhd(75) " "VHDL Type Conversion error at Adder_TB.vhd(75): cannot convert type \"bit\" to type \"std_logic\"" {  } { { "Simulation/Adder_TB.vhd" "" { Text "C:/Users/jpcar/Documents/ENSC350 Design Project 1/Simulation/Adder_TB.vhd" 75 0 0 } }  } 0 10305 "VHDL Type Conversion error at %3!s!: cannot convert type \"%1!s!\" to type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729826207076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729826207159 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 24 20:16:47 2024 " "Processing ended: Thu Oct 24 20:16:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729826207159 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729826207159 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729826207159 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729826207159 ""}
