==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'matrix_vector_base.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 888.863 ; gain = 795.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 888.863 ; gain = 795.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 888.863 ; gain = 795.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 888.863 ; gain = 795.887
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_loop' (matrix_vector_base.c:7) in function 'matrix_vector' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dot_product_loop' (matrix_vector_base.c:10) in function 'matrix_vector' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'M' (matrix_vector_base.c:4) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'V_In' (matrix_vector_base.c:4) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_vector' (matrix_vector_base.c:4)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 888.863 ; gain = 795.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 888.863 ; gain = 795.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_vector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.75 seconds; current allocated memory: 90.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 90.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/M_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/M_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/M_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/M_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/M_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/M_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/M_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/M_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/V_In_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/V_In_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/V_In_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/V_In_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/V_In_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/V_In_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/V_In_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/V_In_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_vector/V_Out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_vector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 91.393 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 257.73 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 888.863 ; gain = 795.887
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_vector.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_vector.
INFO: [HLS 200-112] Total elapsed time: 14.163 seconds; peak allocated memory: 91.393 MB.
