# ğŸ”§ 8-Bit CMOS-Based Pipelined ALU
## âš™ï¸ Features
### ğŸ§  CMOS Logic Implementation

This project implements an 8-bit Arithmetic Logic Unit (ALU) using custom CMOS logic gates and Verilog HDL, structured with a 4-stage pipelined architecture and a dual-phase clock system.

It is designed for hardware enthusiasts and VLSI learners, providing hands-on experience in digital logic design and transistor-level circuit implementation.

The ALU supports fundamental arithmetic and logical operations while maintaining modularity, pipeline efficiency, and carry/borrow flag tracking.

###âš™ï¸ Features
| ğŸ”¢ Feature        | ğŸ“ Description                                                        |
| ----------------- | --------------------------------------------------------------------- |
| 8 Operations      | ADD, SUB, AND, OR, XOR, NOT A, NOT B, INC A                           |
| â±ï¸ Pipeline       | 4-stage pipelined architecture for overlapped execution               |
| ğŸ”„ Clocking       | Dual-phase clocks (clk1, clk2) for safe timing and no race conditions |
| ğŸ§  CMOS Logic     | Built entirely with NAND, NOR, NOT, XOR gates                         |
| ğŸ—ƒï¸ Register Bank | 16 Ã— 8-bit registers                                                  |
| ğŸ’¾ Memory         | 256 Ã— 8-bit memory cells                                              |
| ğŸš© Flags          | Carry/Borrow tracking for arithmetic operations                       |
| ğŸ§© Modular        | Clean Verilog gate-level design for easy expansion                    |

ğŸ—ï¸ Architecture Overview

The 4-stage pipeline operates as follows:
| ğŸ”¢ Stage                 | ğŸ› ï¸ Function                                     |
| ------------------------ | ------------------------------------------------ |
| 1ï¸âƒ£ Fetch Stage          | Load operands A and B from the register bank     |
| 2ï¸âƒ£ Execute Stage        | Perform the selected ALU operation               |
| 3ï¸âƒ£ Register Write Stage | Write the result to the destination register     |
| 4ï¸âƒ£ Memory Write Stage   | Store result in memory if write-enable is active |

ğŸ› ï¸ Tools Used
| ğŸ§° Tool        | ğŸ“ Purpose                                 |
| -------------- | ------------------------------------------ |
| Verilog HDL    | Design and modeling of digital hardware    |
| Icarus Verilog | Compilation and simulation of Verilog code |
| GTKWave        | Waveform visualization and signal analysis |

ğŸ“¤ Output Signals
| ğŸŸ¢ Signal    | ğŸ“ Description                                            |
| ------------ | --------------------------------------------------------- |
| Zout         | 8-bit result of ALU operation                             |
| Carry/Borrow | 1-bit flag indicating carry-out (ADD/INC) or borrow (SUB) |

ğŸ“‚ File Descriptions
| ğŸ“„ File Name | ğŸ“ Description                                                        |
| ------------ | --------------------------------------------------------------------- |
| ALU.v        | Main Verilog file containing ALU logic, pipeline stages, and datapath |
| ALU_tb.v     | Testbench simulating ALU operations with dual clocks                  |
| ALU.vcd      | Value Change Dump (VCD) file for waveform analysis in GTKWave         |
| result       | Text output file capturing Zout and Carry/Borrow from simulation      |
| README.md    | Project overview, architecture, tool usage, and file documentation    |

âš¡ Simulation and Verification
```
1.Compile the Verilog code using Icarus Verilog
iverilog -o ALU_tb ALU.v ALU_tb.v
2.Run the simulation
vvp ALU_tb
3.View waveforms in GTKWave
4.Check the result file for Zout and Carry/Borrow outputs
```
ğŸ“ Key Notes

âš¡ Pipeline ensures high throughput, but requires dual-phase clocks for proper timing.

ğŸ§  CMOS gate-level design provides a strong foundation for transistor-level digital design.

ğŸ§© Modular structure allows future expansion of operations, register bank, and memory.



