// Seed: 1966966545
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = ~1'd0;
  assign id_2 = 1'b0;
  assign id_2 = id_0;
  type_4(
      1, 1, 1'b0 * 1
  );
endmodule
