
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/design_1_BitShift_0_0.dcp' for cell 'design_1_i/BitShift_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0.dcp' for cell 'design_1_i/BitShift_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0.dcp' for cell 'design_1_i/TwoOneMux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1.dcp' for cell 'design_1_i/TwoOneMux_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0.dcp' for cell 'design_1_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0.dcp' for cell 'design_1_i/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0.dcp' for cell 'design_1_i/cordic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/design_1_div_0_0.dcp' for cell 'design_1_i/div_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/design_1_splitter_0_0.dcp' for cell 'design_1_i/splitter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0.dcp' for cell 'design_1_i/xbip_multadd_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1667.918 ; gain = 0.000 ; free physical = 8958 ; free virtual = 26196
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc:8]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.461 ; gain = 0.000 ; free physical = 8856 ; free virtual = 26093
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1882.273 ; gain = 89.812 ; free physical = 8840 ; free virtual = 26078

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21415fecf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2293.133 ; gain = 410.859 ; free physical = 8440 ; free virtual = 25690

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__0_i_1 into driver instance design_1_i/TwoOneMux_0/inst/val[7]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__0_i_2 into driver instance design_1_i/TwoOneMux_0/inst/val[6]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__0_i_3 into driver instance design_1_i/TwoOneMux_0/inst/val[5]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__0_i_4 into driver instance design_1_i/TwoOneMux_0/inst/val[4]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__1_i_1 into driver instance design_1_i/TwoOneMux_0/inst/val[11]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__1_i_2 into driver instance design_1_i/TwoOneMux_0/inst/val[10]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__1_i_3 into driver instance design_1_i/TwoOneMux_0/inst/val[9]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__1_i_4 into driver instance design_1_i/TwoOneMux_0/inst/val[8]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__2_i_1 into driver instance design_1_i/TwoOneMux_0/inst/val[15]_INST_0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__2_i_2 into driver instance design_1_i/TwoOneMux_0/inst/val[14]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__2_i_3 into driver instance design_1_i/TwoOneMux_0/inst/val[13]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry__2_i_4 into driver instance design_1_i/TwoOneMux_0/inst/val[12]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry_i_1 into driver instance design_1_i/TwoOneMux_0/inst/val[3]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry_i_2 into driver instance design_1_i/TwoOneMux_0/inst/val[2]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_0/inst/shifted2_carry_i_3 into driver instance design_1_i/TwoOneMux_0/inst/val[1]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__0_i_1 into driver instance design_1_i/TwoOneMux_1/inst/val[7]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__0_i_2 into driver instance design_1_i/TwoOneMux_1/inst/val[6]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__0_i_3 into driver instance design_1_i/TwoOneMux_1/inst/val[5]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__0_i_4 into driver instance design_1_i/TwoOneMux_1/inst/val[4]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__1_i_1 into driver instance design_1_i/TwoOneMux_1/inst/val[11]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__1_i_2 into driver instance design_1_i/TwoOneMux_1/inst/val[10]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__1_i_3 into driver instance design_1_i/TwoOneMux_1/inst/val[9]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__1_i_4 into driver instance design_1_i/TwoOneMux_1/inst/val[8]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__2_i_1 into driver instance design_1_i/TwoOneMux_1/inst/val[15]_INST_0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__2_i_2 into driver instance design_1_i/TwoOneMux_1/inst/val[14]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__2_i_3 into driver instance design_1_i/TwoOneMux_1/inst/val[13]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry__2_i_4 into driver instance design_1_i/TwoOneMux_1/inst/val[12]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry_i_1 into driver instance design_1_i/TwoOneMux_1/inst/val[3]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry_i_2 into driver instance design_1_i/TwoOneMux_1/inst/val[2]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/BitShift_1/inst/shifted2_carry_i_3 into driver instance design_1_i/TwoOneMux_1/inst/val[1]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[10].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/phase_slice/phase_plus_atan/inst_i_1__9, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[10].eng/phase_slice/phase_plus_atan/inst_i_1__10, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst_i_1__11, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst_i_1__12, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst_i_1__13, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[15].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/phase_slice/phase_plus_atan/inst_i_1__14, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[15].eng/phase_slice/phase_plus_atan/inst_i_1__15, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/phase_slice/phase_plus_atan/inst_i_1__16, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst_i_1__0, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst_i_1__1, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst_i_1__2, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst_i_1__3, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst_i_1__4, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/phase_plus_atan/inst_i_1__5, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/phase_slice/phase_plus_atan/inst_i_1__6, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/phase_slice/phase_plus_atan/inst_i_1__7, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/phase_slice/phase_plus_atan/inst_i_1__8, which resulted in an inversion of 44 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d97628d0

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2572.953 ; gain = 0.000 ; free physical = 8067 ; free virtual = 25423
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 130 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 223cebcf5

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2572.953 ; gain = 0.000 ; free physical = 8067 ; free virtual = 25423
INFO: [Opt 31-389] Phase Constant propagation created 33 cells and removed 42 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e6ce87ea

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2572.953 ; gain = 0.000 ; free physical = 8067 ; free virtual = 25422
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 62 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 2391 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 21b22e9b3

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2604.969 ; gain = 32.016 ; free physical = 8066 ; free virtual = 25422
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21b22e9b3

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2604.969 ; gain = 32.016 ; free physical = 8066 ; free virtual = 25422
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1833ab07f

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2604.969 ; gain = 32.016 ; free physical = 8066 ; free virtual = 25422
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |             130  |                                              0  |
|  Constant propagation         |              33  |              42  |                                              0  |
|  Sweep                        |               1  |              62  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2604.969 ; gain = 0.000 ; free physical = 8064 ; free virtual = 25421
Ending Logic Optimization Task | Checksum: 166ce7457

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2604.969 ; gain = 32.016 ; free physical = 8064 ; free virtual = 25421

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 166ce7457

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2604.969 ; gain = 0.000 ; free physical = 8064 ; free virtual = 25421

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 166ce7457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.969 ; gain = 0.000 ; free physical = 8064 ; free virtual = 25421

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.969 ; gain = 0.000 ; free physical = 8064 ; free virtual = 25421
Ending Netlist Obfuscation Task | Checksum: 166ce7457

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.969 ; gain = 0.000 ; free physical = 8064 ; free virtual = 25421
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2604.969 ; gain = 812.508 ; free physical = 8064 ; free virtual = 25421
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2612.973 ; gain = 0.000 ; free physical = 8059 ; free virtual = 25417
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8062 ; free virtual = 25366
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c8fdf6fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8062 ; free virtual = 25366
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8062 ; free virtual = 25366

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cdefa775

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8053 ; free virtual = 25357

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 131b9fb96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8049 ; free virtual = 25353

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 131b9fb96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8049 ; free virtual = 25353
Phase 1 Placer Initialization | Checksum: 131b9fb96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8049 ; free virtual = 25353

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11a630710

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8094 ; free virtual = 25394

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cc164782

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8100 ; free virtual = 25400

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cc164782

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2677.004 ; gain = 0.000 ; free physical = 8100 ; free virtual = 25400

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15801d2db

Time (s): cpu = 00:00:20 ; elapsed = 00:00:03 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8174 ; free virtual = 25444

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.031 ; gain = 0.000 ; free physical = 8173 ; free virtual = 25437

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: fe35b14b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8173 ; free virtual = 25437
Phase 2.4 Global Placement Core | Checksum: 1185cd405

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25443
Phase 2 Global Placement | Checksum: 1185cd405

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25443

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: db705e43

Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25443

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104284c80

Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8178 ; free virtual = 25442

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1216ff81d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:04 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8178 ; free virtual = 25442

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 811a4d5a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:04 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8178 ; free virtual = 25442

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: daf32077

Time (s): cpu = 00:00:23 ; elapsed = 00:00:04 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8172 ; free virtual = 25437

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15157440f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8172 ; free virtual = 25437

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1efc196cc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8172 ; free virtual = 25437
Phase 3 Detail Placement | Checksum: 1efc196cc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8172 ; free virtual = 25437

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1929de219

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.624 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14f09df59

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2684.031 ; gain = 0.000 ; free physical = 8179 ; free virtual = 25431
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d14834d3

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2684.031 ; gain = 0.000 ; free physical = 8179 ; free virtual = 25431
Phase 4.1.1.1 BUFG Insertion | Checksum: 1929de219

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.624. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1939ca6be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431
Phase 4.1 Post Commit Optimization | Checksum: 1939ca6be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1939ca6be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1939ca6be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431
Phase 4.3 Placer Reporting | Checksum: 1939ca6be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.031 ; gain = 0.000 ; free physical = 8179 ; free virtual = 25431

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18a3a6210

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431
Ending Placer Task | Checksum: 12a1572c8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8179 ; free virtual = 25431
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.031 ; gain = 7.027 ; free physical = 8189 ; free virtual = 25441
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2686.770 ; gain = 2.738 ; free physical = 8172 ; free virtual = 25430
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2694.773 ; gain = 0.000 ; free physical = 8160 ; free virtual = 25415
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2694.773 ; gain = 0.000 ; free physical = 8156 ; free virtual = 25411
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2694.773 ; gain = 0.000 ; free physical = 8141 ; free virtual = 25395
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2699.645 ; gain = 4.871 ; free physical = 8129 ; free virtual = 25390
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e164801d ConstDB: 0 ShapeSum: 48b0f2ab RouteDB: 0
Post Restoration Checksum: NetGraph: e495fc02 NumContArr: 6694970b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14b2a930d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.391 ; gain = 20.957 ; free physical = 8017 ; free virtual = 25287

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14b2a930d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2794.391 ; gain = 50.957 ; free physical = 7986 ; free virtual = 25256

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14b2a930d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2794.391 ; gain = 50.957 ; free physical = 7986 ; free virtual = 25256
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 161b1095c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2807.391 ; gain = 63.957 ; free physical = 7969 ; free virtual = 25239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.613  | TNS=0.000  | WHS=-0.190 | THS=-18.835|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3496
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3496
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 152dc40b5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 152dc40b5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236
Phase 3 Initial Routing | Checksum: 28302ec3c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.708  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1099bb80b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7967 ; free virtual = 25236

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.708  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: da09fa8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236
Phase 4 Rip-up And Reroute | Checksum: da09fa8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: da09fa8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: da09fa8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236
Phase 5 Delay and Skew Optimization | Checksum: da09fa8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 85778123

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.801  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 85778123

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236
Phase 6 Post Hold Fix | Checksum: 85778123

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7966 ; free virtual = 25236

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.897632 %
  Global Horizontal Routing Utilization  = 0.896018 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 85778123

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7979 ; free virtual = 25238

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 85778123

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.391 ; gain = 67.957 ; free physical = 7947 ; free virtual = 25231

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14e542b5d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2827.398 ; gain = 83.965 ; free physical = 7947 ; free virtual = 25231

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.801  | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14e542b5d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2827.398 ; gain = 83.965 ; free physical = 7949 ; free virtual = 25233
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2827.398 ; gain = 83.965 ; free physical = 7972 ; free virtual = 25256

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2827.398 ; gain = 127.754 ; free physical = 7972 ; free virtual = 25256
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2827.398 ; gain = 0.000 ; free physical = 7963 ; free virtual = 25254
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
158 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 14:44:30 2024...
