#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f9da070baa0 .scope module, "reg_file_tb" "reg_file_tb" 2 5;
 .timescale -12 -12;
v0x7f9da0726b70_0 .var "RADDR0", 4 0;
v0x7f9da0726c00_0 .var "RADDR1", 4 0;
v0x7f9da0726c90_0 .net "RDATA0", 31 0, v0x7f9da0726630_0;  1 drivers
v0x7f9da0726d40_0 .net "RDATA1", 31 0, v0x7f9da0726790_0;  1 drivers
v0x7f9da0726df0_0 .var "WADDR", 4 0;
v0x7f9da0726ec0_0 .var "WDATA", 31 0;
v0x7f9da0726f70_0 .var "WEN", 0 0;
v0x7f9da0727020_0 .var "clk", 0 0;
v0x7f9da07270d0_0 .var "rst", 0 0;
S_0x7f9da07076c0 .scope module, "dut" "reg_file" 2 11, 3 3 0, S_0x7f9da070baa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
v0x7f9da0707910_0 .net "clk", 0 0, v0x7f9da0727020_0;  1 drivers
v0x7f9da0726350_0 .var/i "i", 31 0;
v0x7f9da07263f0_0 .net "rd", 4 0, v0x7f9da0726df0_0;  1 drivers
v0x7f9da07264a0 .array "registers", 31 0, 31 0;
v0x7f9da0726540_0 .net "rs1", 4 0, v0x7f9da0726b70_0;  1 drivers
v0x7f9da0726630_0 .var "rs1_data", 31 0;
v0x7f9da07266e0_0 .net "rs2", 4 0, v0x7f9da0726c00_0;  1 drivers
v0x7f9da0726790_0 .var "rs2_data", 31 0;
v0x7f9da0726840_0 .net "rst", 0 0, v0x7f9da07270d0_0;  1 drivers
v0x7f9da0726950_0 .net "write_data", 31 0, v0x7f9da0726ec0_0;  1 drivers
v0x7f9da07269f0_0 .net "write_enable", 0 0, v0x7f9da0726f70_0;  1 drivers
E_0x7f9da07094a0 .event posedge, v0x7f9da0726840_0, v0x7f9da0707910_0;
    .scope S_0x7f9da07076c0;
T_0 ;
    %wait E_0x7f9da07094a0;
    %load/vec4 v0x7f9da0726840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9da0726630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9da0726790_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9da0726350_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7f9da0726350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f9da0726350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9da07264a0, 0, 4;
    %load/vec4 v0x7f9da0726350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9da0726350_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9da0726540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9da07264a0, 4;
    %assign/vec4 v0x7f9da0726630_0, 0;
    %load/vec4 v0x7f9da07266e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9da07264a0, 4;
    %assign/vec4 v0x7f9da0726790_0, 0;
    %load/vec4 v0x7f9da07269f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x7f9da07263f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7f9da0726950_0;
    %load/vec4 v0x7f9da07263f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9da07264a0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9da070baa0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7f9da0727020_0;
    %inv;
    %store/vec4 v0x7f9da0727020_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9da070baa0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9da0727020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9da0726f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9da07270d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9da07270d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9da0726f70_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f9da0726df0_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x7f9da0726ec0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f9da0726df0_0, 0, 5;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0x7f9da0726ec0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9da0726df0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f9da0726ec0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9da0726f70_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f9da0726b70_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f9da0726c00_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x7f9da0726c90_0;
    %cmpi/ne 2779096485, 0, 32;
    %jmp/1 T_2.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7f9da0726d40_0;
    %cmpi/ne 1515870810, 0, 32;
    %flag_or 6, 8;
T_2.2;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 49 "$display", "Test failed: RDATA0 = %h, RDATA1 = %h", v0x7f9da0726c90_0, v0x7f9da0726d40_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 51 "$display", "Test passed: RDATA0 = %h, RDATA1 = %h", v0x7f9da0726c90_0, v0x7f9da0726d40_0 {0 0 0};
T_2.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9da0726b70_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x7f9da0726c90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.3, 6;
    %vpi_call 2 57 "$display", "Test failed: RDATA0 (register 0) = %h", v0x7f9da0726c90_0 {0 0 0};
    %jmp T_2.4;
T_2.3 ;
    %vpi_call 2 59 "$display", "Test passed: RDATA0 (register 0) = %h", v0x7f9da0726c90_0 {0 0 0};
T_2.4 ;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./sim/reg_file_tb.v";
    "./src/reg_file.v";
