<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_sysctl_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__sysctl__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_sysctl_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_SYSCTL_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_SYSCTL_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t RESOURCE[380];               <span class="comment">/* 0x0 - 0x5EC: Resource control register for cpu0_core */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __R  uint8_t  RESERVED0[528];              <span class="comment">/* 0x5F0 - 0x7FF: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>        __RW uint32_t VALUE;                   <span class="comment">/* 0x800: Group setting */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>        __RW uint32_t SET;                     <span class="comment">/* 0x804: Group setting */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>        __RW uint32_t CLEAR;                   <span class="comment">/* 0x808: Group setting */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x80C: Group setting */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structSYSCTL__Type.html#a666dba0d4665ed7844a6f5276cafea70">   20</a></span>    } GROUP0[4];</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>        __RW uint32_t VALUE;                   <span class="comment">/* 0x840: Group setting */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>        __RW uint32_t SET;                     <span class="comment">/* 0x844: Group setting */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>        __RW uint32_t CLEAR;                   <span class="comment">/* 0x848: Group setting */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x84C: Group setting */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structSYSCTL__Type.html#a7c448a0f733cfd77470cd15389b9f6e4">   26</a></span>    } GROUP1[4];</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __R  uint8_t  RESERVED1[128];              <span class="comment">/* 0x880 - 0x8FF: Reserved */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>        __RW uint32_t VALUE;                   <span class="comment">/* 0x900: Affiliate of Group */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>        __RW uint32_t SET;                     <span class="comment">/* 0x904: Affiliate of Group */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>        __RW uint32_t CLEAR;                   <span class="comment">/* 0x908: Affiliate of Group */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x90C: Affiliate of Group */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structSYSCTL__Type.html#aa9ba766b3ec58e171449286ce5c7c347">   33</a></span>    } AFFILIATE[2];</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>        __RW uint32_t VALUE;                   <span class="comment">/* 0x920: Retention Contol */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>        __RW uint32_t SET;                     <span class="comment">/* 0x924: Retention Contol */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>        __RW uint32_t CLEAR;                   <span class="comment">/* 0x928: Retention Contol */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>        __RW uint32_t TOGGLE;                  <span class="comment">/* 0x92C: Retention Contol */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structSYSCTL__Type.html#a0b36ba011cd573c7248f124fd391b521">   39</a></span>    } RETENTION[2];</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    __R  uint8_t  RESERVED2[1728];             <span class="comment">/* 0x940 - 0xFFF: Reserved */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>        __RW uint32_t STATUS;                  <span class="comment">/* 0x1000: Power Setting */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>        __RW uint32_t LF_WAIT;                 <span class="comment">/* 0x1004: Power Setting */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>        __R  uint8_t  RESERVED0[4];            <span class="comment">/* 0x1008 - 0x100B: Reserved */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>        __RW uint32_t OFF_WAIT;                <span class="comment">/* 0x100C: Power Setting */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structSYSCTL__Type.html#ac75195ca0cf78a10ab15cd531c7821a8">   46</a></span>    } POWER[3];</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    __R  uint8_t  RESERVED3[976];              <span class="comment">/* 0x1030 - 0x13FF: Reserved */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>        __RW uint32_t CONTROL;                 <span class="comment">/* 0x1400: Reset Setting */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>        __RW uint32_t CONFIG;                  <span class="comment">/* 0x1404: Reset Setting */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>        __R  uint8_t  RESERVED0[4];            <span class="comment">/* 0x1408 - 0x140B: Reserved */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>        __RW uint32_t COUNTER;                 <span class="comment">/* 0x140C: Reset Setting */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structSYSCTL__Type.html#a39c1669fedcea3347471ad68efb9b771">   53</a></span>    } RESET[4];</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    __R  uint8_t  RESERVED4[960];              <span class="comment">/* 0x1440 - 0x17FF: Reserved */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    __RW uint32_t CLOCK[73];                   <span class="comment">/* 0x1800 - 0x1920: Clock setting */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    __R  uint8_t  RESERVED5[732];              <span class="comment">/* 0x1924 - 0x1BFF: Reserved */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    __RW uint32_t ADCCLK[4];                   <span class="comment">/* 0x1C00 - 0x1C0C: Clock setting */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    __RW uint32_t I2SCLK[2];                   <span class="comment">/* 0x1C10 - 0x1C14: Clock setting */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    __R  uint8_t  RESERVED6[1000];             <span class="comment">/* 0x1C18 - 0x1FFF: Reserved */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    __RW uint32_t GLOBAL00;                    <span class="comment">/* 0x2000: Clock senario */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    __R  uint8_t  RESERVED7[1020];             <span class="comment">/* 0x2004 - 0x23FF: Reserved */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        __RW uint32_t CONTROL;                 <span class="comment">/* 0x2400: Clock measure and monitor control */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        __R  uint32_t CURRENT;                 <span class="comment">/* 0x2404: Clock measure result */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        __RW uint32_t LOW_LIMIT;               <span class="comment">/* 0x2408: Clock lower limit */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        __RW uint32_t HIGH_LIMIT;              <span class="comment">/* 0x240C: Clock upper limit */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        __R  uint8_t  RESERVED0[16];           <span class="comment">/* 0x2410 - 0x241F: Reserved */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structSYSCTL__Type.html#aa982b48d4e10d979cd37d22101b23c29">   68</a></span>    } MONITOR[4];</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    __R  uint8_t  RESERVED8[896];              <span class="comment">/* 0x2480 - 0x27FF: Reserved */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>        __RW uint32_t LP;                      <span class="comment">/* 0x2800: CPU0 LP control */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        __RW uint32_t LOCK;                    <span class="comment">/* 0x2804: CPU0 Lock GPR */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>        __RW uint32_t GPR[14];                 <span class="comment">/* 0x2808 - 0x283C: CPU0 GPR0 */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>        __R  uint32_t WAKEUP_STATUS[6];        <span class="comment">/* 0x2840 - 0x2854: CPU0 wakeup IRQ status */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>        __R  uint8_t  RESERVED0[40];           <span class="comment">/* 0x2858 - 0x287F: Reserved */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>        __RW uint32_t WAKEUP_ENABLE[6];        <span class="comment">/* 0x2880 - 0x2894: CPU0 wakeup IRQ enable */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>        __R  uint8_t  RESERVED1[872];          <span class="comment">/* 0x2898 - 0x2BFF: Reserved */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structSYSCTL__Type.html#afc90186682efe42fdb3a22c7d00ad2da">   78</a></span>    } CPU[2];</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>} <a class="code hl_struct" href="structSYSCTL__Type.html">SYSCTL_Type</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* Bitfield definition for register array: RESOURCE */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/*</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * GLB_BUSY (RO)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> *</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * global busy</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * 0: no changes pending to any nodes</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * 1: any of nodes is changing status</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab5a94cf0fcadcc8d8b56e52296a6aa17">   90</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_GLB_BUSY_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acda977689813fcc12d5b6b7798d1e1a2">   91</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_GLB_BUSY_SHIFT (31U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acc60f8be4d7d19ec69fe042c433091f9">   92</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_GLB_BUSY_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESOURCE_GLB_BUSY_MASK) &gt;&gt; SYSCTL_RESOURCE_GLB_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/*</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * LOC_BUSY (RO)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> *</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * local busy</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * 0: no change is pending for current node</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * 1: current node is changing status</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a809380fc7203b871fd9d49718e476775">  101</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_LOC_BUSY_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a19a997cb5fd3f816c44a090a5e1f2e7e">  102</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_LOC_BUSY_SHIFT (30U)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3414281b5df7fd1cce2314d7e9ec18a9">  103</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_LOC_BUSY_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESOURCE_LOC_BUSY_MASK) &gt;&gt; SYSCTL_RESOURCE_LOC_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/*</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> *</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * resource work mode</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * 0:auto turn on and off as system required(recommended)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * 1:always on</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * 2:always off</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * 3:reserved</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab0edea1660eed0478db17c906da72a11">  114</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MODE_MASK (0x3U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a461d2cbe9324ba4b42d4e50fd4ec7628">  115</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a775a99826aae067d9ecab28be3bb308b">  116</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RESOURCE_MODE_SHIFT) &amp; SYSCTL_RESOURCE_MODE_MASK)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa8dc6c003707466db32450a33ae65002">  117</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MODE_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESOURCE_MODE_MASK) &gt;&gt; SYSCTL_RESOURCE_MODE_SHIFT)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/* Bitfield definition for register of struct array GROUP0: VALUE */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/*</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> *</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * denpendency on peripherals, index count from resource ahbp(0x400), each bit represents a peripheral</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 0: peripheral is not needed</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * 1: periphera is needed</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad55580b4434f0bda7a1ad269cc14db44">  127</a></span><span class="preprocessor">#define SYSCTL_GROUP0_VALUE_LINK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7e47d4fa603a7798d055c602360ea1d3">  128</a></span><span class="preprocessor">#define SYSCTL_GROUP0_VALUE_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a84f59b677d63e43147cc0b5bb319ccb0">  129</a></span><span class="preprocessor">#define SYSCTL_GROUP0_VALUE_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_GROUP0_VALUE_LINK_SHIFT) &amp; SYSCTL_GROUP0_VALUE_LINK_MASK)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac1eb1300d961ab3305861f2bd558ce38">  130</a></span><span class="preprocessor">#define SYSCTL_GROUP0_VALUE_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_GROUP0_VALUE_LINK_MASK) &gt;&gt; SYSCTL_GROUP0_VALUE_LINK_SHIFT)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Bitfield definition for register of struct array GROUP0: SET */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/*</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> *</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * denpendency on peripherals, index count from resource ahbp(0x400), each bit represents a peripheral</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * 1: add periphera into this group，periphera is needed</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afb9d7ed27e173260cee7799a521b2fa5">  140</a></span><span class="preprocessor">#define SYSCTL_GROUP0_SET_LINK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5e7804009c9931ba1e950f77dcec443e">  141</a></span><span class="preprocessor">#define SYSCTL_GROUP0_SET_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adf7d5ff7903968708ea1e57719f775c4">  142</a></span><span class="preprocessor">#define SYSCTL_GROUP0_SET_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_GROUP0_SET_LINK_SHIFT) &amp; SYSCTL_GROUP0_SET_LINK_MASK)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a548f989cf5db9adf3ca97022bf1da61f">  143</a></span><span class="preprocessor">#define SYSCTL_GROUP0_SET_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_GROUP0_SET_LINK_MASK) &gt;&gt; SYSCTL_GROUP0_SET_LINK_SHIFT)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* Bitfield definition for register of struct array GROUP0: CLEAR */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/*</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> *</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * denpendency on peripherals, index count from resource ahbp(0x400), each bit represents a peripheral</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * 1: delete periphera in this group，periphera is not needed</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6e40f3ab918e8f2a253d0a03fed67cdb">  153</a></span><span class="preprocessor">#define SYSCTL_GROUP0_CLEAR_LINK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a40b74b7dffac93fff98ff193614c26d9">  154</a></span><span class="preprocessor">#define SYSCTL_GROUP0_CLEAR_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a42da7ad9441f165b84dc3003ad66e44b">  155</a></span><span class="preprocessor">#define SYSCTL_GROUP0_CLEAR_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_GROUP0_CLEAR_LINK_SHIFT) &amp; SYSCTL_GROUP0_CLEAR_LINK_MASK)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac66db5ace5c32f57bf5855c8b44a2e2e">  156</a></span><span class="preprocessor">#define SYSCTL_GROUP0_CLEAR_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_GROUP0_CLEAR_LINK_MASK) &gt;&gt; SYSCTL_GROUP0_CLEAR_LINK_SHIFT)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/* Bitfield definition for register of struct array GROUP0: TOGGLE */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/*</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> *</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * denpendency on peripherals, index count from resource ahbp(0x400), each bit represents a peripheral</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * 1: toggle the result that whether periphera is needed before</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae11ec7b980c5c7f7561ebb830873e196">  166</a></span><span class="preprocessor">#define SYSCTL_GROUP0_TOGGLE_LINK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3766810119f8aef817c25ce0159b681a">  167</a></span><span class="preprocessor">#define SYSCTL_GROUP0_TOGGLE_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abe90534276fe6197c3f47b6bc4821efa">  168</a></span><span class="preprocessor">#define SYSCTL_GROUP0_TOGGLE_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_GROUP0_TOGGLE_LINK_SHIFT) &amp; SYSCTL_GROUP0_TOGGLE_LINK_MASK)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab00533015ed481f58b2b0836ee975535">  169</a></span><span class="preprocessor">#define SYSCTL_GROUP0_TOGGLE_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_GROUP0_TOGGLE_LINK_MASK) &gt;&gt; SYSCTL_GROUP0_TOGGLE_LINK_SHIFT)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">/* Bitfield definition for register of struct array GROUP1: VALUE */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/*</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> *</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * denpendency on peripherals, index count from resource ahbp(0x400), each bit represents a peripheral</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * 0: peripheral is not needed</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * 1: periphera is needed</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aaabbedad13303b2baec73555f551b337">  179</a></span><span class="preprocessor">#define SYSCTL_GROUP1_VALUE_LINK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a976ecbefad20f42366081283e79c23ce">  180</a></span><span class="preprocessor">#define SYSCTL_GROUP1_VALUE_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afacecc8a6a1bf133526ceea04a4e836b">  181</a></span><span class="preprocessor">#define SYSCTL_GROUP1_VALUE_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_GROUP1_VALUE_LINK_SHIFT) &amp; SYSCTL_GROUP1_VALUE_LINK_MASK)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aac856b84b106c1ceb15f3e8768a3fccd">  182</a></span><span class="preprocessor">#define SYSCTL_GROUP1_VALUE_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_GROUP1_VALUE_LINK_MASK) &gt;&gt; SYSCTL_GROUP1_VALUE_LINK_SHIFT)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/* Bitfield definition for register of struct array GROUP1: SET */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/*</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> *</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * denpendency on peripherals, index count from resource ahbp(0x400), each bit represents a peripheral</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * 1: add periphera into this group，periphera is needed</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4d0caee63f7f4b7b4d3bad73ca239d22">  192</a></span><span class="preprocessor">#define SYSCTL_GROUP1_SET_LINK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a71a77ee8af55a32d82a15c9fe7098e9c">  193</a></span><span class="preprocessor">#define SYSCTL_GROUP1_SET_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a287fc907218c3adc9b7c7d13195910ce">  194</a></span><span class="preprocessor">#define SYSCTL_GROUP1_SET_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_GROUP1_SET_LINK_SHIFT) &amp; SYSCTL_GROUP1_SET_LINK_MASK)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8e8d16dd21e039f0d774058a70acf04a">  195</a></span><span class="preprocessor">#define SYSCTL_GROUP1_SET_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_GROUP1_SET_LINK_MASK) &gt;&gt; SYSCTL_GROUP1_SET_LINK_SHIFT)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/* Bitfield definition for register of struct array GROUP1: CLEAR */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/*</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> *</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * denpendency on peripherals, index count from resource ahbp(0x400), each bit represents a peripheral</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * 1: delete periphera in this group，periphera is not needed</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9b99244326d8fdc38247e62c6e0a8c04">  205</a></span><span class="preprocessor">#define SYSCTL_GROUP1_CLEAR_LINK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac742aa72abb560a0ce03ca0f8be16cec">  206</a></span><span class="preprocessor">#define SYSCTL_GROUP1_CLEAR_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6380341810c9f0cb04580d44e16781b0">  207</a></span><span class="preprocessor">#define SYSCTL_GROUP1_CLEAR_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_GROUP1_CLEAR_LINK_SHIFT) &amp; SYSCTL_GROUP1_CLEAR_LINK_MASK)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a672b686ac0841044d246716b138e76e3">  208</a></span><span class="preprocessor">#define SYSCTL_GROUP1_CLEAR_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_GROUP1_CLEAR_LINK_MASK) &gt;&gt; SYSCTL_GROUP1_CLEAR_LINK_SHIFT)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/* Bitfield definition for register of struct array GROUP1: TOGGLE */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/*</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> *</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * denpendency on peripherals, index count from resource ahbp(0x400), each bit represents a peripheral</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * 1: toggle the result that whether periphera is needed before</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae8944e03eaa7c9937f8281ae53982601">  218</a></span><span class="preprocessor">#define SYSCTL_GROUP1_TOGGLE_LINK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a77922f46b07e547629da189adf1aa034">  219</a></span><span class="preprocessor">#define SYSCTL_GROUP1_TOGGLE_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aef834bd6d63d840b819cc9f9802ceca6">  220</a></span><span class="preprocessor">#define SYSCTL_GROUP1_TOGGLE_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_GROUP1_TOGGLE_LINK_SHIFT) &amp; SYSCTL_GROUP1_TOGGLE_LINK_MASK)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac1a8c64d988ba97c0665b554bc94876d">  221</a></span><span class="preprocessor">#define SYSCTL_GROUP1_TOGGLE_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_GROUP1_TOGGLE_LINK_MASK) &gt;&gt; SYSCTL_GROUP1_TOGGLE_LINK_SHIFT)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/* Bitfield definition for register of struct array AFFILIATE: VALUE */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/*</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> *</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * Affiliate groups of cpu0, each bit represents a group</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * bit0: cpu0 depends on group0</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * bit1: cpu0 depends on group1</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * bit2: cpu0 depends on group2</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * bit3: cpu0 depends on group3</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0fa1b2f9f65451ac61b325cb16009a9c">  233</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_VALUE_LINK_MASK (0xFU)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a37ee1ad78524e3fbfb633eb1d98a0219">  234</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_VALUE_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a39ce47b7b2c411d20348e53cd271d796">  235</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_VALUE_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_AFFILIATE_VALUE_LINK_SHIFT) &amp; SYSCTL_AFFILIATE_VALUE_LINK_MASK)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8970a6a013cf9ef1c7fe15e50fed5377">  236</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_VALUE_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_AFFILIATE_VALUE_LINK_MASK) &gt;&gt; SYSCTL_AFFILIATE_VALUE_LINK_SHIFT)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/* Bitfield definition for register of struct array AFFILIATE: SET */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/*</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> *</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * Affiliate groups of cpu0，each bit represents a group</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * 1: the group is assigned to CPU0</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa9af85e7a908e525148bb48f97f81e27">  246</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_SET_LINK_MASK (0xFU)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a54220d6ac801e519d3d5811a103dd2a0">  247</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_SET_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a615d32dd0fe12d59bd701313bc8a2c91">  248</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_SET_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_AFFILIATE_SET_LINK_SHIFT) &amp; SYSCTL_AFFILIATE_SET_LINK_MASK)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3e1540f6c2ce7a57ed7ef555989e0910">  249</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_SET_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_AFFILIATE_SET_LINK_MASK) &gt;&gt; SYSCTL_AFFILIATE_SET_LINK_SHIFT)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">/* Bitfield definition for register of struct array AFFILIATE: CLEAR */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/*</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> *</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * Affiliate groups of cpu0, each bit represents a group</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * 1: the group is not assigned to CPU0</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2f029fc7ce335bfcc8fc1cf3d8a94a89">  259</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_CLEAR_LINK_MASK (0xFU)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abd8c64fa972af5c407a5773759383218">  260</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_CLEAR_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5edf2b222bfe9053990485ed41724cb1">  261</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_CLEAR_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_AFFILIATE_CLEAR_LINK_SHIFT) &amp; SYSCTL_AFFILIATE_CLEAR_LINK_MASK)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a18101101eb67687faadf71193d172756">  262</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_CLEAR_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_AFFILIATE_CLEAR_LINK_MASK) &gt;&gt; SYSCTL_AFFILIATE_CLEAR_LINK_SHIFT)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/* Bitfield definition for register of struct array AFFILIATE: TOGGLE */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/*</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> *</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * Affiliate groups of cpu0, each bit represents a group</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * 1: toggle the result that whether the group is assigned to CPU0 before</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a322a272e38108c6bc93fca89771ba1c4">  272</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_TOGGLE_LINK_MASK (0xFU)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4231175033e3715a71725bb4690f1513">  273</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_TOGGLE_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5dd0e999d4704e1f8ef6589fed744066">  274</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_TOGGLE_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_AFFILIATE_TOGGLE_LINK_SHIFT) &amp; SYSCTL_AFFILIATE_TOGGLE_LINK_MASK)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aaca1cb6143df66c6bdc01a755748e441">  275</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_TOGGLE_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_AFFILIATE_TOGGLE_LINK_MASK) &gt;&gt; SYSCTL_AFFILIATE_TOGGLE_LINK_SHIFT)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/* Bitfield definition for register of struct array RETENTION: VALUE */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/*</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> *</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * retention setting while CPU0 enter stop mode, each bit represents a resource</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * bit00: soc_mem is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * bit01: soc_ctx is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * bit02: cpu0_mem is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * bit03: cpu0_ctx is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * bit04: cpu1_mem is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * bit05: cpu1_ctx is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * bit06: otn_mem is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * bit07: otn_ctx is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * bit08: xtal_hold is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * bit09: pll0_hold is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * bit10: pll1_hold is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * bit11: pll2_hold is kept on while cpu0 stop</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a10d9e5540ed2c2dd6552c1993be3b2d6">  295</a></span><span class="preprocessor">#define SYSCTL_RETENTION_VALUE_LINK_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aede1c55bbadab25ca0cad679948ddffa">  296</a></span><span class="preprocessor">#define SYSCTL_RETENTION_VALUE_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a054aa632acdc9c20e907d93b7cdacee5">  297</a></span><span class="preprocessor">#define SYSCTL_RETENTION_VALUE_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RETENTION_VALUE_LINK_SHIFT) &amp; SYSCTL_RETENTION_VALUE_LINK_MASK)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adbaccc6aeaf5ff82ada22463f650b330">  298</a></span><span class="preprocessor">#define SYSCTL_RETENTION_VALUE_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_RETENTION_VALUE_LINK_MASK) &gt;&gt; SYSCTL_RETENTION_VALUE_LINK_SHIFT)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/* Bitfield definition for register of struct array RETENTION: SET */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/*</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> *</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * retention setting while CPU0 enter stop mode, each bit represents a resource</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * 1: keep</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4177f2ba85d3f51c901b54a3611e2125">  308</a></span><span class="preprocessor">#define SYSCTL_RETENTION_SET_LINK_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a048540ce09d56dca79bb7d35b1f5772e">  309</a></span><span class="preprocessor">#define SYSCTL_RETENTION_SET_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2a0448ae3668951ce65ea1b7c16ce759">  310</a></span><span class="preprocessor">#define SYSCTL_RETENTION_SET_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RETENTION_SET_LINK_SHIFT) &amp; SYSCTL_RETENTION_SET_LINK_MASK)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acc292a571f08e0496bcf082728eb13da">  311</a></span><span class="preprocessor">#define SYSCTL_RETENTION_SET_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_RETENTION_SET_LINK_MASK) &gt;&gt; SYSCTL_RETENTION_SET_LINK_SHIFT)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/* Bitfield definition for register of struct array RETENTION: CLEAR */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/*</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> *</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * retention setting while CPU0 enter stop mode, each bit represents a resource</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * 1: no keep</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad441e66e49d610bbb09c6e2ed9f71dff">  321</a></span><span class="preprocessor">#define SYSCTL_RETENTION_CLEAR_LINK_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aaa5a7f1096ea2003d98212995c412e2d">  322</a></span><span class="preprocessor">#define SYSCTL_RETENTION_CLEAR_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6e9242ff597e30cd34159283525ecdf5">  323</a></span><span class="preprocessor">#define SYSCTL_RETENTION_CLEAR_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RETENTION_CLEAR_LINK_SHIFT) &amp; SYSCTL_RETENTION_CLEAR_LINK_MASK)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a90b59afda3b51be4ae99cf1b8440ebad">  324</a></span><span class="preprocessor">#define SYSCTL_RETENTION_CLEAR_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_RETENTION_CLEAR_LINK_MASK) &gt;&gt; SYSCTL_RETENTION_CLEAR_LINK_SHIFT)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/* Bitfield definition for register of struct array RETENTION: TOGGLE */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">/*</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * LINK (RW)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> *</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * retention setting while CPU0 enter stop mode, each bit represents a resource</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * 1: toggle the result that whether the resource is kept on while CPU0 stop before</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a89f19a091aba0db0a3ad46f90968232b">  334</a></span><span class="preprocessor">#define SYSCTL_RETENTION_TOGGLE_LINK_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adb61fb886861ec815f532d88b562d8bd">  335</a></span><span class="preprocessor">#define SYSCTL_RETENTION_TOGGLE_LINK_SHIFT (0U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a148b9f6f0ce416f4cf7be279be8f4321">  336</a></span><span class="preprocessor">#define SYSCTL_RETENTION_TOGGLE_LINK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RETENTION_TOGGLE_LINK_SHIFT) &amp; SYSCTL_RETENTION_TOGGLE_LINK_MASK)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acec35a7040648a1ee5e3f68e4b2c7881">  337</a></span><span class="preprocessor">#define SYSCTL_RETENTION_TOGGLE_LINK_GET(x) (((uint32_t)(x) &amp; SYSCTL_RETENTION_TOGGLE_LINK_MASK) &gt;&gt; SYSCTL_RETENTION_TOGGLE_LINK_SHIFT)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">/* Bitfield definition for register of struct array POWER: STATUS */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * FLAG (RW)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * flag represents power cycle happened from last clear of this bit</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * 0: power domain did not edurance power cycle since last clear of this bit</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * 1: power domain enduranced power cycle since last clear of this bit</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3ac9303b9fd39a73b76148a6cc0ebe60">  347</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_FLAG_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a83d011b04d29328fcf3b4a983bc100d8">  348</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_FLAG_SHIFT (31U)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a72eb27caa7a82c202edd707283301353">  349</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_POWER_STATUS_FLAG_SHIFT) &amp; SYSCTL_POWER_STATUS_FLAG_MASK)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8f275b13b24a507b1f7965f92dba8d1b">  350</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_FLAG_GET(x) (((uint32_t)(x) &amp; SYSCTL_POWER_STATUS_FLAG_MASK) &gt;&gt; SYSCTL_POWER_STATUS_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/*</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * FLAG_WAKE (RW)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> *</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * flag represents wakeup power cycle happened from last clear of this bit</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * 0: power domain did not edurance wakeup power cycle since last clear of this bit</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * 1: power domain enduranced wakeup power cycle since last clear of this bit</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af6a055090fd4420e010257c20ed94f17">  359</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_FLAG_WAKE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a187b0bc92b647368e7c1a811f2dede9c">  360</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_FLAG_WAKE_SHIFT (30U)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9f37f05b1210525d578678ca4a600d70">  361</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_FLAG_WAKE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_POWER_STATUS_FLAG_WAKE_SHIFT) &amp; SYSCTL_POWER_STATUS_FLAG_WAKE_MASK)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8f02959ff462a177ba44d80d591a2e2a">  362</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_FLAG_WAKE_GET(x) (((uint32_t)(x) &amp; SYSCTL_POWER_STATUS_FLAG_WAKE_MASK) &gt;&gt; SYSCTL_POWER_STATUS_FLAG_WAKE_SHIFT)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/*</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * LF_DISABLE (RO)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> *</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * low fanout power switch disable</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * 0: low fanout power switches are turned on</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * 1: low fanout power switches are truned off</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4b6fe75d5f970dd0026bcbcdd44cdc57">  371</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_LF_DISABLE_MASK (0x1000U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9dc8a84f76e3d58be57c69f5897efeff">  372</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_LF_DISABLE_SHIFT (12U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac7a4b878d6264613846a3cdff7d20b0b">  373</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_LF_DISABLE_GET(x) (((uint32_t)(x) &amp; SYSCTL_POWER_STATUS_LF_DISABLE_MASK) &gt;&gt; SYSCTL_POWER_STATUS_LF_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * LF_ACK (RO)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> *</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * low fanout power switch feedback</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * 0: low fanout power switches are turned on</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * 1: low fanout power switches are truned off</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acf7077dc32e39df0d8ec0a04cbb90f31">  382</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_LF_ACK_MASK (0x100U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0dacea86827513f4e2210ae51b7bbe69">  383</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_LF_ACK_SHIFT (8U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af1893c750ecfd31bbfd50963feeba065">  384</a></span><span class="preprocessor">#define SYSCTL_POWER_STATUS_LF_ACK_GET(x) (((uint32_t)(x) &amp; SYSCTL_POWER_STATUS_LF_ACK_MASK) &gt;&gt; SYSCTL_POWER_STATUS_LF_ACK_SHIFT)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">/* Bitfield definition for register of struct array POWER: LF_WAIT */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/*</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * WAIT (RW)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> *</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * wait time for low fan out power switch turn on, default value is 255</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * 0: 0 clock cycle</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * 1: 1 clock cycles</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> * clock cycles count on 24MHz</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a74c0e68d8fe3e13fddfea3385ec8e63e">  396</a></span><span class="preprocessor">#define SYSCTL_POWER_LF_WAIT_WAIT_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a45bb994ec7c6f30fd2c1bf882f91ad53">  397</a></span><span class="preprocessor">#define SYSCTL_POWER_LF_WAIT_WAIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7c0119961695a8d542e984c7650eff22">  398</a></span><span class="preprocessor">#define SYSCTL_POWER_LF_WAIT_WAIT_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_POWER_LF_WAIT_WAIT_SHIFT) &amp; SYSCTL_POWER_LF_WAIT_WAIT_MASK)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a852c4eeb4b5387a36dd41c14b26913f6">  399</a></span><span class="preprocessor">#define SYSCTL_POWER_LF_WAIT_WAIT_GET(x) (((uint32_t)(x) &amp; SYSCTL_POWER_LF_WAIT_WAIT_MASK) &gt;&gt; SYSCTL_POWER_LF_WAIT_WAIT_SHIFT)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">/* Bitfield definition for register of struct array POWER: OFF_WAIT */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/*</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * WAIT (RW)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> *</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * wait time for power switch turn off, default value is 15</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * 0: 0 clock cycle</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * 1: 1 clock cycles</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * clock cycles count on 24MHz</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aba22fb23d92c9183929e9151d906b7e0">  411</a></span><span class="preprocessor">#define SYSCTL_POWER_OFF_WAIT_WAIT_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a718736dd0df299c64788e77e0121a935">  412</a></span><span class="preprocessor">#define SYSCTL_POWER_OFF_WAIT_WAIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a45d4c30228af2e13c5f2984f672696cd">  413</a></span><span class="preprocessor">#define SYSCTL_POWER_OFF_WAIT_WAIT_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_POWER_OFF_WAIT_WAIT_SHIFT) &amp; SYSCTL_POWER_OFF_WAIT_WAIT_MASK)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adb04028e8e97bd03bd765ee851011a9f">  414</a></span><span class="preprocessor">#define SYSCTL_POWER_OFF_WAIT_WAIT_GET(x) (((uint32_t)(x) &amp; SYSCTL_POWER_OFF_WAIT_WAIT_MASK) &gt;&gt; SYSCTL_POWER_OFF_WAIT_WAIT_SHIFT)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">/* Bitfield definition for register of struct array RESET: CONTROL */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">/*</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * FLAG (RW)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> *</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * flag represents reset happened from last clear of this bit</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * 0: domain did not edurance reset cycle since last clear of this bit</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * 1:  domain enduranced reset cycle since last clear of this bit</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5e111a1a1973372ab7e4f69daa119765">  424</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_FLAG_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad6907d773c73d04987950c3be6d194c9">  425</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_FLAG_SHIFT (31U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aef26ced9dfde5b75000bd19409680a07">  426</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RESET_CONTROL_FLAG_SHIFT) &amp; SYSCTL_RESET_CONTROL_FLAG_MASK)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6cadc028c339a3ef7bf2ddba05ca2a7e">  427</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_FLAG_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESET_CONTROL_FLAG_MASK) &gt;&gt; SYSCTL_RESET_CONTROL_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">/*</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> * FLAG_WAKE (RW)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> *</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * flag represents wakeup reset happened from last clear of this bit</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * 0: domain did not edurance wakeup reset cycle since last clear of this bit</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * 1:  domain enduranced wakeup reset cycle since last clear of this bit</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a16f183ac188e4692082ba408afc20447">  436</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_FLAG_WAKE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae7846e4b6033869aa489eb94d657e546">  437</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_FLAG_WAKE_SHIFT (30U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aafcaa0df82e56a87d05674c8d897a957">  438</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_FLAG_WAKE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RESET_CONTROL_FLAG_WAKE_SHIFT) &amp; SYSCTL_RESET_CONTROL_FLAG_WAKE_MASK)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a63ad2e358b2fb8613daa8dcbcbc4eb46">  439</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_FLAG_WAKE_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESET_CONTROL_FLAG_WAKE_MASK) &gt;&gt; SYSCTL_RESET_CONTROL_FLAG_WAKE_SHIFT)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/*</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * HOLD (RW)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> *</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * perform reset and hold in reset, until ths bit cleared by software</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * 0: reset is released for function</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * 1: reset is assert and hold</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad91daaac5ff1605e20ed605d84f52c56">  448</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_HOLD_MASK (0x10U)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3e6fd7c1916d129cf898cd99439efac4">  449</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_HOLD_SHIFT (4U)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a75fca1dd70d9bd8a9a64c5f4ae0edbdb">  450</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_HOLD_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RESET_CONTROL_HOLD_SHIFT) &amp; SYSCTL_RESET_CONTROL_HOLD_MASK)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1278ae1feefab8772f5018f9e88ed55b">  451</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_HOLD_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESET_CONTROL_HOLD_MASK) &gt;&gt; SYSCTL_RESET_CONTROL_HOLD_SHIFT)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/*</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * RESET (RW)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> *</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * perform reset and release imediately</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * 0: reset is released</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * 1 reset is asserted and will release automaticly</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> */</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af9d9f5aaf0d85aef0a1f5ec811f0c064">  460</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_RESET_MASK (0x1U)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa24ac6f9e716c0217722cee41df37ded">  461</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_RESET_SHIFT (0U)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0243ae97edc212c65577b86cb2288e8d">  462</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_RESET_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RESET_CONTROL_RESET_SHIFT) &amp; SYSCTL_RESET_CONTROL_RESET_MASK)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aef609fdbee22cc3860e2df23291841ee">  463</a></span><span class="preprocessor">#define SYSCTL_RESET_CONTROL_RESET_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESET_CONTROL_RESET_MASK) &gt;&gt; SYSCTL_RESET_CONTROL_RESET_SHIFT)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">/* Bitfield definition for register of struct array RESET: CONFIG */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/*</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * PRE_WAIT (RW)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> *</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * wait cycle numbers before assert reset</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * 0: wait 0 cycle</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * 1: wait 1 cycles</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * Note, clock cycle is base on 24M</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acecd12ea9c5dfced26a5b0f9f28e532d">  475</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_PRE_WAIT_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae46c54d88600eda06b6bec2f56429b2e">  476</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_PRE_WAIT_SHIFT (16U)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa3a7d76d60c6fb632088bb7450e28b50">  477</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_PRE_WAIT_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RESET_CONFIG_PRE_WAIT_SHIFT) &amp; SYSCTL_RESET_CONFIG_PRE_WAIT_MASK)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3b1cc9912c8babb3c8bd3c674f68f15a">  478</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_PRE_WAIT_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESET_CONFIG_PRE_WAIT_MASK) &gt;&gt; SYSCTL_RESET_CONFIG_PRE_WAIT_SHIFT)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/*</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * RSTCLK_NUM (RW)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> *</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * reset clock number(must be even number)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * 0: 0 cycle</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * 1: 0 cycles</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * 2: 2 cycles</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * 3: 2 cycles</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * Note, clock cycle is base on 24M</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac049a536e2cdbc616eae38645263dd71">  491</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_RSTCLK_NUM_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad32366fa68c0a77bc8177f2ba5d2fd3c">  492</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_RSTCLK_NUM_SHIFT (8U)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0016864c167c8516330d9f7071573aac">  493</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_RSTCLK_NUM_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RESET_CONFIG_RSTCLK_NUM_SHIFT) &amp; SYSCTL_RESET_CONFIG_RSTCLK_NUM_MASK)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aea75360fa607472c08cc377378a3298f">  494</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_RSTCLK_NUM_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESET_CONFIG_RSTCLK_NUM_MASK) &gt;&gt; SYSCTL_RESET_CONFIG_RSTCLK_NUM_SHIFT)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">/*</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * POST_WAIT (RW)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> *</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * time guard band for  reset release</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * 0: wait 0 cycle</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * 1: wait 1 cycles</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * Note, clock cycle is base on 24M</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a70e18af38608ff7bb258de3b7bc6230f">  505</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_POST_WAIT_MASK (0xFFU)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac572a0497e2e33511d3eaf206269a77c">  506</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_POST_WAIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6fb9c1f7cbdab21e1579af4f4c25af4e">  507</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_POST_WAIT_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RESET_CONFIG_POST_WAIT_SHIFT) &amp; SYSCTL_RESET_CONFIG_POST_WAIT_MASK)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a89b6bcfc4f3a70e917745fd929d53de8">  508</a></span><span class="preprocessor">#define SYSCTL_RESET_CONFIG_POST_WAIT_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESET_CONFIG_POST_WAIT_MASK) &gt;&gt; SYSCTL_RESET_CONFIG_POST_WAIT_SHIFT)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">/* Bitfield definition for register of struct array RESET: COUNTER */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/*</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * COUNTER (RW)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> *</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * self clear trigger counter, reset triggered when counter value is 1, write 0 will cancel reset</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * 0: wait 0 cycle</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> * 1: wait 1 cycles</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * Note, clock cycle is base on 24M</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> */</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a51339ef0c529e36dee59c609ea5da833">  520</a></span><span class="preprocessor">#define SYSCTL_RESET_COUNTER_COUNTER_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a513d88b5af60cb49fabf179dca87ad38">  521</a></span><span class="preprocessor">#define SYSCTL_RESET_COUNTER_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad824ff74f275d1dfb5ff773552766153">  522</a></span><span class="preprocessor">#define SYSCTL_RESET_COUNTER_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_RESET_COUNTER_COUNTER_SHIFT) &amp; SYSCTL_RESET_COUNTER_COUNTER_MASK)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afc02f6820aa42cccce07bdefbdab067d">  523</a></span><span class="preprocessor">#define SYSCTL_RESET_COUNTER_COUNTER_GET(x) (((uint32_t)(x) &amp; SYSCTL_RESET_COUNTER_COUNTER_MASK) &gt;&gt; SYSCTL_RESET_COUNTER_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/* Bitfield definition for register array: CLOCK */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">/*</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * GLB_BUSY (RO)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> *</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * global busy</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * 0: no changes pending to any clock</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * 1: any of nodes is changing status</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a968761a61935c068f6f451936a9390b7">  533</a></span><span class="preprocessor">#define SYSCTL_CLOCK_GLB_BUSY_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6891671b9c65209762bf2c6066c8a56d">  534</a></span><span class="preprocessor">#define SYSCTL_CLOCK_GLB_BUSY_SHIFT (31U)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a339f1b528674cec6ecfbd9ee1030b271">  535</a></span><span class="preprocessor">#define SYSCTL_CLOCK_GLB_BUSY_GET(x) (((uint32_t)(x) &amp; SYSCTL_CLOCK_GLB_BUSY_MASK) &gt;&gt; SYSCTL_CLOCK_GLB_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">/*</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * LOC_BUSY (RO)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> *</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * local busy</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * 0: a change is pending for current node</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * 1: current node is changing status</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a04faa339c54df96deb18cc70bc9fe288">  544</a></span><span class="preprocessor">#define SYSCTL_CLOCK_LOC_BUSY_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab7ff2882603a4fba655810ab1ff7d2f9">  545</a></span><span class="preprocessor">#define SYSCTL_CLOCK_LOC_BUSY_SHIFT (30U)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8fdd390aec8dec16cc7fde83667fd253">  546</a></span><span class="preprocessor">#define SYSCTL_CLOCK_LOC_BUSY_GET(x) (((uint32_t)(x) &amp; SYSCTL_CLOCK_LOC_BUSY_MASK) &gt;&gt; SYSCTL_CLOCK_LOC_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">/*</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * PRESERVE (RW)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> *</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> * preserve function against global select</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * 0: select global clock setting</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> * 1: not select global clock setting</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> */</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a31803f5d3ac7f36948c9f8ea253b8743">  555</a></span><span class="preprocessor">#define SYSCTL_CLOCK_PRESERVE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af2c65513b8d95c39ed55c4e4375d2453">  556</a></span><span class="preprocessor">#define SYSCTL_CLOCK_PRESERVE_SHIFT (28U)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af33654f99f6a3509893a3d1195049009">  557</a></span><span class="preprocessor">#define SYSCTL_CLOCK_PRESERVE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CLOCK_PRESERVE_SHIFT) &amp; SYSCTL_CLOCK_PRESERVE_MASK)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a65c8d189ade007c708deacaa30f6091b">  558</a></span><span class="preprocessor">#define SYSCTL_CLOCK_PRESERVE_GET(x) (((uint32_t)(x) &amp; SYSCTL_CLOCK_PRESERVE_MASK) &gt;&gt; SYSCTL_CLOCK_PRESERVE_SHIFT)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">/*</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> * MUX (RW)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> *</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * current mux in clock component</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> * 0:osc0_clk0</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * 1:pll0_clk0</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * 2:pll0_clk1</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * 3:pll1_clk0</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * 4:pll1_clk1</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * 5:pll1_clk2</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * 6:pll2_clk0</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * 7:pll2_clk1</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a58b2dbbe5d2532053102ef914fc942be">  573</a></span><span class="preprocessor">#define SYSCTL_CLOCK_MUX_MASK (0x700U)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6472227bf32eab74452e1cb0565fe103">  574</a></span><span class="preprocessor">#define SYSCTL_CLOCK_MUX_SHIFT (8U)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a10eece338a659d8cc67fbef2020b7319">  575</a></span><span class="preprocessor">#define SYSCTL_CLOCK_MUX_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CLOCK_MUX_SHIFT) &amp; SYSCTL_CLOCK_MUX_MASK)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a38eaf5608f9b5acb05225ba45f467e90">  576</a></span><span class="preprocessor">#define SYSCTL_CLOCK_MUX_GET(x) (((uint32_t)(x) &amp; SYSCTL_CLOCK_MUX_MASK) &gt;&gt; SYSCTL_CLOCK_MUX_SHIFT)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">/*</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * DIV (RW)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> *</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * clock divider</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * 0: divider by 1</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * 1: divider by 2</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * 2: divider by 3</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * 255: divider by 256</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> */</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac06cf7e0172632489c137436cfca61c4">  588</a></span><span class="preprocessor">#define SYSCTL_CLOCK_DIV_MASK (0xFFU)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0e5a74e1696922d6461f776b7a3c48a3">  589</a></span><span class="preprocessor">#define SYSCTL_CLOCK_DIV_SHIFT (0U)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a23b0fd1e6bbdd12bb4580d29ab28c472">  590</a></span><span class="preprocessor">#define SYSCTL_CLOCK_DIV_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CLOCK_DIV_SHIFT) &amp; SYSCTL_CLOCK_DIV_MASK)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a358b715957d6aaa32ec780b6633d52b5">  591</a></span><span class="preprocessor">#define SYSCTL_CLOCK_DIV_GET(x) (((uint32_t)(x) &amp; SYSCTL_CLOCK_DIV_MASK) &gt;&gt; SYSCTL_CLOCK_DIV_SHIFT)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">/* Bitfield definition for register array: ADCCLK */</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">/*</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * GLB_BUSY (RO)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> *</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * global busy</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> * 0: no changes pending to any clock</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * 1: any of nodes is changing status</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5e96fb01d17d2dd9f2d5cbdf2476eb4e">  601</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_GLB_BUSY_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aff3189e80bd0be4cee6f21ecc0b08bfa">  602</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_GLB_BUSY_SHIFT (31U)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4e1de2f89fed1e361264879c09a9a81b">  603</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_GLB_BUSY_GET(x) (((uint32_t)(x) &amp; SYSCTL_ADCCLK_GLB_BUSY_MASK) &gt;&gt; SYSCTL_ADCCLK_GLB_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">/*</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> * LOC_BUSY (RO)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> *</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * local busy</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * 0: a change is pending for current node</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * 1: current node is changing status</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a39ebe59e6d0fa848dd8b32a9daa50f57">  612</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_LOC_BUSY_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afce5d7ff55d77971e5ad4d577f307074">  613</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_LOC_BUSY_SHIFT (30U)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1852b675bc2ba0cf9c920ee32065204f">  614</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_LOC_BUSY_GET(x) (((uint32_t)(x) &amp; SYSCTL_ADCCLK_LOC_BUSY_MASK) &gt;&gt; SYSCTL_ADCCLK_LOC_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">/*</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> * PRESERVE (RW)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> *</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * preserve function against global select</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> * 0: select global clock setting</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * 1: not select global clock setting</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3ea3fd559bc94a72b806f1f92d7c3ee5">  623</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_PRESERVE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af3e7084b60c4a08f32f569305af4a70e">  624</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_PRESERVE_SHIFT (28U)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aafa93c1d9174c3f6f0e3a4e4e6fbd4e7">  625</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_PRESERVE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_ADCCLK_PRESERVE_SHIFT) &amp; SYSCTL_ADCCLK_PRESERVE_MASK)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac1453cb44aeffd70ac7e065b0b8d0f2c">  626</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_PRESERVE_GET(x) (((uint32_t)(x) &amp; SYSCTL_ADCCLK_PRESERVE_MASK) &gt;&gt; SYSCTL_ADCCLK_PRESERVE_SHIFT)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/*</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * MUX (RW)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> *</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * current mux</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * 0: ana clock N</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> * 1: ahb0 clock</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2ccd2c36058c222d3588d1c8071885e0">  635</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_MUX_MASK (0x100U)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afc1baa370c85d838b685d39a4b5d4d0c">  636</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_MUX_SHIFT (8U)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acba0bf094928dd148b8b7dddbedcd36d">  637</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_MUX_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_ADCCLK_MUX_SHIFT) &amp; SYSCTL_ADCCLK_MUX_MASK)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aea018617c092116e735aecb10b693c45">  638</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_MUX_GET(x) (((uint32_t)(x) &amp; SYSCTL_ADCCLK_MUX_MASK) &gt;&gt; SYSCTL_ADCCLK_MUX_SHIFT)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/* Bitfield definition for register array: I2SCLK */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">/*</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * GLB_BUSY (RO)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> *</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> * global busy</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> * 0: no changes pending to any clock</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> * 1: any of nodes is changing status</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> */</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa3a049b59255056d73861cdb2aeffbea">  648</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_GLB_BUSY_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a44c0d829fb1283192e0b7015111e6c4d">  649</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_GLB_BUSY_SHIFT (31U)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4c49ca0ac0e0531af75ecf638b9022ac">  650</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_GLB_BUSY_GET(x) (((uint32_t)(x) &amp; SYSCTL_I2SCLK_GLB_BUSY_MASK) &gt;&gt; SYSCTL_I2SCLK_GLB_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">/*</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> * LOC_BUSY (RO)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> *</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * local busy</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * 0: a change is pending for current node</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * 1: current node is changing status</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> */</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adccaf990f717b9cd839529a986b49b00">  659</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_LOC_BUSY_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aca5026cf07e83b36cfb67742d88cd420">  660</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_LOC_BUSY_SHIFT (30U)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a975b0e0d2454fe80092d460e255ee4e5">  661</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_LOC_BUSY_GET(x) (((uint32_t)(x) &amp; SYSCTL_I2SCLK_LOC_BUSY_MASK) &gt;&gt; SYSCTL_I2SCLK_LOC_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">/*</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> * PRESERVE (RW)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> *</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * preserve function against global select</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * 0: select global clock setting</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * 1: not select global clock setting</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a94b367a840a388fcc36a38804d31ffc5">  670</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_PRESERVE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8e078ea1f9a7c76e83ad77a7b6c80e24">  671</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_PRESERVE_SHIFT (28U)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1f1f01ad53168920164508c7fa1fe0a3">  672</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_PRESERVE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_I2SCLK_PRESERVE_SHIFT) &amp; SYSCTL_I2SCLK_PRESERVE_MASK)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6a468c591e85af270216bb6c2fc752f6">  673</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_PRESERVE_GET(x) (((uint32_t)(x) &amp; SYSCTL_I2SCLK_PRESERVE_MASK) &gt;&gt; SYSCTL_I2SCLK_PRESERVE_SHIFT)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">/*</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * MUX (RW)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> *</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * current mux</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * 0: aud clock N</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * 1: aud clock 0 for others , aud clock 1 for i2s0</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aefcfe161d4f8216f87af7fdb764db128">  682</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_MUX_MASK (0x100U)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1fb1a6058c30eb46bff0e7ccf3dd39cf">  683</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_MUX_SHIFT (8U)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afc67594602a506a3f0ee3ed3ed897495">  684</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_MUX_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_I2SCLK_MUX_SHIFT) &amp; SYSCTL_I2SCLK_MUX_MASK)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0cefa4e31cf7ab56ef98aa57323b7ab7">  685</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_MUX_GET(x) (((uint32_t)(x) &amp; SYSCTL_I2SCLK_MUX_MASK) &gt;&gt; SYSCTL_I2SCLK_MUX_SHIFT)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/* Bitfield definition for register: GLOBAL00 */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/*</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * MUX (RW)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> *</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * global clock override request</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * bit0: override to preset0</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * bit1: override to preset1</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * bit2: override to preset2</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * bit3: override to preset3</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * bit4: override to preset4</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * bit5: override to preset5</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * bit6: override to preset6</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> * bit7: override to preset7</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af99fb18e9f0c25cf5c800132664a55c0">  701</a></span><span class="preprocessor">#define SYSCTL_GLOBAL00_MUX_MASK (0xFFU)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0dd703dd55cbc9755789632fdd54a483">  702</a></span><span class="preprocessor">#define SYSCTL_GLOBAL00_MUX_SHIFT (0U)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2508ef5ad38c1dc931ecfa8044dbd947">  703</a></span><span class="preprocessor">#define SYSCTL_GLOBAL00_MUX_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_GLOBAL00_MUX_SHIFT) &amp; SYSCTL_GLOBAL00_MUX_MASK)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8f2b8faf2bd3227267a2074e8d1ccc1f">  704</a></span><span class="preprocessor">#define SYSCTL_GLOBAL00_MUX_GET(x) (((uint32_t)(x) &amp; SYSCTL_GLOBAL00_MUX_MASK) &gt;&gt; SYSCTL_GLOBAL00_MUX_SHIFT)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">/* Bitfield definition for register of struct array MONITOR: CONTROL */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">/*</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * VALID (RW)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> *</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> * result is ready for read</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> * 0: not ready</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> * 1: result is ready</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4e3fce41a9d03a9f7175f9b3f2a622df">  714</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_VALID_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a51549816194e0248c8a389df19efc8e0">  715</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_VALID_SHIFT (31U)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a86bb2a6ea44ec671653b597d82819f6d">  716</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_VALID_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_VALID_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_VALID_MASK)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a93f3c8545d09844e048c4d22acf79d0e">  717</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_VALID_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_VALID_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_VALID_SHIFT)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">/*</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * DIV_BUSY (RO)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> *</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * divider is applying new setting</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa0def26e3d7d547a6e1a9b15576411f9">  724</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_DIV_BUSY_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0d565c17628e5b794675ad9eb0f676de">  725</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_DIV_BUSY_SHIFT (27U)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac6a02de5270cec651cccb0987c0374a2">  726</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_DIV_BUSY_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_DIV_BUSY_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_DIV_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">/*</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> * OUTEN (RW)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> *</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * enable clock output</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae02ec12e4227bc50ab0df03b8a40ab6f">  733</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_OUTEN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1921f21263ed72263e7e8ef0b55c292c">  734</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_OUTEN_SHIFT (24U)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac4372ff77950d4271dbc92004bfaf269">  735</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_OUTEN_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_OUTEN_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_OUTEN_MASK)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac099887529e3b2c51235225be2cf7251">  736</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_OUTEN_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_OUTEN_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_OUTEN_SHIFT)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/*</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * DIV (RW)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> *</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * output divider</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a29bdba41c797d71c3be57134995deb43">  743</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_DIV_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7fe7f8853106d9704f11065e702253ae">  744</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_DIV_SHIFT (16U)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa693af01ef93898fd2f17ae1ff217459">  745</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_DIV_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_DIV_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_DIV_MASK)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aeffd3f256600a3ce46e85c13708454c6">  746</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_DIV_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_DIV_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_DIV_SHIFT)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/*</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> * HIGH (RW)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> *</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> * clock frequency higher than upper limit</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a599780bb2bc9330e987aa16d7b7590e4">  753</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_HIGH_MASK (0x8000U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9f9e4a0a495d0bb71f6fb70285104864">  754</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_HIGH_SHIFT (15U)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8569d7408bc98445e248eb5d5eac5fdf">  755</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_HIGH_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_HIGH_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_HIGH_MASK)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae4859bc4f556a23d007842a2790b8720">  756</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_HIGH_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_HIGH_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_HIGH_SHIFT)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">/*</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> * LOW (RW)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> *</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * clock frequency lower than lower limit</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6a5e6273a88a5e4e4e63abb428e2c23c">  763</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_LOW_MASK (0x4000U)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa5ec958e39001a99d2adf6fa614aa616">  764</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_LOW_SHIFT (14U)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af857abd075cd94397894130c095fb4bc">  765</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_LOW_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_LOW_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_LOW_MASK)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab844e1dd94dbfec178c1d3dfad1d797e">  766</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_LOW_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_LOW_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_LOW_SHIFT)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/*</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> * START (RW)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> *</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * start measurement</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> */</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac4c416f2539da4a574dccaf9d666e530">  773</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_START_MASK (0x1000U)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abec802abf575fa62910347ae0cdf34d1">  774</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_START_SHIFT (12U)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a54beee90be54e1aecbad0faa6d095d7a">  775</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_START_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_START_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_START_MASK)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a25946565e529688581541fecf53b05dc">  776</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_START_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_START_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_START_SHIFT)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">/*</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> *</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> * work mode,</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> * 0: register value will be compared to measurement</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * 1: upper and lower value will be recordered in register</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4cf9cd9da5c54f9d163724ba34f1ebe2">  785</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_MODE_MASK (0x400U)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a39cc216bdd3575ed60675ed27d399592">  786</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_MODE_SHIFT (10U)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a817324b2bc17cf8cac90e189df7240a8">  787</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_MODE_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_MODE_MASK)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5498401e615ef7b67558c4383d2793c7">  788</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_MODE_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_MODE_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_MODE_SHIFT)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/*</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * ACCURACY (RW)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> *</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> * measurement accuracy,</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * 0: resolution is 1kHz</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * 1: resolution is 1Hz</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3fb38c008484919df1b188d89bebe1c8">  797</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_ACCURACY_MASK (0x200U)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a214a1e03fb16ae8d3566cb4f9adbf385">  798</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_ACCURACY_SHIFT (9U)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9a1d95a1b983abf1c5fb00ca02412e3e">  799</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_ACCURACY_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_ACCURACY_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_ACCURACY_MASK)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0c6261df349beef52db7dc15d7760a7e">  800</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_ACCURACY_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_ACCURACY_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_ACCURACY_SHIFT)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">/*</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * REFERENCE (RW)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> *</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> * refrence clock selection,</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> * 0: 32k</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * 1: 24M</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> */</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7c23d8c322e0fb5cfa73b4d7734d0cd3">  809</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_REFERENCE_MASK (0x100U)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aff1c19882d88e893d77b37b8bada223f">  810</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_REFERENCE_SHIFT (8U)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af7671a901b50fa4034a80e93d61bffd7">  811</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_REFERENCE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_REFERENCE_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_REFERENCE_MASK)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1374b16b57678fef16978cd851e488b9">  812</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_REFERENCE_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_REFERENCE_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_REFERENCE_SHIFT)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">/*</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * SELECTION (RW)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> *</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * clock measurement selection</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> */</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a20cabae471bd68f2a5d75d5268fa31e1">  819</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_SELECTION_MASK (0xFFU)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9b1b931f747c47215bc6d4bda9627d64">  820</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_SELECTION_SHIFT (0U)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af6e63b862e473df9f36e709919c27b47">  821</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_SELECTION_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_CONTROL_SELECTION_SHIFT) &amp; SYSCTL_MONITOR_CONTROL_SELECTION_MASK)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adda7b40f9d8f1d2f42a6985b08963e52">  822</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CONTROL_SELECTION_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CONTROL_SELECTION_MASK) &gt;&gt; SYSCTL_MONITOR_CONTROL_SELECTION_SHIFT)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">/* Bitfield definition for register of struct array MONITOR: CURRENT */</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">/*</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * FREQUENCY (RO)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> *</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * self updating measure result</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> */</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1825d1d5acfad0a62a155a38800f0ccb">  830</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CURRENT_FREQUENCY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3334c8e50bf279f4d9322fcc3b7193f9">  831</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CURRENT_FREQUENCY_SHIFT (0U)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae839d0521eec9e8cb5282c229e17e2f4">  832</a></span><span class="preprocessor">#define SYSCTL_MONITOR_CURRENT_FREQUENCY_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_CURRENT_FREQUENCY_MASK) &gt;&gt; SYSCTL_MONITOR_CURRENT_FREQUENCY_SHIFT)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">/* Bitfield definition for register of struct array MONITOR: LOW_LIMIT */</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">/*</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> * FREQUENCY (RW)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> *</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * lower frequency</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a81c229c4e8c388b658c338d007b690d4">  840</a></span><span class="preprocessor">#define SYSCTL_MONITOR_LOW_LIMIT_FREQUENCY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3d33f102b6dfbf636046f31a263ed029">  841</a></span><span class="preprocessor">#define SYSCTL_MONITOR_LOW_LIMIT_FREQUENCY_SHIFT (0U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa4177e7f349751ae1d4ab744957ace1d">  842</a></span><span class="preprocessor">#define SYSCTL_MONITOR_LOW_LIMIT_FREQUENCY_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_LOW_LIMIT_FREQUENCY_SHIFT) &amp; SYSCTL_MONITOR_LOW_LIMIT_FREQUENCY_MASK)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8cd73fa268913282bfa361e49f933dd7">  843</a></span><span class="preprocessor">#define SYSCTL_MONITOR_LOW_LIMIT_FREQUENCY_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_LOW_LIMIT_FREQUENCY_MASK) &gt;&gt; SYSCTL_MONITOR_LOW_LIMIT_FREQUENCY_SHIFT)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">/* Bitfield definition for register of struct array MONITOR: HIGH_LIMIT */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">/*</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> * FREQUENCY (RW)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> *</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> * upper frequency</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> */</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5843fbc5601feeede94d483b2e6af090">  851</a></span><span class="preprocessor">#define SYSCTL_MONITOR_HIGH_LIMIT_FREQUENCY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a479293e9d9f47976010f27acba51d349">  852</a></span><span class="preprocessor">#define SYSCTL_MONITOR_HIGH_LIMIT_FREQUENCY_SHIFT (0U)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1bb3ab0eef1b4fffecbd758f54dfcadb">  853</a></span><span class="preprocessor">#define SYSCTL_MONITOR_HIGH_LIMIT_FREQUENCY_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_MONITOR_HIGH_LIMIT_FREQUENCY_SHIFT) &amp; SYSCTL_MONITOR_HIGH_LIMIT_FREQUENCY_MASK)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8be727f450546ae3bf79deb36f3283a4">  854</a></span><span class="preprocessor">#define SYSCTL_MONITOR_HIGH_LIMIT_FREQUENCY_GET(x) (((uint32_t)(x) &amp; SYSCTL_MONITOR_HIGH_LIMIT_FREQUENCY_MASK) &gt;&gt; SYSCTL_MONITOR_HIGH_LIMIT_FREQUENCY_SHIFT)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">/* Bitfield definition for register of struct array CPU: LP */</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">/*</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> * WAKE_CNT (RW)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> *</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> * CPU0 wake up counter, counter satuated at 255, write 0x00 to clear</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> */</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1c0614f8c138fa19b1af5a4229ed728a">  862</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_CNT_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a95ef54e0069133dedade6644842a17f1">  863</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_CNT_SHIFT (24U)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aac646d8e81b0e73717c555b7c91e819f">  864</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_CNT_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_LP_WAKE_CNT_SHIFT) &amp; SYSCTL_CPU_LP_WAKE_CNT_MASK)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a904d1c0cd44e056b8d1cea7fa14866e1">  865</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_CNT_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LP_WAKE_CNT_MASK) &gt;&gt; SYSCTL_CPU_LP_WAKE_CNT_SHIFT)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">/*</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> * HALT (RW)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> *</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> * halt request for CPU0,</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * 0: CPU0 will start to execute after reset or receive wakeup request</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * 1: CPU0 will not start after reset, or wakeup after WFI</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> */</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6e324995c8cac4c5a7a6e2f91c01d90b">  874</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_HALT_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a881d3095f18ac93f37772cf29599ba05">  875</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_HALT_SHIFT (16U)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab8b5c839ff9cb22d1784e70369d5ead2">  876</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_HALT_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_LP_HALT_SHIFT) &amp; SYSCTL_CPU_LP_HALT_MASK)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abb33560a5f9c21ce3415bfe30d174ec9">  877</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_HALT_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LP_HALT_MASK) &gt;&gt; SYSCTL_CPU_LP_HALT_SHIFT)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">/*</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> * WAKE (RO)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> *</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * CPU0 is waking up</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * 0: CPU0 wake up not asserted</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * 1: CPU0 wake up asserted</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> */</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a89de3e7973f48991c276eaa56b6250a1">  886</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_MASK (0x2000U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a902ee4daf6f9a72d7e141ec5a55b6a01">  887</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_SHIFT (13U)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6ec738a30c2520fe972fa9426c1c78c4">  888</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LP_WAKE_MASK) &gt;&gt; SYSCTL_CPU_LP_WAKE_SHIFT)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">/*</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> * EXEC (RO)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> *</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * CPU0 is executing</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * 0: CPU0 is not executing</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * 1: CPU0 is executing</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> */</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0a4d4b82855441b0b35650faaf6bcb0d">  897</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_EXEC_MASK (0x1000U)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a255402da31147510c70f2800d2a3ff06">  898</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_EXEC_SHIFT (12U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ade41cd30a70bf523310248b5fb33fa03">  899</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_EXEC_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LP_EXEC_MASK) &gt;&gt; SYSCTL_CPU_LP_EXEC_SHIFT)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">/*</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * WAKE_FLAG (RW)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> *</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> * CPU0 wakeup flag, indicate a wakeup event got active, write 1 to clear this bit</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * 0: CPU0 wakeup not happened</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> * 1: CPU0 wake up happened</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> */</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acf950c014160fb2bbe6b76e683f300c1">  908</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_FLAG_MASK (0x400U)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a02eb0352331940ef242da58e89d92031">  909</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_FLAG_SHIFT (10U)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abd00e1ddf844d0cf78f4a268c5cbe6ad">  910</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_LP_WAKE_FLAG_SHIFT) &amp; SYSCTL_CPU_LP_WAKE_FLAG_MASK)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7f57612b1a0841302e07f83ccbe2a77a">  911</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_WAKE_FLAG_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LP_WAKE_FLAG_MASK) &gt;&gt; SYSCTL_CPU_LP_WAKE_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">/*</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * SLEEP_FLAG (RW)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> *</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * CPU0 sleep flag, indicate a sleep event got active, write 1 to clear this bit</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> * 0: CPU0 sleep not happened</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> * 1: CPU0 sleep happened</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afffb08fa8679d60f8cdfc0762b60f0be">  920</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_SLEEP_FLAG_MASK (0x200U)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4d304531b8ba52d3761a9977b110b8af">  921</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_SLEEP_FLAG_SHIFT (9U)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0f32e056d590532cec14001783e127a7">  922</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_SLEEP_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_LP_SLEEP_FLAG_SHIFT) &amp; SYSCTL_CPU_LP_SLEEP_FLAG_MASK)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9f6bd667efa88bbf6fb1e980d4fe61f6">  923</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_SLEEP_FLAG_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LP_SLEEP_FLAG_MASK) &gt;&gt; SYSCTL_CPU_LP_SLEEP_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">/*</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> * RESET_FLAG (RW)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> *</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> * CPU0 reset flag, indicate a reset event got active, write 1 to clear this bit</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> * 0: CPU0 reset not happened</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> * 1: CPU0 reset happened</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> */</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4a9f68ecbeeb26127cddc3684e07e9e3">  932</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_RESET_FLAG_MASK (0x100U)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5341e2fb2637292fe9889b6457feb03e">  933</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_RESET_FLAG_SHIFT (8U)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9d86e62a1f87f767312a3727c39fe265">  934</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_RESET_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_LP_RESET_FLAG_SHIFT) &amp; SYSCTL_CPU_LP_RESET_FLAG_MASK)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae2225481bb08752b9466818007c9bf20">  935</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_RESET_FLAG_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LP_RESET_FLAG_MASK) &gt;&gt; SYSCTL_CPU_LP_RESET_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">/*</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> *</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> * Low power mode, system behavior after WFI</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> * 00: CPU clock stop after WFI</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> * 01: System enter low power mode after WFI</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> * 10: Keep running after WFI</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> * 11: reserved</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> */</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a326a134ab6b19fa5e20e781c897b1a47">  946</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_MODE_MASK (0x3U)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7505db7e175a911c9d78494275696f01">  947</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abb1c2a54ffab1022cc7d8a5427c084b3">  948</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_LP_MODE_SHIFT) &amp; SYSCTL_CPU_LP_MODE_MASK)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4027d24ef25e5ed0b60518c33fa60be7">  949</a></span><span class="preprocessor">#define SYSCTL_CPU_LP_MODE_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LP_MODE_MASK) &gt;&gt; SYSCTL_CPU_LP_MODE_SHIFT)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">/* Bitfield definition for register of struct array CPU: LOCK */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">/*</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> * GPR (RW)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> *</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> * Lock bit for CPU_DATA0 to CPU_DATA13, once set, this bit will not clear untile next reset</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"> */</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adda5f3c99a08ae8976019761abd77101">  957</a></span><span class="preprocessor">#define SYSCTL_CPU_LOCK_GPR_MASK (0xFFFCU)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab53a0a386cda099dfe8c7023278ccec0">  958</a></span><span class="preprocessor">#define SYSCTL_CPU_LOCK_GPR_SHIFT (2U)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a15e97bf021533c99964ce793622565af">  959</a></span><span class="preprocessor">#define SYSCTL_CPU_LOCK_GPR_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_LOCK_GPR_SHIFT) &amp; SYSCTL_CPU_LOCK_GPR_MASK)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a95575df2b29b622832a55c2040479094">  960</a></span><span class="preprocessor">#define SYSCTL_CPU_LOCK_GPR_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LOCK_GPR_MASK) &gt;&gt; SYSCTL_CPU_LOCK_GPR_SHIFT)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">/*</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * LOCK (RW)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> *</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> * Lock bit for CPU_LOCK</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> */</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7d797f9cfd482913937af97db1f32369">  967</a></span><span class="preprocessor">#define SYSCTL_CPU_LOCK_LOCK_MASK (0x2U)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8391863ef5e871b50140d4d7dac25060">  968</a></span><span class="preprocessor">#define SYSCTL_CPU_LOCK_LOCK_SHIFT (1U)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abf5f4a91fa9080cc0b9fdea9bae1e602">  969</a></span><span class="preprocessor">#define SYSCTL_CPU_LOCK_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_LOCK_LOCK_SHIFT) &amp; SYSCTL_CPU_LOCK_LOCK_MASK)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae69515b0e7a7cd8d79410d63cd56cdf1">  970</a></span><span class="preprocessor">#define SYSCTL_CPU_LOCK_LOCK_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_LOCK_LOCK_MASK) &gt;&gt; SYSCTL_CPU_LOCK_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/* Bitfield definition for register of struct array CPU: GPR0 */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">/*</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * GPR (RW)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> *</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> * register for software to handle resume, can save resume address or status</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> */</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a72e20c33f8768e119acb02c30725af19">  978</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aaaf3757dba063f5ca7c2ab8cc2cc0c0c">  979</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR_SHIFT (0U)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acdcdcf2faec9278672c48be287f7f77c">  980</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_GPR_GPR_SHIFT) &amp; SYSCTL_CPU_GPR_GPR_MASK)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8b87907d1fc0dde5649a0a0affdf8ccc">  981</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_GPR_GPR_MASK) &gt;&gt; SYSCTL_CPU_GPR_GPR_SHIFT)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">/* Bitfield definition for register of struct array CPU: STATUS0 */</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">/*</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> * STATUS (RO)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> *</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> * IRQ values</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> */</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af19cf3cebbc637e2fab12fde96c91466">  989</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_STATUS_STATUS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa446157443807ce6da88e41a88af560b">  990</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_STATUS_STATUS_SHIFT (0U)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9d4eb1e6fdbca31e986ed7745ab2e340">  991</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_STATUS_STATUS_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_WAKEUP_STATUS_STATUS_MASK) &gt;&gt; SYSCTL_CPU_WAKEUP_STATUS_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">/* Bitfield definition for register of struct array CPU: ENABLE0 */</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">/*</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> *</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"> * IRQ wakeup enable</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> */</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aaebb9499d9b2c2117e4a1d8635dc8796">  999</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7d4089ac1063ee7719cc309bfeea9c9f"> 1000</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1004591548ceeb7f4f9f336a3c9a5245"> 1001</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SYSCTL_CPU_WAKEUP_ENABLE_ENABLE_SHIFT) &amp; SYSCTL_CPU_WAKEUP_ENABLE_ENABLE_MASK)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae64584777246302c7c768b61bdcc7af4"> 1002</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE_GET(x) (((uint32_t)(x) &amp; SYSCTL_CPU_WAKEUP_ENABLE_ENABLE_MASK) &gt;&gt; SYSCTL_CPU_WAKEUP_ENABLE_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">/* RESOURCE register group index macro definition */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a78c7be0ea3b9465da8155e34f1c99b9c"> 1007</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CPU0 (0UL)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#affab7d1865fe050787801605ef4958f8"> 1008</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CPX0 (1UL)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3f638a2087452cfa100599eaa6b07f1c"> 1009</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CPU1 (8UL)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a22115126ecb5961ea1cb4ed3d0eae7ed"> 1010</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CPX1 (9UL)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac0857b259f3cbd19b35d8a27821db4ba"> 1011</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_POW_CPU0 (21UL)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0c1f8abb91e94fa6104b8e6b386b383a"> 1012</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_POW_CPU1 (22UL)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad0922565ec936bba4871089d896c45a6"> 1013</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_POW_OTN (23UL)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa964b9662a8379a4b93cc4e563cd6115"> 1014</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_RST_SOC (24UL)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aaa562f381c505e530a63195fac144d82"> 1015</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_RST_CPU0 (25UL)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9738795ec41e746ffa2ccf566ce62709"> 1016</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_RST_CPU1 (26UL)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a62b8784b176c24e4d176901b27e4e26f"> 1017</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_RST_OTN (27UL)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa071696d9c08d01c6cf63a19feecccd0"> 1018</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_XTAL (32UL)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa9811546781e879c67c96366dfc24477"> 1019</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_PLL0 (33UL)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aaf5c1f4de12ac6418b6e413679569059"> 1020</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_CLK0_PLL0 (34UL)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7bf873cbb3a6e3b00d57f6c41ef798a1"> 1021</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_CLK1_PLL0 (35UL)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a579b3867419f23e778713700819ea132"> 1022</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_PLL1 (36UL)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a19458bed937b0141f6036a45a0e9fa3f"> 1023</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_CLK0_PLL1 (37UL)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afd61175c630ef347134ee22350422d39"> 1024</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_CLK1_PLL1 (38UL)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a88b87c1df7f784d309d18485ab5b1021"> 1025</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_CLK2_PLL1 (39UL)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac84c1448969d8603d757c4d4beaa9663"> 1026</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_PLL2 (40UL)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af95708aa5ecb9a4e9147b83128548bfb"> 1027</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_CLK0_PLL2 (41UL)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8f2fd99f4ccd3118b5054ae815a02a16"> 1028</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_CLK1_PLL2 (42UL)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a791ca20f8d4706b168b78824ad578e5d"> 1029</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_PLL0_REF (43UL)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad395011d9839cf1fa4f1e74b5084a842"> 1030</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_PLL1_REF (44UL)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af88fbeeef7480cf61e01f31dec024978"> 1031</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_SRC_PLL2_REF (45UL)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a753b3e29bc629b6178ee88dd4e55a4ac"> 1032</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CPU0 (64UL)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abba8007e271bba37563e3694d80ce1c2"> 1033</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_MCT0 (65UL)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5ced8f3d55d056f41e4e636752257208"> 1034</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CPU1 (66UL)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a88401cad1e8b734b1f56162abb401680"> 1035</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_MCT1 (67UL)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac8741f667cf9981b44c46bfac80b1561"> 1036</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_AHB0 (68UL)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a762a3767622f80d4f5d637bc1ce866f6"> 1037</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_AXIF (69UL)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a00d994b3b413ea41ea4f00b64802412c"> 1038</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_AXIS (70UL)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4bf450b09e8e1fb54ba9caa9de7e94d4"> 1039</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_AXIC (71UL)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abebc59c7637b7d068663cc3019f0f45b"> 1040</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_AXIN (72UL)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6544e660e075f10609fb92edb48dfcff"> 1041</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TMR0 (73UL)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0c358d084026ef54882945bb2ea83df0"> 1042</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TMR1 (74UL)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3e2326ebc65b8a23000e921f56050dcf"> 1043</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TMR2 (75UL)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a12c90d8c2c919f569c22ce09f1cc4bc5"> 1044</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TMR3 (76UL)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7522473b628cf17fbe5c59e7683e1128"> 1045</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TMR4 (77UL)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afd39fc4f2b60bf29b2c9279841a673c7"> 1046</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TMR5 (78UL)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a778abbc832c56203888421ac77f35657"> 1047</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TMR6 (79UL)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1b5e3ade670a98902e1f3cb2ce4f8017"> 1048</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TMR7 (80UL)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a379fe5474f42f07e6137e9cd0be2f5a8"> 1049</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2C0 (81UL)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af4e774ab8ffd3e4fa232dd364ddeb4b1"> 1050</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2C1 (82UL)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aff6630b621587200c6c70a446e191870"> 1051</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2C2 (83UL)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3d6987a26b2de2b5f2c5d4a82f9f8f2b"> 1052</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2C3 (84UL)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ace7496560eb01fe8ddb19682fea5a47e"> 1053</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2C4 (85UL)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0731984a08db629845e1ba7d758e8c3b"> 1054</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2C5 (86UL)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1ae6334f0ca98c3030346ef02c4afb2e"> 1055</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2C6 (87UL)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a77703139261300b9dd54ca5f6626bcff"> 1056</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2C7 (88UL)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aba5efe1ca5059717ad8830df06893f2b"> 1057</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_SPI0 (89UL)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a60ec70541befeae8e8cb2009ed5c0ecd"> 1058</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_SPI1 (90UL)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adefb5c593c5316737e0569f850bf0eec"> 1059</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_SPI2 (91UL)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a03a266b7cb53560f82727d4639603396"> 1060</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_SPI3 (92UL)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a61e10d121555f1297333ce1fb6c563a5"> 1061</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_SPI4 (93UL)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a984d27d01f6f937aa1363ddd0bc00e11"> 1062</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_SPI5 (94UL)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8aa08dac5c7dec0c1850299be6378794"> 1063</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_SPI6 (95UL)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1cd1bd781ffc185b9ce2d3ed3f45982a"> 1064</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_SPI7 (96UL)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a697aa1273965f3757dc46e908a84b9e4"> 1065</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT0 (97UL)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3d8fa792c5d7a0d139835cf6132ae8f0"> 1066</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT1 (98UL)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa0d1067d711ef01d705816b5543a941d"> 1067</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT2 (99UL)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5293edc6e889a3885adbe1a7fc367ea5"> 1068</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT3 (100UL)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a483a850002510f78cd15d1a73f6bf465"> 1069</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT4 (101UL)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a225a3f8fbf3c9efab66a52f160906c3e"> 1070</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT5 (102UL)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afd8fb82a7953e4a669e38be989dd54a5"> 1071</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT6 (103UL)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a35205fd9958a9178696c3bc0d98908f8"> 1072</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT7 (104UL)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9c34e23e538dd194f425f309a45ad215"> 1073</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT8 (105UL)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a032c784cdb62ef07c147e442c8cf02a5"> 1074</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT9 (106UL)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab6e226a92052b5db19ece7ff5760029d"> 1075</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT10 (107UL)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acedc98528b88bff4267911d933b9c571"> 1076</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT11 (108UL)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af08be28e9ebe2b223254729187dc1c2e"> 1077</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT12 (109UL)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa6707d09adc7661069cc8e0221e135aa"> 1078</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT13 (110UL)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0aeeabe85f8bd743277d0c1b7c983732"> 1079</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT14 (111UL)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a100283667da3ac4b6841895bc020be71"> 1080</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_URT15 (112UL)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7f1fedbbc67ee9d772c1e56eedb62fdc"> 1081</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_ANA0 (113UL)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8eda965ae8d6972a0df64cecb3a9385a"> 1082</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_ANA1 (114UL)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a58f33ecd978747a133d9bda339da9968"> 1083</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_ANA2 (115UL)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac726e6f985a4016950f192de3d8e9411"> 1084</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_ANA3 (116UL)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6be4851436fc183586c8d216547cdb7f"> 1085</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_AUD0 (117UL)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af7f324b09c2f340c0d499a7eb37dfd04"> 1086</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_AUD1 (118UL)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a978d1cb5876aa6fa8acc4b9bc1c50b03"> 1087</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CAN0 (119UL)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5a54510f5a98b9f97b5ee32a6ce923b1"> 1088</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CAN1 (120UL)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abb11d0f5f30fb27f1afd0e7771dd6816"> 1089</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CAN2 (121UL)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a558b5a4f16b0de457b104a3e850166d1"> 1090</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CAN3 (122UL)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa4d9b103a93b4d8da3a0100e399df4a3"> 1091</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CAN4 (123UL)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afce98a12eff15fdece2e2f48003b6465"> 1092</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CAN5 (124UL)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a34cec7bed01ce4e53278f75276b81f08"> 1093</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CAN6 (125UL)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a020dd44c638456bc8828063eeada74a9"> 1094</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_CAN7 (126UL)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4d535beef47d274913655c69103a2c47"> 1095</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_XPI0 (127UL)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1b4615ea372b632eb76f8c4ce3d3001a"> 1096</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_FEMC (128UL)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acee603a048e248fe2a8dc17378e9e6f0"> 1097</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_ETH0 (129UL)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a221704fb1eaca0c2d9041a818e614406"> 1098</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_PTP0 (130UL)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6c62a1251ce34a40eb913a7b29eb65e9"> 1099</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_REF0 (131UL)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae28b67075ea239472d44f2e8fdf9fda0"> 1100</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_REF1 (132UL)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac247268a5eb453fd3ae3a86b0a54091d"> 1101</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_NTM0 (133UL)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa19daf486d5d9adebde9e95750e56345"> 1102</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TSW1 (134UL)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6eb2c018b7a7e9412306ac97d239f2a3"> 1103</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TSW2 (135UL)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad7fe474182366887f4426ecb5d6a637b"> 1104</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_TSW3 (136UL)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abd46bfa7d82ee3229e46ca2693e18130"> 1105</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_ADC0 (137UL)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac1945ada8c7c89ebc94dfbebb40d6a0f"> 1106</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_ADC1 (138UL)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a80a6283ac72d620728a161907a505149"> 1107</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_ADC2 (139UL)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aac944c837e7c6576f466cd1a213f52bc"> 1108</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_ADC3 (140UL)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afc982e1bf5a064611aa30ac39a12ea85"> 1109</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2S0 (141UL)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6ac2fb6f6166473604f30a9e1c695e0e"> 1110</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLK_TOP_I2S1 (142UL)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1fb05ee01138a4219a7483f4137f888f"> 1111</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_AHBP (256UL)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3fb3d4972b9e86d04f4696ba0b75e14c"> 1112</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_AXIS (257UL)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab437854ec4ab543390afd242b3826984"> 1113</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_AXIC (258UL)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a182f86c223f72ba5a41ee01bf544707e"> 1114</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_AXIN (259UL)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac0e3e57c3235951441dbc2299dfbe353"> 1115</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_ROM0 (260UL)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adbdd925da8630f14cb2dde466e3e5eb5"> 1116</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_LMM0 (261UL)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aba0a7ec1848ad5c710fe7bca3d20cb32"> 1117</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MCT0 (262UL)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa813fe81e5a401b4d5c94e6669e55a9b"> 1118</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_LMM1 (263UL)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6cdd57dec1f2693d700cfa7c12434598"> 1119</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MCT1 (264UL)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa537680132034dfa19ecfe6aec7f952c"> 1120</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TMR0 (265UL)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6a18469f21592287937fbd57b318c62d"> 1121</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TMR1 (266UL)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac51a26b72c8538f348f1355bf1f03f57"> 1122</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TMR2 (267UL)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8431cde9c00ffb5d209035460f9e97ad"> 1123</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TMR3 (268UL)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5bcc87d3e55e62aef27b1700d8d86974"> 1124</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TMR4 (269UL)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a078de1378dd0211749220345a2af17c6"> 1125</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TMR5 (270UL)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7105b1e1b9b3ea276bddee9c08308cb8"> 1126</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TMR6 (271UL)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2cf0d5cf00aa4611f57170b2455035d0"> 1127</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TMR7 (272UL)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a31e03ba214fa826fdd08ca4309cf8fd2"> 1128</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2C0 (273UL)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a815b3a592fbde20df1e22c2ebafb4f13"> 1129</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2C1 (274UL)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6cd3795431d546e36e9a622469e5061d"> 1130</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2C2 (275UL)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4aec3415e23dd478046cdf041a8e1183"> 1131</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2C3 (276UL)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3c4e284623ce80789d28c4843857bc79"> 1132</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2C4 (277UL)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5654b67048df301a62d4d66b5ec5b467"> 1133</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2C5 (278UL)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afda4b07f9ffe5d6ad476c7e82ba9d3aa"> 1134</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2C6 (279UL)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab1f0d5b35755fbecd619db3577ebb3bf"> 1135</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2C7 (280UL)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5190853306d16db2e76a9a25f5cf5b73"> 1136</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SPI0 (281UL)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3c4ffec92a057f0f0d094c54d9f4f43f"> 1137</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SPI1 (282UL)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6e42e5f9d86e734a4789c6c33ef1b486"> 1138</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SPI2 (283UL)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2c1b807d228dbc8bfd357e9190fd9291"> 1139</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SPI3 (284UL)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac1cf14f0703646e2e2f407eb5623d31c"> 1140</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SPI4 (285UL)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9ff83da8ce24edf86741005c10f1e849"> 1141</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SPI5 (286UL)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a160814eade08659387db63e67ff6a2f0"> 1142</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SPI6 (287UL)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a92ff3876df5b852f3748c52dbee5b2b9"> 1143</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SPI7 (288UL)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a345d5cce91701016b6e12a1c109b2969"> 1144</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT0 (289UL)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7ee8c48b9ced85ffb64661e519fba935"> 1145</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT1 (290UL)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aed41f9fc491d4eccfd83861e86da4ac8"> 1146</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT2 (291UL)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aad21bf9cc0f737db96bb29f3ab24dc0b"> 1147</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT3 (292UL)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4a980c1ac4b57ea7fbd5bf545c9600fa"> 1148</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT4 (293UL)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4361b676f21027c9d5dd6392ebf08243"> 1149</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT5 (294UL)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8831b9f1e48f9773d652960110c930f7"> 1150</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT6 (295UL)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4c0848579ae696c2a24a81d6b83c9e9d"> 1151</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT7 (296UL)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a30b925a49b92c8d1676bafbd63d749c9"> 1152</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT8 (297UL)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ace26c561289f5be442add2a17d4f3ddf"> 1153</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT9 (298UL)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abb8c2f9e5eb6e38744cae24b4b0110ae"> 1154</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT10 (299UL)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad558d5ea1068685bf1aac7c72889c6cd"> 1155</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT11 (300UL)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a903d75ce6a82d3f8c2a2d4ca55e8c48d"> 1156</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT12 (301UL)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a601304da50d120a424c2f46491cee182"> 1157</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT13 (302UL)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad7c7e18984eddec59746b42437a27a48"> 1158</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT14 (303UL)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab2889f14fd0d0eceea97f61662ce9bff"> 1159</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_URT15 (304UL)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad71141d88c32acd31162278f13024bf6"> 1160</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CRC0 (305UL)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a64d4aa392788f427b8def9e5f2c65c27"> 1161</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TSNS (306UL)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab3dcfc41b999ab806fb22b4d61176958"> 1162</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_WDG0 (307UL)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adc6fb99bfc65382c1e8db7a95c910c73"> 1163</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_WDG1 (308UL)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7e3e75b67fb36cb902b87a270ee4c9bd"> 1164</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_WDG2 (309UL)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0be8394c1f2b7bf2d5a4e5104d05f5c3"> 1165</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_WDG3 (310UL)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae510a24713255b9e510e5b800155674d"> 1166</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MBX0 (311UL)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0951b438d01fccb9e987e092a34b5261"> 1167</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MBX1 (312UL)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4b97e7f0e0f8658189ab559b7eb42a38"> 1168</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_GPIO (313UL)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a639f53bda381281e93c9f0a1bf766874"> 1169</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_PPI0 (314UL)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2cd00f08ccac17ee2e87b73fe3678a47"> 1170</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_HDMA (315UL)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abb329900be40eab41cadb00e946b3919"> 1171</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_LOBS (316UL)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abfce89f11b2935bc441b943d87b24acd"> 1172</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_ADC0 (317UL)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aaa7df77cb2c123dda5fe6d076a2447cc"> 1173</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_ADC1 (318UL)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adba10c66f33f08c974442247bbf6d64f"> 1174</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_ADC2 (319UL)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afa723e3f62d0a632fa86bd173bbdd71b"> 1175</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_ADC3 (320UL)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a85d37e80227b0efbf3762ab7f1990466"> 1176</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CMP0 (321UL)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2a27d13d56d6e246fb60634e54fe0214"> 1177</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CMP1 (322UL)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3622ecfe35525a34afae7136c0fff549"> 1178</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CMP2 (323UL)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae33b25e523fec6c8b4f820a7c1a901c8"> 1179</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CMP3 (324UL)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0d4a61087b75821206afbac5a249ee63"> 1180</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2S0 (325UL)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a448fd3c2ceeda98fd1c3414e30b54195"> 1181</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_I2S1 (326UL)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a64bff76aa3c4f358d76ba673d4c5f695"> 1182</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_PDM0 (327UL)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a77a7c5ed827fa90b15ed979b5e2370c9"> 1183</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLSD (328UL)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af4f97f6ec9ddb682afb294cf7cb475eb"> 1184</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CAN0 (329UL)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1280863d830d8f668b5a5cbceea7e181"> 1185</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CAN1 (330UL)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab6fb9d81190b7ec6b81fa243b1360866"> 1186</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CAN2 (331UL)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a64d6dff56072afe5e3e6c00bde5a87b5"> 1187</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CAN3 (332UL)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adcbc53e75748f5426afcb159142328cc"> 1188</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CAN4 (333UL)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8725fe664b68de00657a6ae1708a57fb"> 1189</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CAN5 (334UL)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a07b102468ee701453304f2637ae7929b"> 1190</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CAN6 (335UL)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1804b4511e5ccc0e8316d4ccd890c9d2"> 1191</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CAN7 (336UL)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa034dfd3ef8492c83701eb5d82fab434"> 1192</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_PTPC (337UL)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac735f486e2702e33e52f35833381de64"> 1193</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_QEI0 (338UL)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa3aad37a4d3e2747d5061126d126421c"> 1194</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_QEI1 (339UL)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a28cbeb3266b70bb5138aa256b3c5438b"> 1195</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_QEI2 (340UL)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a362871a347a2846f988dd8eb27273936"> 1196</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_QEI3 (341UL)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1a5e0d80651fff73adaa0e552aa1a43c"> 1197</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_QEO0 (342UL)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a73d3500ce44ebdc97e434898cf235ed8"> 1198</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_QEO1 (343UL)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac020787505230971f47ac9cdbf34c27b"> 1199</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_QEO2 (344UL)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2c9c26d792e5495ec3e6131b02de069f"> 1200</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_QEO3 (345UL)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0ed3b838ed047db8f93c27bd61eb25d2"> 1201</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_PWM0 (346UL)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abe413fa3827809df7e7e923793ced78c"> 1202</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_PWM1 (347UL)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a30353c118bb7636c21e697fb063f94d7"> 1203</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_PWM2 (348UL)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a184ac47829c3dc37e326836a43a5a9d2"> 1204</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_PWM3 (349UL)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9129f70f11d3f626d34656412b89cf5c"> 1205</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_RDC0 (350UL)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4c3903fb54f40ea05702924124bda253"> 1206</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_RDC1 (351UL)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1dfbff5f0b52222ea76c4d9d76549384"> 1207</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SDM0 (352UL)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a62f5b422fa1d312f0f34cf6fa10081ef"> 1208</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SDM1 (353UL)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8d4c178157790fa3d1192e1a8cbaa2db"> 1209</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_PLB0 (354UL)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a19fc74d68896e0bb03680a3595e18560"> 1210</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SEI0 (355UL)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a68695d56393c6c7377b3f868601bd8ad"> 1211</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MTG0 (356UL)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad8e9df00b85413769b20fdda61aba068"> 1212</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_MTG1 (357UL)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9fbce779c4a256fedff852aa15753e5f"> 1213</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_VSC0 (358UL)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab5b9f826d7933c667ad71b04ccb18ced"> 1214</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_VSC1 (359UL)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a290418b2d65617288ec8d2bc4da9cd6c"> 1215</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLC0 (360UL)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5d8411e23d1b1ad52ee066621c946848"> 1216</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_CLC1 (361UL)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3bfc00030c3f57a29dd5d30990a205cd"> 1217</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_EMDS (362UL)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1a059f2fda5ee5ad23009aa28aa9ffc6"> 1218</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_RNG0 (363UL)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae014ea54536dc47810d37bb35407916a"> 1219</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_SDP0 (364UL)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a47c49c931d7b36de69c7fcf3d4fc6ef4"> 1220</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_PKA0 (365UL)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a66eefa90b0230f9f87e37f711f74662d"> 1221</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_KMAN (366UL)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac8888958e0a64465afb471f07f32783d"> 1222</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_XPI0 (367UL)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acff2e70c2df148d1284ac4f4ac983237"> 1223</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_FEMC (368UL)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#accd9c7c20159ee928836166e497f9481"> 1224</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_RAM0 (369UL)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac3bd858305efcbfdd9c0c04a2f829b61"> 1225</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_RAM1 (370UL)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1a0777b91d7b25c87d65d40467ae697d"> 1226</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_XDMA (371UL)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad48618fb09c30b7a974f590ad6d7cfa5"> 1227</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_FFA0 (372UL)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac5df182358c84e6e793378c6e2a270d5"> 1228</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_ETH0 (373UL)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a50f1933968c7634a84ac259271f28541"> 1229</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_USB0 (374UL)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a38e18847578f594725714dd72ccab8d2"> 1230</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_NTM0 (375UL)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#acc207fadd0e123ddf899db9b89e018fa"> 1231</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_REF0 (376UL)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae484d6c29ba59a0c5afd4613f3cff9e8"> 1232</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_REF1 (377UL)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9446a2636787d90d3816bc264dc1371b"> 1233</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_TSW0 (378UL)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2b80f36fda59a453a5c5ee2df1e3c782"> 1234</a></span><span class="preprocessor">#define SYSCTL_RESOURCE_ESC0 (379UL)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">/* GROUP0 register group index macro definition */</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab247f7c3ce057f95bfb67bb922bc87ae"> 1237</a></span><span class="preprocessor">#define SYSCTL_GROUP0_LINK0 (0UL)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5e9fcbc60934e59f056537ac02ee4fe3"> 1238</a></span><span class="preprocessor">#define SYSCTL_GROUP0_LINK1 (1UL)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1a1a16f954a8809ac21272e0f23c0e6b"> 1239</a></span><span class="preprocessor">#define SYSCTL_GROUP0_LINK2 (2UL)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a381c0b5d16442c0ba3a37c9912346a02"> 1240</a></span><span class="preprocessor">#define SYSCTL_GROUP0_LINK3 (3UL)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">/* GROUP1 register group index macro definition */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0249fc0aa3a3cbba7d371f2ddba1242f"> 1243</a></span><span class="preprocessor">#define SYSCTL_GROUP1_LINK0 (0UL)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad9490111d93658c454237e09f5a51f0d"> 1244</a></span><span class="preprocessor">#define SYSCTL_GROUP1_LINK1 (1UL)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afb3a845a0616506b174b6d92f4af9749"> 1245</a></span><span class="preprocessor">#define SYSCTL_GROUP1_LINK2 (2UL)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9dade0f9bdb8036bec0e556f9f57003e"> 1246</a></span><span class="preprocessor">#define SYSCTL_GROUP1_LINK3 (3UL)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">/* AFFILIATE register group index macro definition */</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af99ba737b91b03f4442f64bb4662bf41"> 1249</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_CPU0 (0UL)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a18689e822ec5da5d2663c610d390bf9a"> 1250</a></span><span class="preprocessor">#define SYSCTL_AFFILIATE_CPU1 (1UL)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span> </div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">/* RETENTION register group index macro definition */</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aab2b2b0153c62dd7c3c0cc66d177de40"> 1253</a></span><span class="preprocessor">#define SYSCTL_RETENTION_CPU0 (0UL)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab539e640b9aa49b4e42e5023adf883e4"> 1254</a></span><span class="preprocessor">#define SYSCTL_RETENTION_CPU1 (1UL)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">/* POWER register group index macro definition */</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a11a8d9aab09da42f4a6d538326f8cf47"> 1257</a></span><span class="preprocessor">#define SYSCTL_POWER_CPU0 (0UL)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5a962179697817350aad5f6ff23e08b7"> 1258</a></span><span class="preprocessor">#define SYSCTL_POWER_CPU1 (1UL)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7368136031351bc5aa513d9fb51d7e15"> 1259</a></span><span class="preprocessor">#define SYSCTL_POWER_OTN (2UL)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">/* RESET register group index macro definition */</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aca96d032c0f3b09ddffd7d756f966574"> 1262</a></span><span class="preprocessor">#define SYSCTL_RESET_SOC (0UL)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a73f221fd652cbf4ee4d7fb42519a7def"> 1263</a></span><span class="preprocessor">#define SYSCTL_RESET_CPU0 (1UL)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aaa707c489518b527ebe835f12c748a0e"> 1264</a></span><span class="preprocessor">#define SYSCTL_RESET_CPU1 (2UL)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9c3ee69b675e0818c0248bcecb82f9da"> 1265</a></span><span class="preprocessor">#define SYSCTL_RESET_OTN (3UL)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment">/* CLOCK register group index macro definition */</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abeb33842ee93729a7d92b232d9ccd6db"> 1268</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CPU0 (0UL)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aefb161bd73e8f93dc77766873f234282"> 1269</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_MCT0 (1UL)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5f0416809d3e9eb907d102659524869d"> 1270</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CPU1 (2UL)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a07229a358a01ddfd5be503f9304cf121"> 1271</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_MCT1 (3UL)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad0b88672fe77310d9672c9e8d6f46287"> 1272</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_AHB0 (4UL)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af7fed900efa934e2e5b7b733d5eabfa3"> 1273</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_AXIF (5UL)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6af24113ec6d93b047a290bde12434bd"> 1274</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_AXIS (6UL)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa799a5ef8ebe0e024a35d33574be6cb6"> 1275</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_AXIC (7UL)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a47b81f4886718cba68fdac8703e99182"> 1276</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_AXIN (8UL)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a64797606368829e00cd921635c009da1"> 1277</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TMR0 (9UL)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a772d14d69c6c94abe98700c8afb572b7"> 1278</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TMR1 (10UL)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a266b62907eb5f60feaf6cf9bd275f44e"> 1279</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TMR2 (11UL)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3fd612bcdf43e58c291e07963b99f163"> 1280</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TMR3 (12UL)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae150498f244ee1effda2b80db367214f"> 1281</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TMR4 (13UL)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a79536980410aef207f1d3f9e79459943"> 1282</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TMR5 (14UL)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a511028f76048f2409b95b8052987fd74"> 1283</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TMR6 (15UL)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac50ead9aebb335e9e85803cf6fcd9a33"> 1284</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TMR7 (16UL)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0a1a47c43bd8f90760ee4771225d8ea1"> 1285</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_I2C0 (17UL)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9c067e92835071798ba52cc81d51a33f"> 1286</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_I2C1 (18UL)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5ef0ba708775850a55e02422e058eb75"> 1287</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_I2C2 (19UL)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3e83ccec46483cad29caa725311c9f52"> 1288</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_I2C3 (20UL)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a218b865dba81cc3d10110c7c7b20153b"> 1289</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_I2C4 (21UL)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a21634e7068121f5bdd6d0a60be1474fd"> 1290</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_I2C5 (22UL)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a7fa09323a64dfa0b3847ce82bf2c75cd"> 1291</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_I2C6 (23UL)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8cc566ad6bc2998a15f71798c5240ebe"> 1292</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_I2C7 (24UL)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a006194839d79327fd7e75679a6719df0"> 1293</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_SPI0 (25UL)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2b231fb65fea00081e4601afe254a443"> 1294</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_SPI1 (26UL)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a827e3588c6b05d995b3b6d4de0ffc21d"> 1295</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_SPI2 (27UL)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a400dd3c4253964f79e0f8788df517293"> 1296</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_SPI3 (28UL)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1106210cd0c06afed6dade1fcc41ee07"> 1297</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_SPI4 (29UL)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afac7927f7198c04619b3a04db05c90d3"> 1298</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_SPI5 (30UL)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae070419f05763f62fcf46da2ea990c9a"> 1299</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_SPI6 (31UL)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a18630d62eda7fd88b66fa8e75d5fed9a"> 1300</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_SPI7 (32UL)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5ddf85829d56fd114ab37e8155d85479"> 1301</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT0 (33UL)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a68906d94f7fe7b9f601e951edabceda8"> 1302</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT1 (34UL)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a373c2c487dbc5b0e58a8acb5e43a3aab"> 1303</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT2 (35UL)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abf83bb3773a7769eb894a8278c9022fc"> 1304</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT3 (36UL)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a762477a1d5a2006f6868ffbda49556dc"> 1305</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT4 (37UL)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a20194f6c095596771ed96fb6b4b91579"> 1306</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT5 (38UL)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a107fd3eeb000d834b916ae5a6c8536c7"> 1307</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT6 (39UL)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6f5098d6b6561156599b911819781123"> 1308</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT7 (40UL)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af014222880429ff6c3c2111ef0d53598"> 1309</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT8 (41UL)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af313204f2f5d177008cd44c06aab9587"> 1310</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT9 (42UL)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4bb03a9c691a7661e6ac88d8cf9e1b2c"> 1311</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT10 (43UL)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a36b84caf80586e56734c472b89197d38"> 1312</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT11 (44UL)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad3bdf5068d6f5e8ef767c81aa0746a2e"> 1313</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT12 (45UL)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a27f4cf201dfb6a7a589ff23c6e7a07af"> 1314</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT13 (46UL)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1c903395999b2c918d49db7a505f3820"> 1315</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT14 (47UL)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab32ade473ad9823c5e361eaef9b39f09"> 1316</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_URT15 (48UL)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ac702e16a5c4c52db0a3a3f56e60cf73e"> 1317</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_ANA0 (49UL)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a319c8bdd8187da78994da03475bfca51"> 1318</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_ANA1 (50UL)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af523d0a8808b35a3ae04fcf9f18ab34e"> 1319</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_ANA2 (51UL)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3392d33b4d460079316d1f237c47b253"> 1320</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_ANA3 (52UL)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a3eac79f90f2423ff5b7fa91fb32052b0"> 1321</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_AUD0 (53UL)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1b5e3c86f987bfba3d231502de03986e"> 1322</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_AUD1 (54UL)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4da33eb3020d667b2a1f0e4741943558"> 1323</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CAN0 (55UL)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad0f7f41733611cda6725159fed083572"> 1324</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CAN1 (56UL)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a43a6b360a333594741912589badcc6e6"> 1325</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CAN2 (57UL)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9d856eb7302e96d27f097015ea1734aa"> 1326</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CAN3 (58UL)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a908f0184b5a15436227d5c4f6269274e"> 1327</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CAN4 (59UL)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab3ddf55d3d94fb15a6c61b5f0c0da656"> 1328</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CAN5 (60UL)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2e2cca6fb084f47c274bf02b0e5b9fe6"> 1329</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CAN6 (61UL)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a13c8394f07d11293f4fe71972beaa8c2"> 1330</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_CAN7 (62UL)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a0b612bfdbd0747a21ee88da9b76cbeb3"> 1331</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_XPI0 (63UL)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae821d97b64d262ff269d94bfb0bf9036"> 1332</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_FEMC (64UL)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af20f112c5594861ad2792f820d2b224c"> 1333</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_ETH0 (65UL)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a32f2e6005e77f24fcaa2b215ad67ebed"> 1334</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_PTP0 (66UL)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab51e581472abc39a128bcff8b3df3efe"> 1335</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_NTM0 (67UL)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a55b241b9a28c37edc4f2bce07c7626e3"> 1336</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_REF0 (68UL)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5eb977791380b42bcacee277d12593d4"> 1337</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_REF1 (69UL)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a822fd0ad20f8707b6228699d4bb71051"> 1338</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TSW1 (70UL)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afa13d6ee6a3f49999cd6573de66184b0"> 1339</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TSW2 (71UL)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aeba1ae35df9073304a790de93ff174f1"> 1340</a></span><span class="preprocessor">#define SYSCTL_CLOCK_CLK_TOP_TSW3 (72UL)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span> </div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">/* ADCCLK register group index macro definition */</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6f872c1412d67a4555625fc24e32fe4d"> 1343</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_CLK_TOP_ADC0 (0UL)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a03abdbee3af73e90efc2b24f3fdd15df"> 1344</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_CLK_TOP_ADC1 (1UL)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af720674be6168111fcb4b53f8456436a"> 1345</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_CLK_TOP_ADC2 (2UL)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a751e56888232107544f712316394205a"> 1346</a></span><span class="preprocessor">#define SYSCTL_ADCCLK_CLK_TOP_ADC3 (3UL)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span> </div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">/* I2SCLK register group index macro definition */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a51f636d784564c5c41f9d5e768b13a01"> 1349</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_CLK_TOP_I2S0 (0UL)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#affb63cc20b4fb5e65b7a98778de31324"> 1350</a></span><span class="preprocessor">#define SYSCTL_I2SCLK_CLK_TOP_I2S1 (1UL)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span> </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">/* MONITOR register group index macro definition */</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#afc1014540b4056938d2301b1ca994017"> 1353</a></span><span class="preprocessor">#define SYSCTL_MONITOR_SLICE0 (0UL)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8ae6f4cfeed870840a74d4d9fd2a3f4a"> 1354</a></span><span class="preprocessor">#define SYSCTL_MONITOR_SLICE1 (1UL)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a80a75a5fd65b751521cb2966389a6ab1"> 1355</a></span><span class="preprocessor">#define SYSCTL_MONITOR_SLICE2 (2UL)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#abd05c0fc4bfc3aea93fbc25fd98910ad"> 1356</a></span><span class="preprocessor">#define SYSCTL_MONITOR_SLICE3 (3UL)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span> </div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment">/* GPR register group index macro definition */</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ab7cd26bfaf8bba8caf77102fb661f20b"> 1359</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR0 (0UL)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8ab15fc78b87eece9ae2a8f485a767b8"> 1360</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR1 (1UL)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ace022c49df951d23fe9fe2e55936abeb"> 1361</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR2 (2UL)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6501fb50c5608ac5107cbb63fe9e5675"> 1362</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR3 (3UL)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a44013ccc54bbb36455bc33d256230064"> 1363</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR4 (4UL)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a03bcc2a407318bcc9c0d77a0371a5134"> 1364</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR5 (5UL)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2896adf87315655173a6c3efbeb3473e"> 1365</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR6 (6UL)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a5b808fcdcc007a149ec57c9cc08a8390"> 1366</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR7 (7UL)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a9ec0ddff428f59ff7f061a9830a686f8"> 1367</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR8 (8UL)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#af14db3d5ab9870e40256de054a467c96"> 1368</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR9 (9UL)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ad993830a9369b66f18b58fb965ba51f3"> 1369</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR10 (10UL)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aecbeecd93247f20d62fec7bd5a7a6188"> 1370</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR11 (11UL)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a92eafcc5900453b02d229eecc842c596"> 1371</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR12 (12UL)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8cded1a479bfe5eb03a7ea2afb9bffa5"> 1372</a></span><span class="preprocessor">#define SYSCTL_CPU_GPR_GPR13 (13UL)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span> </div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment">/* WAKEUP_STATUS register group index macro definition */</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a6f23bf308cd7d5c4759f0d7801500e76"> 1375</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_STATUS_STATUS0 (0UL)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a713ea864f2b2002774d3a25944f5a6ed"> 1376</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_STATUS_STATUS1 (1UL)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a762d53672bb27f83708383b96d815873"> 1377</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_STATUS_STATUS2 (2UL)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a8077af67dbcfee30279ff21caa655cd4"> 1378</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_STATUS_STATUS3 (3UL)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ade7a450680cd0ec1bc3fd7cfbf1f654e"> 1379</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_STATUS_STATUS4 (4UL)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1581d35637bed4e7a9c465bb5a7326ea"> 1380</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_STATUS_STATUS5 (5UL)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">/* WAKEUP_ENABLE register group index macro definition */</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a2d202ce8f3e519b0120411333703181b"> 1383</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE0 (0UL)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ace1992501c748f8f254ee142c5902b1d"> 1384</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE1 (1UL)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae486024ea9ab095142690f6e9a0e78ac"> 1385</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE2 (2UL)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#aa4d44d5941e16a63e0d927daf34b2fb5"> 1386</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE3 (3UL)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#adaffc383d5c4bb44bdbc1d5131c0c438"> 1387</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE4 (4UL)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a1cc11fb5ffa63e1638e5b871a363e0e3"> 1388</a></span><span class="preprocessor">#define SYSCTL_CPU_WAKEUP_ENABLE_ENABLE5 (5UL)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">/* CPU register group index macro definition */</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#a4dcd77ce98c84ca7eacd58119c6422d7"> 1391</a></span><span class="preprocessor">#define SYSCTL_CPU_CPU0 (0UL)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html#ae637d5084929b9b4aa03cec088f0ba4d"> 1392</a></span><span class="preprocessor">#define SYSCTL_CPU_CPU1 (1UL)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_SYSCTL_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructSYSCTL__Type_html"><div class="ttname"><a href="structSYSCTL__Type.html">SYSCTL_Type</a></div><div class="ttdef"><b>Definition</b> hpm_sysctl_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__sysctl__regs_8h.html">hpm_sysctl_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:50:42 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
