ARM GAS  /tmp/ccGgNVrk.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.main,"ax",%progbits
  21              		.align	1
  22              		.global	main
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	main:
  28              	.LFB130:
   1:Core/Src/main.c **** #include <init.h>
   2:Core/Src/main.c **** #include <stdint.h>
   3:Core/Src/main.c **** 
   4:Core/Src/main.c **** 
   5:Core/Src/main.c **** int main(void){
  29              		.loc 1 5 15 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
   6:Core/Src/main.c ****         GPIO_Ini();
  39              		.loc 1 6 9 view .LVU1
  40 0002 FFF7FEFF 		bl	GPIO_Ini
  41              	.LVL0:
   7:Core/Src/main.c ****         GPIO_Ini_Self_Def();
  42              		.loc 1 7 9 view .LVU2
  43 0006 FFF7FEFF 		bl	GPIO_Ini_Self_Def
  44              	.LVL1:
   8:Core/Src/main.c ****         GPIO_Ini_CMSIS();
  45              		.loc 1 8 9 view .LVU3
  46 000a FFF7FEFF 		bl	GPIO_Ini_CMSIS
  47              	.LVL2:
  48 000e 0CE0     		b	.L2
  49              	.L3:
   9:Core/Src/main.c ****         while(1){
ARM GAS  /tmp/ccGgNVrk.s 			page 2


  10:Core/Src/main.c ****                 if(READ_BIT(GPIOC->IDR, GPIO_IDR_IDR_13)!=0){
  11:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BS7);
  12:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BS14);
  13:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BS0);
  14:Core/Src/main.c ****                 }else{
  15:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BR7);
  50              		.loc 1 15 25 view .LVU4
  51 0010 0F4B     		ldr	r3, .L6
  52 0012 9A69     		ldr	r2, [r3, #24]
  53 0014 42F40002 		orr	r2, r2, #8388608
  54 0018 9A61     		str	r2, [r3, #24]
  16:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BR14);
  55              		.loc 1 16 25 view .LVU5
  56 001a 9A69     		ldr	r2, [r3, #24]
  57 001c 42F08042 		orr	r2, r2, #1073741824
  58 0020 9A61     		str	r2, [r3, #24]
  17:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BR0);
  59              		.loc 1 17 25 view .LVU6
  60 0022 9A69     		ldr	r2, [r3, #24]
  61 0024 42F48032 		orr	r2, r2, #65536
  62 0028 9A61     		str	r2, [r3, #24]
  63              	.L2:
   9:Core/Src/main.c ****         while(1){
  64              		.loc 1 9 9 view .LVU7
  10:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BS7);
  65              		.loc 1 10 17 view .LVU8
  10:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BS7);
  66              		.loc 1 10 20 is_stmt 0 view .LVU9
  67 002a 0A4B     		ldr	r3, .L6+4
  68 002c 1B69     		ldr	r3, [r3, #16]
  10:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BS7);
  69              		.loc 1 10 19 view .LVU10
  70 002e 13F4005F 		tst	r3, #8192
  71 0032 EDD0     		beq	.L3
  11:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BS14);
  72              		.loc 1 11 25 is_stmt 1 view .LVU11
  73 0034 064B     		ldr	r3, .L6
  74 0036 9A69     		ldr	r2, [r3, #24]
  75 0038 42F08002 		orr	r2, r2, #128
  76 003c 9A61     		str	r2, [r3, #24]
  12:Core/Src/main.c ****                         SET_BIT(GPIOB->BSRR, GPIO_BSRR_BS0);
  77              		.loc 1 12 25 view .LVU12
  78 003e 9A69     		ldr	r2, [r3, #24]
  79 0040 42F48042 		orr	r2, r2, #16384
  80 0044 9A61     		str	r2, [r3, #24]
  13:Core/Src/main.c ****                 }else{
  81              		.loc 1 13 25 view .LVU13
  82 0046 9A69     		ldr	r2, [r3, #24]
  83 0048 42F00102 		orr	r2, r2, #1
  84 004c 9A61     		str	r2, [r3, #24]
  85 004e ECE7     		b	.L2
  86              	.L7:
  87              		.align	2
  88              	.L6:
  89 0050 00040240 		.word	1073873920
  90 0054 00080240 		.word	1073874944
  91              		.cfi_endproc
ARM GAS  /tmp/ccGgNVrk.s 			page 3


  92              	.LFE130:
  94              		.text
  95              	.Letext0:
  96              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
  97              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
  98              		.file 4 "/home/mns94/tpu/dmt/Laboratory_Practice/CMSIS/Devices/stm32f429xx.h"
  99              		.file 5 "Core/Inc/init.h"
ARM GAS  /tmp/ccGgNVrk.s 			page 4


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccGgNVrk.s:21     .text.main:00000000 $t
     /tmp/ccGgNVrk.s:27     .text.main:00000000 main
     /tmp/ccGgNVrk.s:89     .text.main:00000050 $d

UNDEFINED SYMBOLS
GPIO_Ini
GPIO_Ini_Self_Def
GPIO_Ini_CMSIS
