<stg><name>data_redir_m</name>


<trans_list>

<trans id="26" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_V = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_V_5 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_V_6 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8 } @projection_odd_m(i32 %tmp_V, i32 %tmp_V_5, i32 %tmp_V_6)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="56">
<![CDATA[
:9  %triangle_2ds_1_x0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="triangle_2ds_1_x0_V"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="56">
<![CDATA[
:10  %triangle_2ds_1_y0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="triangle_2ds_1_y0_V"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="56">
<![CDATA[
:11  %triangle_2ds_1_x1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="triangle_2ds_1_x1_V"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="56">
<![CDATA[
:12  %triangle_2ds_1_y1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="triangle_2ds_1_y1_V"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="56">
<![CDATA[
:13  %triangle_2ds_1_x2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="triangle_2ds_1_x2_V"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="56">
<![CDATA[
:14  %triangle_2ds_1_y2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="triangle_2ds_1_y2_V"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="56">
<![CDATA[
:15  %triangle_2ds_1_z_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="triangle_2ds_1_z_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="18" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="8">
<![CDATA[
:16  call fastcc void @rasterization1_odd_m(i8 %triangle_2ds_1_x0_V, i8 %triangle_2ds_1_y0_V, i8 %triangle_2ds_1_x1_V, i8 %triangle_2ds_1_y1_V, i8 %triangle_2ds_1_x2_V, i8 %triangle_2ds_1_y2_V, i8 %triangle_2ds_1_z_V, i32* %Output_1_V_V)

]]></Node>
<StgValue><ssdm name="call_ln311"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="19" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="8">
<![CDATA[
:16  call fastcc void @rasterization1_odd_m(i8 %triangle_2ds_1_x0_V, i8 %triangle_2ds_1_y0_V, i8 %triangle_2ds_1_x1_V, i8 %triangle_2ds_1_y1_V, i8 %triangle_2ds_1_x2_V, i8 %triangle_2ds_1_y2_V, i8 %triangle_2ds_1_z_V, i32* %Output_1_V_V)

]]></Node>
<StgValue><ssdm name="call_ln311"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_1_V_V), !map !152

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_1_V_V), !map !158

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @data_redir_m_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln292"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln293"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
:17  ret void

]]></Node>
<StgValue><ssdm name="ret_ln314"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
