Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinX/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 8d8420b21c4e4ec2b1610e96dc0f42a0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_tb_behav xil_defaultlib.master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_tb_behav
