#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Aug 29 12:29:50 2022
# Process ID: 30768
# Current directory: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1
# Command line: vivado -log bd_3a92_hcr_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_3a92_hcr_0.tcl
# Log file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/bd_3a92_hcr_0.vds
# Journal file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/vivado.jou
# Running On: benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation, OS: Linux, CPU Frequency: 2713.452 MHz, CPU Physical cores: 6, Host memory: 33229 MB
#-----------------------------------------------------------
source bd_3a92_hcr_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3131.289 ; gain = 0.023 ; free physical = 12110 ; free virtual = 21660
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/vivado_bsp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/FPGAProject/ip_repo/sobel_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'benchmarker' on host 'benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation' (Linux_x86_64 version 5.15.0-46-generic) on Mon Aug 29 12:30:08 CEST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.2 LTS
INFO: [HLS 200-10] In directory '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1'
Sourcing Tcl script '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_hcresampler 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/v_hcresampler_config.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/v_hcresampler_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/v_hcresampler.cpp 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/v_hcresampler.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/v_hcresampler.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/v_hcresampler.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5.625 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5.625ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix bd_3a92_hcr_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 749.602 MB.
INFO: [HLS 200-10] Analyzing design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/v_hcresampler.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:88:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/v_hcresampler.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_undistort.h:380:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 46.34 seconds. CPU system time: 1.53 seconds. Elapsed time: 47.92 seconds; current allocated memory: 777.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:446:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:497:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:496:6)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:128:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::operator=(ap_uint<8>)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:255:20)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::operator=(ap_uint<8>)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:254:20)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::operator=(ap_uint<8>)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:245:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::operator=(ap_uint<8>)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:243:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::operator=(ap_uint<8>)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:239:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::operator=(ap_uint<8>)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:238:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::operator=(ap_uint<8>)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:203:38)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:143:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:143:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:142:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:131:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:131:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:130:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:129:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:530:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:446:18)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cr' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:143:37)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cb' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:143:10)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:142:10)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cr' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:131:25)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cb' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:131:16)
INFO: [HLS 214-210] Disaggregating variable 'mpix_y' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:130:16)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:129:18)
INFO: [HLS 214-210] Disaggregating variable 'inpix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:128:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:530:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_572_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:572:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_574_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:574:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:172:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:196:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_201_5' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:201:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_239_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_core.h:239:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_217_6' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:217:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_231_7' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:231:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_8' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:252:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_10' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:269:23)
INFO: [HLS 214-291] Loop 'LOOP_FIR_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:347:5)
INFO: [HLS 214-291] Loop 'LOOP_FIR_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:391:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_492_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:492:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_494_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:494:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_572_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:572:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:528:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:574:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:528:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:172:23) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:196:20) in function 'v_hcresampler_core' completely with a factor of 5 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:201:22) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/src/hls/hls_video_core.h:239:20) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_217_6' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:217:22) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_8' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:252:24) in function 'v_hcresampler_core' completely with a factor of 4 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_7' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:231:24) in function 'v_hcresampler_core' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_10' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:269:23) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_FIR_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:391:6) in function 'v_hcresampler_core' completely with a factor of 4 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_FIR_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:347:5) in function 'v_hcresampler_core' completely with a factor of 4 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_492_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:492:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:443:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_494_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:494:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:443:0)
INFO: [HLS 214-248] Applying array_partition to 'pixbuf_y': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:142:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
INFO: [HLS 214-248] Applying array_partition to 'coefs': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:44:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcYUV' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:85:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outYUV' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:86:32)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<24>s.i24' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.a3s_struct.ap_uint<8>s' into '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, unsigned char, unsigned char, short (*) [4], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short, unsigned short, unsigned char) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.9 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.51 seconds; current allocated memory: 777.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 777.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 781.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 798.602 MB.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'v_hcresampler' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:38:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'v_hcresampler' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:38:1), detected/extracted 3 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'v_hcresampler_core'
	 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 1080 for loop 'VITIS_LOOP_157_1' in function 'v_hcresampler_core'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'VITIS_LOOP_157_1' in function 'v_hcresampler_core'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:142:10) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:414:8) in function 'v_hcresampler_core'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 836.945 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 922.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_hcresampler' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 923.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 923.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 924.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 924.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
WARNING: [HLS 200-871] Estimated clock period (5.132ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream_Pipeline_loop_width' consists of the following:	'alloca' operation ('j') [15]  (0 ns)
	'load' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474) on local variable 'j' [37]  (0 ns)
	'add' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474) [40]  (1.64 ns)
	'store' operation ('j_write_ln474', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474) of variable 'j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:474 on local variable 'j' [58]  (1.59 ns)
	blocking operation 1.9 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 924.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 924.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 925.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 925.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.154ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream' consists of the following:	'load' operation ('axi_data_V_2_load') on local variable 'axi.data.V' [41]  (0 ns)
	'call' operation ('_ln450', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:450) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [44]  (4.15 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 925.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 925.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_Pipeline_VITIS_LOOP_159_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_159_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 927.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 927.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 927.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 927.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_548_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 928.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 928.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 928.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 928.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 928.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 928.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 928.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 928.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 929.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 930.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 931.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_Pipeline_VITIS_LOOP_159_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_Pipeline_VITIS_LOOP_159_2' pipeline 'VITIS_LOOP_159_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_12ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_24s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_25s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_Pipeline_VITIS_LOOP_159_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 934.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 938.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2' pipeline 'VITIS_LOOP_548_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 940.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 941.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/input_video_format' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/output_video_format' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/coefs_0_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/coefs_0_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/coefs_0_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/coefs_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/coefs_1_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/coefs_1_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/coefs_1_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/coefs_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hcresampler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_hcresampler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'input_video_format', 'output_video_format', 'coefs_0_0', 'coefs_0_1', 'coefs_0_2', 'coefs_0_3', 'coefs_1_0', 'coefs_1_1', 'coefs_1_2', 'coefs_1_3' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 942.422 MB.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_U(bd_3a92_hcr_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYUV_U(bd_3a92_hcr_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_hcresampler_core_U0_U(bd_3a92_hcr_0_start_for_v_hcresampler_core_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(bd_3a92_hcr_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 946.168 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.48 seconds; current allocated memory: 953.117 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_hcresampler with prefix bd_3a92_hcr_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_hcresampler with prefix bd_3a92_hcr_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 194.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 64.16 seconds. CPU system time: 2.43 seconds. Elapsed time: 66.65 seconds; current allocated memory: 203.898 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3183.211 ; gain = 0.023 ; free physical = 7111 ; free virtual = 16736
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:31:41 2022...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 24.07 seconds. CPU system time: 1.44 seconds. Elapsed time: 24.61 seconds; current allocated memory: 7.809 MB.
INFO: [HLS 200-112] Total CPU user time: 95.52 seconds. Total CPU system time: 5.02 seconds. Total elapsed time: 96.19 seconds; peak allocated memory: 961.309 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Aug 29 12:31:44 2022...
compile_c: Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 3131.289 ; gain = 0.000 ; free physical = 12395 ; free virtual = 22016
Command: synth_design -top bd_3a92_hcr_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/bd_3a92_hcr_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32189
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3139.289 ; gain = 8.000 ; free physical = 8347 ; free virtual = 17967
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/synth/bd_3a92_hcr_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_v_hcresampler' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_v_hcresampler.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_CTRL_s_axi' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_CTRL_s_axi.v:289]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_CTRL_s_axi' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_AXIvideo2MultiPixStream' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_flow_control_loop_pipe_sequential_init' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_reg_unsigned_short_s' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_reg_unsigned_short_s' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_regslice_both' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_regslice_both' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_regslice_both__parameterized0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_regslice_both__parameterized0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_regslice_both__parameterized1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_regslice_both__parameterized1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_AXIvideo2MultiPixStream' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_v_hcresampler_core' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_v_hcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_mux_432_8_1_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mux_432_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_mux_432_8_1_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mux_432_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_v_hcresampler_core' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_v_hcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_MultiPixStream2AXIvideo' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_MultiPixStream2AXIvideo' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_fifo_w24_d16_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_fifo_w24_d16_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_fifo_w24_d16_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_fifo_w24_d16_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_start_for_v_hcresampler_core_U0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_start_for_v_hcresampler_core_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_start_for_v_hcresampler_core_U0_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_start_for_v_hcresampler_core_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_start_for_v_hcresampler_core_U0_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_start_for_v_hcresampler_core_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_start_for_v_hcresampler_core_U0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_start_for_v_hcresampler_core_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_start_for_MultiPixStream2AXIvideo_U0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hcr_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0_v_hcresampler' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_v_hcresampler.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hcr_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/synth/bd_3a92_hcr_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_CTRL_s_axi.v:394]
WARNING: [Synth 8-7129] Port ap_clk in module bd_3a92_hcr_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module bd_3a92_hcr_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[4] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[3] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[2] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[1] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[0] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[4] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[3] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[2] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[1] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[0] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[4] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[3] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[2] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[1] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[0] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[4] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[3] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[2] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[1] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[0] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[15] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[14] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[13] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[12] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[11] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[15] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[14] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[13] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[12] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[11] in module bd_3a92_hcr_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[31] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[30] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[29] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[28] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[27] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[26] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[25] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[24] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[23] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[22] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[21] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[20] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[19] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[18] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[17] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[16] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[15] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[14] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[13] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[12] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[11] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[10] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[9] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[8] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[7] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[6] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[5] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[4] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[3] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[2] in module bd_3a92_hcr_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[4] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[3] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[2] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[1] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[0] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[4] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[3] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[2] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[1] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[0] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[4] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[3] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[2] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[1] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_num_data_valid[0] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[4] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[3] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[2] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[1] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outYUV_fifo_cap[0] in module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[4] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[3] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[2] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[1] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_num_data_valid[0] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[4] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[3] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[2] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[1] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port srcYUV_fifo_cap[0] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[15] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[14] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[13] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[12] in module bd_3a92_hcr_0_v_hcresampler_core is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3139.289 ; gain = 8.000 ; free physical = 9321 ; free virtual = 18939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3139.289 ; gain = 8.000 ; free physical = 9267 ; free virtual = 18885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3139.289 ; gain = 8.000 ; free physical = 9267 ; free virtual = 18885
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3139.289 ; gain = 0.000 ; free physical = 9194 ; free virtual = 18812
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/bd_3a92_hcr_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/bd_3a92_hcr_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/bd_3a92_hcr_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/bd_3a92_hcr_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3206.289 ; gain = 0.000 ; free physical = 8784 ; free virtual = 18401
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3206.289 ; gain = 0.000 ; free physical = 8768 ; free virtual = 18386
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9341 ; free virtual = 18960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9337 ; free virtual = 18956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9331 ; free virtual = 18950
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'bd_3a92_hcr_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'bd_3a92_hcr_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'bd_3a92_hcr_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'bd_3a92_hcr_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 8254 ; free virtual = 17875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 10    
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 93    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 218   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	  17 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 45    
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 101   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/filt_res1_reg_1506_reg' and it is trimmed from '26' to '20' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2.v:1161]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/filt_res0_reg_1501_reg' and it is trimmed from '26' to '20' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2.v:1160]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1.v:31]
DSP Report: Generating DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B2)'.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U54/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/filt_res1_5_reg_1424_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U56/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/filt_res1_6_reg_1460_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U58/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/filt_res1_7_reg_1496_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U60/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B2)'.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_12ns_24_4_1_U53/bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/filt_res0_5_reg_1419_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_24s_25_4_1_U55/bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/filt_res0_6_reg_1455_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_25s_26_4_1_U57/bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/filt_res0_7_reg_1491_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module bd_3a92_hcr_0_v_hcresampler.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module bd_3a92_hcr_0_v_hcresampler.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 8295 ; free virtual = 17932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_3a92_hcr_0_v_hcresampler_core | (C:0x800)+(A2*B2)' | 24     | 17     | 13     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B2)')'    | 25     | 17     | 24     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B2)')'    | 25     | 17     | 25     | -      | 26     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B2)')'    | 25     | 17     | 26     | -      | 26     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C:0x800)+(A2*B2)' | 24     | 17     | 13     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B2)')'    | 25     | 17     | 24     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B2)')'    | 25     | 17     | 25     | -      | 26     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B2)')'    | 25     | 17     | 26     | -      | 26     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+---------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 6847 ; free virtual = 16491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 5617 ; free virtual = 15264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 5572 ; free virtual = 15209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9725 ; free virtual = 19365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9724 ; free virtual = 19364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9671 ; free virtual = 19313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9663 ; free virtual = 19302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9655 ; free virtual = 19306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9653 ; free virtual = 19304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/tmp_5_reg_1314_pp0_iter13_reg_reg[0]         | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/icmp_ln168_reg_1298_pp0_iter12_reg_reg[0]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/icmp_ln159_reg_1289_pp0_iter5_reg_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/cmp335_reg_1338_pp0_iter12_reg_reg[0]        | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/or_ln384_reg_1344_pp0_iter5_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/select_ln250_reg_1350_pp0_iter7_reg_reg[7]   | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/select_ln250_1_reg_1355_pp0_iter7_reg_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/trunc_ln145_reg_1318_pp0_iter12_reg_reg[7]   | 11     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/trunc_ln145_1_reg_1324_pp0_iter12_reg_reg[7] | 11     | 8     | NO           | NO                 | NO                | 8      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/trunc_ln145_2_reg_1332_pp0_iter12_reg_reg[7] | 11     | 8     | NO           | NO                 | NO                | 8      | 0       | 
|bd_3a92_hcr_0_v_hcresampler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/ap_loop_exit_ready_pp0_iter13_reg_reg        | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_3a92_hcr_0_v_hcresampler_core | (C+(A'*B')')'   | 8      | 18     | 12     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C+(A'*B')')'   | 8      | 18     | 12     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B')')' | 8      | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B')')' | 8      | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B')')' | 8      | 18     | 48     | -      | 26     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B')')' | 8      | 18     | 48     | -      | 26     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B')')' | 8      | 18     | 48     | -      | 26     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hcr_0_v_hcresampler_core | (C'+(A''*B')')' | 8      | 18     | 48     | -      | 26     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+---------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    15|
|2     |DSP48E1 |     8|
|4     |LUT1    |     8|
|5     |LUT2    |    46|
|6     |LUT3    |   339|
|7     |LUT4    |   183|
|8     |LUT5    |   239|
|9     |LUT6    |   248|
|10    |MUXF7   |     9|
|11    |MUXF8   |     1|
|12    |SRL16E  |    94|
|13    |FDRE    |  1029|
|14    |FDSE    |    17|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9652 ; free virtual = 19303
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 3206.289 ; gain = 8.000 ; free physical = 9699 ; free virtual = 19350
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3206.289 ; gain = 75.000 ; free physical = 9698 ; free virtual = 19350
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3206.289 ; gain = 0.000 ; free physical = 9780 ; free virtual = 19419
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.297 ; gain = 0.000 ; free physical = 9869 ; free virtual = 19509
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 26b84f37
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 3222.297 ; gain = 91.008 ; free physical = 10166 ; free virtual = 19805
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/bd_3a92_hcr_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_3a92_hcr_0, cache-ID = ffd5edbdf3fc53fe
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/bd_3a92_hcr_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_3a92_hcr_0_utilization_synth.rpt -pb bd_3a92_hcr_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:32:49 2022...
