{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675836751456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675836751463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 08 14:12:31 2023 " "Processing started: Wed Feb 08 14:12:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675836751463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675836751463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PollingBooth -c PollingBooth " "Command: quartus_map --read_settings_files=on --write_settings_files=off PollingBooth -c PollingBooth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675836751463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675836752063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675836752063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pollingbooth.v 1 1 " "Found 1 design units, including 1 entities, in source file pollingbooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 PollingBooth " "Found entity 1: PollingBooth" {  } { { "PollingBooth.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/PollingBooth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675836758650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675836758650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Counter.v(21) " "Verilog HDL warning at Counter.v(21): extended using \"x\" or \"z\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1675836758673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675836758681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675836758681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PollingBooth " "Elaborating entity \"PollingBooth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675836758844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ct1 " "Elaborating entity \"counter\" for hierarchy \"counter:ct1\"" {  } { { "PollingBooth.v" "ct1" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/PollingBooth.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675836759011 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[0\] counter:ct1\|count\[0\]~_emulated counter:ct1\|count\[0\]~1 " "Register \"counter:ct1\|count\[0\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[0\]~_emulated\" and latch \"counter:ct1\|count\[0\]~1\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[1\] counter:ct1\|count\[1\]~_emulated counter:ct1\|count\[1\]~5 " "Register \"counter:ct1\|count\[1\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[1\]~_emulated\" and latch \"counter:ct1\|count\[1\]~5\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[2\] counter:ct1\|count\[2\]~_emulated counter:ct1\|count\[2\]~9 " "Register \"counter:ct1\|count\[2\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[2\]~_emulated\" and latch \"counter:ct1\|count\[2\]~9\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[3\] counter:ct1\|count\[3\]~_emulated counter:ct1\|count\[3\]~13 " "Register \"counter:ct1\|count\[3\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[3\]~_emulated\" and latch \"counter:ct1\|count\[3\]~13\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[4\] counter:ct1\|count\[4\]~_emulated counter:ct1\|count\[4\]~17 " "Register \"counter:ct1\|count\[4\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[4\]~_emulated\" and latch \"counter:ct1\|count\[4\]~17\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[5\] counter:ct1\|count\[5\]~_emulated counter:ct1\|count\[5\]~21 " "Register \"counter:ct1\|count\[5\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[5\]~_emulated\" and latch \"counter:ct1\|count\[5\]~21\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[6\] counter:ct1\|count\[6\]~_emulated counter:ct1\|count\[6\]~25 " "Register \"counter:ct1\|count\[6\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[6\]~_emulated\" and latch \"counter:ct1\|count\[6\]~25\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[7\] counter:ct1\|count\[7\]~_emulated counter:ct1\|count\[7\]~29 " "Register \"counter:ct1\|count\[7\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[7\]~_emulated\" and latch \"counter:ct1\|count\[7\]~29\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[8\] counter:ct1\|count\[8\]~_emulated counter:ct1\|count\[8\]~33 " "Register \"counter:ct1\|count\[8\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[8\]~_emulated\" and latch \"counter:ct1\|count\[8\]~33\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[9\] counter:ct1\|count\[9\]~_emulated counter:ct1\|count\[9\]~37 " "Register \"counter:ct1\|count\[9\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[9\]~_emulated\" and latch \"counter:ct1\|count\[9\]~37\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[10\] counter:ct1\|count\[10\]~_emulated counter:ct1\|count\[10\]~41 " "Register \"counter:ct1\|count\[10\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[10\]~_emulated\" and latch \"counter:ct1\|count\[10\]~41\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[11\] counter:ct1\|count\[11\]~_emulated counter:ct1\|count\[11\]~45 " "Register \"counter:ct1\|count\[11\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[11\]~_emulated\" and latch \"counter:ct1\|count\[11\]~45\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[12\] counter:ct1\|count\[12\]~_emulated counter:ct1\|count\[12\]~49 " "Register \"counter:ct1\|count\[12\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[12\]~_emulated\" and latch \"counter:ct1\|count\[12\]~49\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[13\] counter:ct1\|count\[13\]~_emulated counter:ct1\|count\[13\]~53 " "Register \"counter:ct1\|count\[13\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[13\]~_emulated\" and latch \"counter:ct1\|count\[13\]~53\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[14\] counter:ct1\|count\[14\]~_emulated counter:ct1\|count\[14\]~57 " "Register \"counter:ct1\|count\[14\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[14\]~_emulated\" and latch \"counter:ct1\|count\[14\]~57\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[15\] counter:ct1\|count\[15\]~_emulated counter:ct1\|count\[15\]~61 " "Register \"counter:ct1\|count\[15\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[15\]~_emulated\" and latch \"counter:ct1\|count\[15\]~61\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[16\] counter:ct1\|count\[16\]~_emulated counter:ct1\|count\[16\]~65 " "Register \"counter:ct1\|count\[16\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[16\]~_emulated\" and latch \"counter:ct1\|count\[16\]~65\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[17\] counter:ct1\|count\[17\]~_emulated counter:ct1\|count\[17\]~69 " "Register \"counter:ct1\|count\[17\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[17\]~_emulated\" and latch \"counter:ct1\|count\[17\]~69\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[18\] counter:ct1\|count\[18\]~_emulated counter:ct1\|count\[18\]~73 " "Register \"counter:ct1\|count\[18\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[18\]~_emulated\" and latch \"counter:ct1\|count\[18\]~73\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[19\] counter:ct1\|count\[19\]~_emulated counter:ct1\|count\[19\]~77 " "Register \"counter:ct1\|count\[19\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[19\]~_emulated\" and latch \"counter:ct1\|count\[19\]~77\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[20\] counter:ct1\|count\[20\]~_emulated counter:ct1\|count\[20\]~81 " "Register \"counter:ct1\|count\[20\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[20\]~_emulated\" and latch \"counter:ct1\|count\[20\]~81\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[21\] counter:ct1\|count\[21\]~_emulated counter:ct1\|count\[21\]~85 " "Register \"counter:ct1\|count\[21\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[21\]~_emulated\" and latch \"counter:ct1\|count\[21\]~85\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[22\] counter:ct1\|count\[22\]~_emulated counter:ct1\|count\[22\]~89 " "Register \"counter:ct1\|count\[22\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[22\]~_emulated\" and latch \"counter:ct1\|count\[22\]~89\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[23\] counter:ct1\|count\[23\]~_emulated counter:ct1\|count\[23\]~93 " "Register \"counter:ct1\|count\[23\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[23\]~_emulated\" and latch \"counter:ct1\|count\[23\]~93\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[24\] counter:ct1\|count\[24\]~_emulated counter:ct1\|count\[24\]~97 " "Register \"counter:ct1\|count\[24\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[24\]~_emulated\" and latch \"counter:ct1\|count\[24\]~97\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[25\] counter:ct1\|count\[25\]~_emulated counter:ct1\|count\[25\]~101 " "Register \"counter:ct1\|count\[25\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[25\]~_emulated\" and latch \"counter:ct1\|count\[25\]~101\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[26\] counter:ct1\|count\[26\]~_emulated counter:ct1\|count\[26\]~105 " "Register \"counter:ct1\|count\[26\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[26\]~_emulated\" and latch \"counter:ct1\|count\[26\]~105\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[27\] counter:ct1\|count\[27\]~_emulated counter:ct1\|count\[27\]~109 " "Register \"counter:ct1\|count\[27\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[27\]~_emulated\" and latch \"counter:ct1\|count\[27\]~109\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[28\] counter:ct1\|count\[28\]~_emulated counter:ct1\|count\[28\]~113 " "Register \"counter:ct1\|count\[28\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[28\]~_emulated\" and latch \"counter:ct1\|count\[28\]~113\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[29\] counter:ct1\|count\[29\]~_emulated counter:ct1\|count\[29\]~117 " "Register \"counter:ct1\|count\[29\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[29\]~_emulated\" and latch \"counter:ct1\|count\[29\]~117\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[30\] counter:ct1\|count\[30\]~_emulated counter:ct1\|count\[30\]~121 " "Register \"counter:ct1\|count\[30\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[30\]~_emulated\" and latch \"counter:ct1\|count\[30\]~121\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct1\|count\[31\] counter:ct1\|count\[31\]~_emulated counter:ct1\|count\[31\]~125 " "Register \"counter:ct1\|count\[31\]\" is converted into an equivalent circuit using register \"counter:ct1\|count\[31\]~_emulated\" and latch \"counter:ct1\|count\[31\]~125\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct1|count[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[0\] counter:ct2\|count\[0\]~_emulated counter:ct2\|count\[0\]~1 " "Register \"counter:ct2\|count\[0\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[0\]~_emulated\" and latch \"counter:ct2\|count\[0\]~1\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[1\] counter:ct2\|count\[1\]~_emulated counter:ct2\|count\[1\]~5 " "Register \"counter:ct2\|count\[1\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[1\]~_emulated\" and latch \"counter:ct2\|count\[1\]~5\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[2\] counter:ct2\|count\[2\]~_emulated counter:ct2\|count\[2\]~9 " "Register \"counter:ct2\|count\[2\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[2\]~_emulated\" and latch \"counter:ct2\|count\[2\]~9\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[3\] counter:ct2\|count\[3\]~_emulated counter:ct2\|count\[3\]~13 " "Register \"counter:ct2\|count\[3\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[3\]~_emulated\" and latch \"counter:ct2\|count\[3\]~13\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[4\] counter:ct2\|count\[4\]~_emulated counter:ct2\|count\[4\]~17 " "Register \"counter:ct2\|count\[4\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[4\]~_emulated\" and latch \"counter:ct2\|count\[4\]~17\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[5\] counter:ct2\|count\[5\]~_emulated counter:ct2\|count\[5\]~21 " "Register \"counter:ct2\|count\[5\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[5\]~_emulated\" and latch \"counter:ct2\|count\[5\]~21\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[6\] counter:ct2\|count\[6\]~_emulated counter:ct2\|count\[6\]~25 " "Register \"counter:ct2\|count\[6\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[6\]~_emulated\" and latch \"counter:ct2\|count\[6\]~25\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[7\] counter:ct2\|count\[7\]~_emulated counter:ct2\|count\[7\]~29 " "Register \"counter:ct2\|count\[7\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[7\]~_emulated\" and latch \"counter:ct2\|count\[7\]~29\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[8\] counter:ct2\|count\[8\]~_emulated counter:ct2\|count\[8\]~33 " "Register \"counter:ct2\|count\[8\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[8\]~_emulated\" and latch \"counter:ct2\|count\[8\]~33\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[9\] counter:ct2\|count\[9\]~_emulated counter:ct2\|count\[9\]~37 " "Register \"counter:ct2\|count\[9\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[9\]~_emulated\" and latch \"counter:ct2\|count\[9\]~37\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[10\] counter:ct2\|count\[10\]~_emulated counter:ct2\|count\[10\]~41 " "Register \"counter:ct2\|count\[10\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[10\]~_emulated\" and latch \"counter:ct2\|count\[10\]~41\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[11\] counter:ct2\|count\[11\]~_emulated counter:ct2\|count\[11\]~45 " "Register \"counter:ct2\|count\[11\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[11\]~_emulated\" and latch \"counter:ct2\|count\[11\]~45\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[12\] counter:ct2\|count\[12\]~_emulated counter:ct2\|count\[12\]~49 " "Register \"counter:ct2\|count\[12\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[12\]~_emulated\" and latch \"counter:ct2\|count\[12\]~49\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[13\] counter:ct2\|count\[13\]~_emulated counter:ct2\|count\[13\]~53 " "Register \"counter:ct2\|count\[13\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[13\]~_emulated\" and latch \"counter:ct2\|count\[13\]~53\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[14\] counter:ct2\|count\[14\]~_emulated counter:ct2\|count\[14\]~57 " "Register \"counter:ct2\|count\[14\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[14\]~_emulated\" and latch \"counter:ct2\|count\[14\]~57\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[15\] counter:ct2\|count\[15\]~_emulated counter:ct2\|count\[15\]~61 " "Register \"counter:ct2\|count\[15\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[15\]~_emulated\" and latch \"counter:ct2\|count\[15\]~61\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[16\] counter:ct2\|count\[16\]~_emulated counter:ct2\|count\[16\]~65 " "Register \"counter:ct2\|count\[16\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[16\]~_emulated\" and latch \"counter:ct2\|count\[16\]~65\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[17\] counter:ct2\|count\[17\]~_emulated counter:ct2\|count\[17\]~69 " "Register \"counter:ct2\|count\[17\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[17\]~_emulated\" and latch \"counter:ct2\|count\[17\]~69\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[18\] counter:ct2\|count\[18\]~_emulated counter:ct2\|count\[18\]~73 " "Register \"counter:ct2\|count\[18\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[18\]~_emulated\" and latch \"counter:ct2\|count\[18\]~73\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[19\] counter:ct2\|count\[19\]~_emulated counter:ct2\|count\[19\]~77 " "Register \"counter:ct2\|count\[19\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[19\]~_emulated\" and latch \"counter:ct2\|count\[19\]~77\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[20\] counter:ct2\|count\[20\]~_emulated counter:ct2\|count\[20\]~81 " "Register \"counter:ct2\|count\[20\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[20\]~_emulated\" and latch \"counter:ct2\|count\[20\]~81\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[21\] counter:ct2\|count\[21\]~_emulated counter:ct2\|count\[21\]~85 " "Register \"counter:ct2\|count\[21\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[21\]~_emulated\" and latch \"counter:ct2\|count\[21\]~85\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[22\] counter:ct2\|count\[22\]~_emulated counter:ct2\|count\[22\]~89 " "Register \"counter:ct2\|count\[22\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[22\]~_emulated\" and latch \"counter:ct2\|count\[22\]~89\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[23\] counter:ct2\|count\[23\]~_emulated counter:ct2\|count\[23\]~93 " "Register \"counter:ct2\|count\[23\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[23\]~_emulated\" and latch \"counter:ct2\|count\[23\]~93\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[24\] counter:ct2\|count\[24\]~_emulated counter:ct2\|count\[24\]~97 " "Register \"counter:ct2\|count\[24\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[24\]~_emulated\" and latch \"counter:ct2\|count\[24\]~97\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[25\] counter:ct2\|count\[25\]~_emulated counter:ct2\|count\[25\]~101 " "Register \"counter:ct2\|count\[25\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[25\]~_emulated\" and latch \"counter:ct2\|count\[25\]~101\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[26\] counter:ct2\|count\[26\]~_emulated counter:ct2\|count\[26\]~105 " "Register \"counter:ct2\|count\[26\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[26\]~_emulated\" and latch \"counter:ct2\|count\[26\]~105\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[27\] counter:ct2\|count\[27\]~_emulated counter:ct2\|count\[27\]~109 " "Register \"counter:ct2\|count\[27\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[27\]~_emulated\" and latch \"counter:ct2\|count\[27\]~109\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[28\] counter:ct2\|count\[28\]~_emulated counter:ct2\|count\[28\]~113 " "Register \"counter:ct2\|count\[28\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[28\]~_emulated\" and latch \"counter:ct2\|count\[28\]~113\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[29\] counter:ct2\|count\[29\]~_emulated counter:ct2\|count\[29\]~117 " "Register \"counter:ct2\|count\[29\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[29\]~_emulated\" and latch \"counter:ct2\|count\[29\]~117\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[30\] counter:ct2\|count\[30\]~_emulated counter:ct2\|count\[30\]~121 " "Register \"counter:ct2\|count\[30\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[30\]~_emulated\" and latch \"counter:ct2\|count\[30\]~121\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct2\|count\[31\] counter:ct2\|count\[31\]~_emulated counter:ct2\|count\[31\]~125 " "Register \"counter:ct2\|count\[31\]\" is converted into an equivalent circuit using register \"counter:ct2\|count\[31\]~_emulated\" and latch \"counter:ct2\|count\[31\]~125\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct2|count[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[0\] counter:ct3\|count\[0\]~_emulated counter:ct3\|count\[0\]~1 " "Register \"counter:ct3\|count\[0\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[0\]~_emulated\" and latch \"counter:ct3\|count\[0\]~1\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[1\] counter:ct3\|count\[1\]~_emulated counter:ct3\|count\[1\]~5 " "Register \"counter:ct3\|count\[1\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[1\]~_emulated\" and latch \"counter:ct3\|count\[1\]~5\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[2\] counter:ct3\|count\[2\]~_emulated counter:ct3\|count\[2\]~9 " "Register \"counter:ct3\|count\[2\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[2\]~_emulated\" and latch \"counter:ct3\|count\[2\]~9\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[3\] counter:ct3\|count\[3\]~_emulated counter:ct3\|count\[3\]~13 " "Register \"counter:ct3\|count\[3\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[3\]~_emulated\" and latch \"counter:ct3\|count\[3\]~13\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[4\] counter:ct3\|count\[4\]~_emulated counter:ct3\|count\[4\]~17 " "Register \"counter:ct3\|count\[4\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[4\]~_emulated\" and latch \"counter:ct3\|count\[4\]~17\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[5\] counter:ct3\|count\[5\]~_emulated counter:ct3\|count\[5\]~21 " "Register \"counter:ct3\|count\[5\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[5\]~_emulated\" and latch \"counter:ct3\|count\[5\]~21\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[6\] counter:ct3\|count\[6\]~_emulated counter:ct3\|count\[6\]~25 " "Register \"counter:ct3\|count\[6\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[6\]~_emulated\" and latch \"counter:ct3\|count\[6\]~25\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[7\] counter:ct3\|count\[7\]~_emulated counter:ct3\|count\[7\]~29 " "Register \"counter:ct3\|count\[7\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[7\]~_emulated\" and latch \"counter:ct3\|count\[7\]~29\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[8\] counter:ct3\|count\[8\]~_emulated counter:ct3\|count\[8\]~33 " "Register \"counter:ct3\|count\[8\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[8\]~_emulated\" and latch \"counter:ct3\|count\[8\]~33\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[9\] counter:ct3\|count\[9\]~_emulated counter:ct3\|count\[9\]~37 " "Register \"counter:ct3\|count\[9\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[9\]~_emulated\" and latch \"counter:ct3\|count\[9\]~37\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[10\] counter:ct3\|count\[10\]~_emulated counter:ct3\|count\[10\]~41 " "Register \"counter:ct3\|count\[10\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[10\]~_emulated\" and latch \"counter:ct3\|count\[10\]~41\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[11\] counter:ct3\|count\[11\]~_emulated counter:ct3\|count\[11\]~45 " "Register \"counter:ct3\|count\[11\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[11\]~_emulated\" and latch \"counter:ct3\|count\[11\]~45\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[12\] counter:ct3\|count\[12\]~_emulated counter:ct3\|count\[12\]~49 " "Register \"counter:ct3\|count\[12\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[12\]~_emulated\" and latch \"counter:ct3\|count\[12\]~49\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[13\] counter:ct3\|count\[13\]~_emulated counter:ct3\|count\[13\]~53 " "Register \"counter:ct3\|count\[13\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[13\]~_emulated\" and latch \"counter:ct3\|count\[13\]~53\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[14\] counter:ct3\|count\[14\]~_emulated counter:ct3\|count\[14\]~57 " "Register \"counter:ct3\|count\[14\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[14\]~_emulated\" and latch \"counter:ct3\|count\[14\]~57\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[15\] counter:ct3\|count\[15\]~_emulated counter:ct3\|count\[15\]~61 " "Register \"counter:ct3\|count\[15\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[15\]~_emulated\" and latch \"counter:ct3\|count\[15\]~61\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[16\] counter:ct3\|count\[16\]~_emulated counter:ct3\|count\[16\]~65 " "Register \"counter:ct3\|count\[16\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[16\]~_emulated\" and latch \"counter:ct3\|count\[16\]~65\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[17\] counter:ct3\|count\[17\]~_emulated counter:ct3\|count\[17\]~69 " "Register \"counter:ct3\|count\[17\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[17\]~_emulated\" and latch \"counter:ct3\|count\[17\]~69\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[18\] counter:ct3\|count\[18\]~_emulated counter:ct3\|count\[18\]~73 " "Register \"counter:ct3\|count\[18\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[18\]~_emulated\" and latch \"counter:ct3\|count\[18\]~73\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[19\] counter:ct3\|count\[19\]~_emulated counter:ct3\|count\[19\]~77 " "Register \"counter:ct3\|count\[19\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[19\]~_emulated\" and latch \"counter:ct3\|count\[19\]~77\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[20\] counter:ct3\|count\[20\]~_emulated counter:ct3\|count\[20\]~81 " "Register \"counter:ct3\|count\[20\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[20\]~_emulated\" and latch \"counter:ct3\|count\[20\]~81\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[21\] counter:ct3\|count\[21\]~_emulated counter:ct3\|count\[21\]~85 " "Register \"counter:ct3\|count\[21\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[21\]~_emulated\" and latch \"counter:ct3\|count\[21\]~85\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[22\] counter:ct3\|count\[22\]~_emulated counter:ct3\|count\[22\]~89 " "Register \"counter:ct3\|count\[22\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[22\]~_emulated\" and latch \"counter:ct3\|count\[22\]~89\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[23\] counter:ct3\|count\[23\]~_emulated counter:ct3\|count\[23\]~93 " "Register \"counter:ct3\|count\[23\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[23\]~_emulated\" and latch \"counter:ct3\|count\[23\]~93\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[24\] counter:ct3\|count\[24\]~_emulated counter:ct3\|count\[24\]~97 " "Register \"counter:ct3\|count\[24\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[24\]~_emulated\" and latch \"counter:ct3\|count\[24\]~97\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[25\] counter:ct3\|count\[25\]~_emulated counter:ct3\|count\[25\]~101 " "Register \"counter:ct3\|count\[25\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[25\]~_emulated\" and latch \"counter:ct3\|count\[25\]~101\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[26\] counter:ct3\|count\[26\]~_emulated counter:ct3\|count\[26\]~105 " "Register \"counter:ct3\|count\[26\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[26\]~_emulated\" and latch \"counter:ct3\|count\[26\]~105\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[27\] counter:ct3\|count\[27\]~_emulated counter:ct3\|count\[27\]~109 " "Register \"counter:ct3\|count\[27\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[27\]~_emulated\" and latch \"counter:ct3\|count\[27\]~109\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[28\] counter:ct3\|count\[28\]~_emulated counter:ct3\|count\[28\]~113 " "Register \"counter:ct3\|count\[28\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[28\]~_emulated\" and latch \"counter:ct3\|count\[28\]~113\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[29\] counter:ct3\|count\[29\]~_emulated counter:ct3\|count\[29\]~117 " "Register \"counter:ct3\|count\[29\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[29\]~_emulated\" and latch \"counter:ct3\|count\[29\]~117\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[30\] counter:ct3\|count\[30\]~_emulated counter:ct3\|count\[30\]~121 " "Register \"counter:ct3\|count\[30\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[30\]~_emulated\" and latch \"counter:ct3\|count\[30\]~121\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:ct3\|count\[31\] counter:ct3\|count\[31\]~_emulated counter:ct3\|count\[31\]~125 " "Register \"counter:ct3\|count\[31\]\" is converted into an equivalent circuit using register \"counter:ct3\|count\[31\]~_emulated\" and latch \"counter:ct3\|count\[31\]~125\"" {  } { { "Counter.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/Counter.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1675836760433 "|PollingBooth|counter:ct3|count[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1675836760433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675836760644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/output_files/PollingBooth.map.smsg " "Generated suppressed messages file E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/output_files/PollingBooth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675836761346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675836761826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675836761826 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_over " "No output dependent on input pin \"i_over\"" {  } { { "PollingBooth.v" "" { Text "E:/Rosso/School/USC/Third Year/First Sem/CPE 3101L - Introduction to HDL/Final Output/PollingBooth.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675836762682 "|PollingBooth|i_over"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1675836762682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "486 " "Implemented 486 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675836762691 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675836762691 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675836762691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675836762691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675836762707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 08 14:12:42 2023 " "Processing ended: Wed Feb 08 14:12:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675836762707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675836762707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675836762707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675836762707 ""}
