

#include "inc/stm32f10xxx.h"

//TX = PA9 | RX = PA10

// NSS = PA4 | SCK = PA5 | MISO = PA6 | MOSI = PA7

__attribute__((noreturn))
void f10xxx_reset_isr(){

  f10xxx_rcc_hse_on();
  while(!f10xxx_rcc_hse_ready());

  f10xxx_rcc_select_hse();
  while(!f10xxx_rcc_hse_selected());

  f10xxx_rcc_enable_clock_apb2(iopa);
  f10xxx_rcc_enable_clock_apb2(afio);
  f10xxx_rcc_enable_clock_apb2(usart1);
  f10xxx_rcc_enable_clock_apb2(spi1);

  f10xxx_rcc_reset_apb2(usart1);
  f10xxx_rcc_reset_apb2(spi1);

  //USART conf
  f10xxx_gpio_configure_port(gpio_a,
			     port_9,
			     output_50mhz,
			     af_output_push_pull);

  f10xxx_gpio_configure_port(gpio_a,
			     port_10,
			     input,
			     input_floating);

  //SPI conf
  f10xxx_gpio_configure_port(gpio_a, //NSS
			     port_4,
			     output_50mhz,
			     af_output_push_pull);

  f10xxx_gpio_configure_port(gpio_a, //SCK
			     port_5,
			     output_50mhz,
			     af_output_push_pull);

  f10xxx_gpio_configure_port(gpio_a, //MISO
			     port_6,
			     input,
			     input_floating);

  f10xxx_gpio_configure_port(gpio_a, //MOSI
			     port_7,
			     output_50mhz,
			     af_output_push_pull);

  f10xxx_usart_start(usart_1,
		     B9600,
		     data8_parity0,
		     even,
		     stop1);

  f10xxx_spi_enable_ss_output(spi_1);
  f10xxx_spi_enable(spi_1,
		    lines_2,
		    crc_disabled,
		    frame_format_8,
		    msbit,
		    spi_clock_div_2,
		    spi_master_mode,
		    spi_ck0_transition2);

  while(1){
    while(!f10xxx_usart_rx_not_empty(usart_1));
    while(!f10xxx_spi_status(spi_1, spi_tx_empty));

    f10xxx_spi_write(spi_1, f10xxx_usart_read(usart_1));
  }
}
