//-------------------------------------------------------------------------
// ï¾© 1997-2005 Cadence Design Systems, Inc.  All rights reserved.
// This work may not be copied, modified, re-published, uploaded, executed,
// or distributed in any way, in any medium, whether in whole or in part,
// without prior written permission from Cadence Design Systems, Inc.
//------------------------------------------------------------------------

//------------------------------------------------------------------------
//  Abstract   : Simulation Architecture for v06
//  RC Release : v06.20-s026_1
//------------------------------------------------------------------------

module GTECH_FD14(D0,D1,D2,D3,CP,Q0,Q1,Q2,Q3,QN0,QN1,QN2,QN3);

 input D0,D1,D2,D3,CP;
 output Q0,Q1,Q2,Q3,QN0,QN1,QN2,QN3;
 reg Q0,Q1,Q2,Q3;

 always @ (posedge CP)
 begin
   Q0 <= D0;
   Q1 <= D1;
   Q2 <= D2;
   Q3 <= D3;
 end
    assign QN0 = ~Q0;
    assign QN1 = ~Q1;
    assign QN2 = ~Q2;
    assign QN3 = ~Q3;
endmodule
     
