--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Aug 05 13:56:04 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     stepmotor2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk1h]
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.500ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             ctrl_i2  (from clk1h +)
   Destination:    FD1S3AX    D              ctrl_i2  (to clk1h +)

   Delay:                   3.340ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      3.340ns data_path ctrl_i2 to ctrl_i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.500ns

 Path Details: ctrl_i2 to ctrl_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ctrl_i2 (from clk1h)
Route         5   e 1.462                                  led_c_1
LUT4        ---     0.493              B to Z              i149_2_lut_rep_1_4_lut
Route         1   e 0.941                                  n349
                  --------
                    3.340  (28.1% logic, 71.9% route), 2 logic levels.


Passed:  The following path meets requirements by 996.500ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             ctrl_i2  (from clk1h +)
   Destination:    FD1S3AY    D              ctrl_i3  (to clk1h +)

   Delay:                   3.340ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      3.340ns data_path ctrl_i2 to ctrl_i3 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.500ns

 Path Details: ctrl_i2 to ctrl_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ctrl_i2 (from clk1h)
Route         5   e 1.462                                  led_c_1
LUT4        ---     0.493              A to Z              next_state_1__N_7[1]_bdd_3_lut_3_lut
Route         1   e 0.941                                  led_3__N_1[2]
                  --------
                    3.340  (28.1% logic, 71.9% route), 2 logic levels.


Passed:  The following path meets requirements by 996.500ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             ctrl_i2  (from clk1h +)
   Destination:    FD1S3IX    D              ctrl_i4  (to clk1h +)

   Delay:                   3.340ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      3.340ns data_path ctrl_i2 to ctrl_i4 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.500ns

 Path Details: ctrl_i2 to ctrl_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ctrl_i2 (from clk1h)
Route         5   e 1.462                                  led_c_1
LUT4        ---     0.493              A to Z              i1_2_lut_4_lut_2_lut
Route         1   e 0.941                                  n111
                  --------
                    3.340  (28.1% logic, 71.9% route), 2 logic levels.

Report: 3.500 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            904 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.931ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_p_30__i14  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_p_30__i0  (to clk_c +)

   Delay:                   9.909ns  (29.4% logic, 70.6% route), 6 logic levels.

 Constraint Details:

      9.909ns data_path \u1/cnt_p_30__i14 to \u1/cnt_p_30__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.931ns

 Path Details: \u1/cnt_p_30__i14 to \u1/cnt_p_30__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_p_30__i14 (from clk_c)
Route         2   e 1.198                                  \u1/cnt_p[14]
LUT4        ---     0.493              B to Z              \u1/i46_2_lut
Route         2   e 1.141                                  \u1/n26_adj_68
LUT4        ---     0.493              A to Z              \u1/i289_4_lut
Route         1   e 0.941                                  \u1/n323
LUT4        ---     0.493              B to Z              \u1/i291_3_lut
Route         1   e 0.941                                  \u1/n325
LUT4        ---     0.493              D to Z              \u1/i15_4_lut
Route         1   e 0.941                                  \u1/n32
LUT4        ---     0.493              B to Z              \u1/i16_4_lut
Route        24   e 1.838                                  \u1/n118
                  --------
                    9.909  (29.4% logic, 70.6% route), 6 logic levels.


Passed:  The following path meets requirements by 989.931ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_p_30__i14  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_p_30__i4  (to clk_c +)

   Delay:                   9.909ns  (29.4% logic, 70.6% route), 6 logic levels.

 Constraint Details:

      9.909ns data_path \u1/cnt_p_30__i14 to \u1/cnt_p_30__i4 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.931ns

 Path Details: \u1/cnt_p_30__i14 to \u1/cnt_p_30__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_p_30__i14 (from clk_c)
Route         2   e 1.198                                  \u1/cnt_p[14]
LUT4        ---     0.493              B to Z              \u1/i46_2_lut
Route         2   e 1.141                                  \u1/n26_adj_68
LUT4        ---     0.493              A to Z              \u1/i289_4_lut
Route         1   e 0.941                                  \u1/n323
LUT4        ---     0.493              B to Z              \u1/i291_3_lut
Route         1   e 0.941                                  \u1/n325
LUT4        ---     0.493              D to Z              \u1/i15_4_lut
Route         1   e 0.941                                  \u1/n32
LUT4        ---     0.493              B to Z              \u1/i16_4_lut
Route        24   e 1.838                                  \u1/n118
                  --------
                    9.909  (29.4% logic, 70.6% route), 6 logic levels.


Passed:  The following path meets requirements by 989.931ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_p_30__i14  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_p_30__i3  (to clk_c +)

   Delay:                   9.909ns  (29.4% logic, 70.6% route), 6 logic levels.

 Constraint Details:

      9.909ns data_path \u1/cnt_p_30__i14 to \u1/cnt_p_30__i3 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.931ns

 Path Details: \u1/cnt_p_30__i14 to \u1/cnt_p_30__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_p_30__i14 (from clk_c)
Route         2   e 1.198                                  \u1/cnt_p[14]
LUT4        ---     0.493              B to Z              \u1/i46_2_lut
Route         2   e 1.141                                  \u1/n26_adj_68
LUT4        ---     0.493              A to Z              \u1/i289_4_lut
Route         1   e 0.941                                  \u1/n323
LUT4        ---     0.493              B to Z              \u1/i291_3_lut
Route         1   e 0.941                                  \u1/n325
LUT4        ---     0.493              D to Z              \u1/i15_4_lut
Route         1   e 0.941                                  \u1/n32
LUT4        ---     0.493              B to Z              \u1/i16_4_lut
Route        24   e 1.838                                  \u1/n118
                  --------
                    9.909  (29.4% logic, 70.6% route), 6 logic levels.

Report: 10.069 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk1h]                   |  1000.000 ns|     3.500 ns|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|    10.069 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  911 paths, 85 nets, and 181 connections (92.3% coverage)


Peak memory: 59023360 bytes, TRCE: 1343488 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
