GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\FPGA_Gowin\_Project\logic_analyzer_test\src\fifo_sc_top_logic_ch2\temp\FIFO_SC\fifo_sc_define.v'
Analyzing Verilog file 'E:\FPGA_Gowin\_Project\logic_analyzer_test\src\fifo_sc_top_logic_ch2\temp\FIFO_SC\fifo_sc_parameter.v'
Analyzing Verilog file 'D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\edc_sc.v'
Analyzing included file 'fifo_sc_define.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\edc_sc.v":14341)
Back to file 'D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\edc_sc.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\edc_sc.v":14341)
Analyzing Verilog file 'D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc.v'
Analyzing included file 'fifo_sc_define.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
Back to file 'D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
Analyzing included file 'fifo_sc_parameter.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
Back to file 'D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
Analyzing Verilog file 'D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v'
Analyzing included file 'fifo_sc_define.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":1)
Back to file 'D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":1)
Analyzing included file 'fifo_sc_parameter.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":46)
Back to file 'D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":46)
WARN  (EX2582) : Parameter 'DEPTH' declared inside compilation unit '$unit_fifo_sc_define_v' shall be treated as localparam("fifo_sc_parameter.v":1)
WARN  (EX2582) : Parameter 'DSIZE' declared inside compilation unit '$unit_fifo_sc_define_v' shall be treated as localparam("fifo_sc_parameter.v":2)
WARN  (EX2582) : Parameter 'ASIZE' declared inside compilation unit '$unit_fifo_sc_define_v' shall be treated as localparam("fifo_sc_parameter.v":3)
Compiling module 'fifo_sc_top_logic_ch2'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":3)
Compiling module '**'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
Extracting RAM for identifier '**'("D:\Download\Setup\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
NOTE  (EX0101) : Current top module is "fifo_sc_top_logic_ch2"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\FPGA_Gowin\_Project\logic_analyzer_test\src\fifo_sc_top_logic_ch2\temp\FIFO_SC\fifo_sc_top_logic_ch2.vg" completed
Generate template file "E:\FPGA_Gowin\_Project\logic_analyzer_test\src\fifo_sc_top_logic_ch2\temp\FIFO_SC\fifo_sc_top_logic_ch2_tmp.v" completed
[100%] Generate report file "E:\FPGA_Gowin\_Project\logic_analyzer_test\src\fifo_sc_top_logic_ch2\temp\FIFO_SC\fifo_sc_top_logic_ch2_syn.rpt.html" completed
GowinSynthesis finish
