Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Fri Jan 16 13:14:30 2026
| Host              : ee-kraken running 64-bit Red Hat Enterprise Linux 9.5 (Plow)
| Command           : report_timing_summary -datasheet -file ./src/attention/synth_output_matmul/matmul_fp_S_q_2_S_kv_2_d_kq_2_d_v_2_k_2_scale_width_8_M1_E_1_M1_M_2_M2_E_1_M2_M_2_M3_E_1_M3_M_2_ACCUM_METHOD_KAHAN_KAHAN_KAHAN_DSP_auto_auto_auto_time_20260116_1311_timing.rpt
| Design            : matmul_fp
| Device            : xcv80-lsva4737
| Speed File        : -2MHP  PRODUCTION 2.04 2024-08-06
| Design State      : Synthesized
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (64)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.913        0.000                      0                   96       -0.305      -21.860                     96                   96        1.894        0.000                       0                   161  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
i_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.913        0.000                      0                   96       -0.305      -21.860                     96                   96        1.894        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.913ns,  Total Violation        0.000ns
Hold  :           96  Failing Endpoints,  Worst Slack       -0.305ns,  Total Violation      -21.860ns
PW    :            0  Failing Endpoints,  Worst Slack        1.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_vec_reg_reg[0][1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.483ns (66.346%)  route 0.245ns (33.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 8.826 - 5.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.078ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.155ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.685     0.685 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.738     1.423    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.078     1.501 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=160, unplaced)       3.121     4.622    row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_clk_IBUF_BUFG
                         SRL16E                                       r  row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_vec_reg_reg[0][1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
                         SRL16E (Prop_SRL16E_CLK_Q)
                                                      0.387     5.009 r  row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_vec_reg_reg[0][1]_srl2/Q
                         net (fo=2, unplaced)         0.183     5.192    row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[1]_fret_2
                         LUT4 (Prop_LUT4_I0_O)        0.096     5.288 r  row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r[1]_fret_i_1/O
                         net (fo=1, unplaced)         0.062     5.350    row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r[1]_fret_i_1_n_0
                         FDRE                                         r  row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[1]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.377     5.377 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     6.023    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.063     6.086 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=160, unplaced)       2.740     8.826    row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/i_clk_IBUF_BUFG
                         FDRE                                         r  row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[1]_fret/C
                         clock pessimism              0.508     9.334    
                         clock uncertainty           -0.078     9.257    
                         FDRE (Setup_FDRE_C_D)        0.007     9.264    row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[1]_fret
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                  3.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.305ns  (arrival time - required time)
  Source:                 row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_vec_reg_reg[0][2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.313     0.313 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.414     0.727    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.045     0.772 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=160, unplaced)       1.854     2.626    row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_clk_IBUF_BUFG
                         SRL16E                                       r  row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_vec_reg_reg[0][2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
                         SRL16E (Prop_SRL16E_CLK_Q)
                                                      0.114     2.740 r  row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_vec_reg_reg[0][2]_srl2/Q
                         net (fo=1, unplaced)         0.016     2.756    row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[2]_0
                         FDRE                                         r  row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_IBUF_I_O)         0.473     0.473 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.527     1.000    i_clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.061     1.061 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=160, unplaced)       2.273     3.335    row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/i_clk_IBUF_BUFG
                         FDRE                                         r  row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[2]/C
                         clock pessimism             -0.309     3.026    
                         FDRE (Hold_FDRE_C_D)         0.035     3.061    row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/leaf_node.kahan_step_leaf/y_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                 -0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     SRL16E/CLK  n/a            1.213         5.000       3.787                row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_vec_reg_reg[0][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.606         2.500       1.894                row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_vec_reg_reg[0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.606         2.500       1.894                row_loop[0].col_loop[0].u_dot_general/genblk1[0].u_dot_fp/gen_other_accum.gen_kahan_accum.u_kahan_tree/i_vec_reg_reg[0][0]_srl2/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
i_clk     | A_i[0][0][0]   | SRL16E  | -     |    -0.412 (r) | FAST    |     3.213 (r) | SLOW    |          |
i_clk     | A_i[0][0][1]   | SRL16E  | -     |    -0.429 (r) | FAST    |     3.209 (r) | SLOW    |          |
i_clk     | A_i[0][0][2]   | SRL16E  | -     |    -0.678 (r) | FAST    |     3.241 (r) | SLOW    |          |
i_clk     | A_i[0][0][3]   | SRL16E  | -     |    -0.657 (r) | FAST    |     3.239 (r) | SLOW    |          |
i_clk     | A_i[0][1][0]   | FDRE    | -     |    -0.601 (r) | FAST    |     3.371 (r) | SLOW    |          |
i_clk     | A_i[0][1][1]   | FDRE    | -     |    -0.618 (r) | FAST    |     3.367 (r) | SLOW    |          |
i_clk     | A_i[0][1][2]   | FDRE    | -     |    -0.867 (r) | FAST    |     3.399 (r) | SLOW    |          |
i_clk     | A_i[0][1][3]   | FDRE    | -     |    -0.846 (r) | FAST    |     3.397 (r) | SLOW    |          |
i_clk     | A_i[1][0][0]   | SRL16E  | -     |    -0.413 (r) | FAST    |     3.209 (r) | SLOW    |          |
i_clk     | A_i[1][0][1]   | SRL16E  | -     |    -0.431 (r) | FAST    |     3.199 (r) | SLOW    |          |
i_clk     | A_i[1][0][2]   | SRL16E  | -     |    -0.445 (r) | FAST    |     3.066 (r) | SLOW    |          |
i_clk     | A_i[1][0][3]   | SRL16E  | -     |    -0.431 (r) | FAST    |     3.199 (r) | SLOW    |          |
i_clk     | A_i[1][1][0]   | FDRE    | -     |    -0.602 (r) | FAST    |     3.367 (r) | SLOW    |          |
i_clk     | A_i[1][1][1]   | FDRE    | -     |    -0.620 (r) | FAST    |     3.357 (r) | SLOW    |          |
i_clk     | A_i[1][1][2]   | FDRE    | -     |    -0.634 (r) | FAST    |     3.224 (r) | SLOW    |          |
i_clk     | A_i[1][1][3]   | FDRE    | -     |    -0.620 (r) | FAST    |     3.357 (r) | SLOW    |          |
i_clk     | B_i[0][0][0]   | SRL16E  | -     |    -0.433 (r) | FAST    |     3.221 (r) | SLOW    |          |
i_clk     | B_i[0][0][1]   | SRL16E  | -     |    -0.417 (r) | FAST    |     3.216 (r) | SLOW    |          |
i_clk     | B_i[0][0][2]   | SRL16E  | -     |    -0.416 (r) | FAST    |     3.064 (r) | SLOW    |          |
i_clk     | B_i[0][0][3]   | SRL16E  | -     |    -0.414 (r) | FAST    |     3.216 (r) | SLOW    |          |
i_clk     | B_i[0][1][0]   | SRL16E  | -     |    -0.433 (r) | FAST    |     3.221 (r) | SLOW    |          |
i_clk     | B_i[0][1][1]   | SRL16E  | -     |    -0.417 (r) | FAST    |     3.216 (r) | SLOW    |          |
i_clk     | B_i[0][1][2]   | SRL16E  | -     |    -0.416 (r) | FAST    |     3.064 (r) | SLOW    |          |
i_clk     | B_i[0][1][3]   | SRL16E  | -     |    -0.414 (r) | FAST    |     3.216 (r) | SLOW    |          |
i_clk     | B_i[1][0][0]   | FDRE    | -     |    -0.622 (r) | FAST    |     3.379 (r) | SLOW    |          |
i_clk     | B_i[1][0][1]   | FDRE    | -     |    -0.606 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | B_i[1][0][2]   | FDRE    | -     |    -0.605 (r) | FAST    |     3.222 (r) | SLOW    |          |
i_clk     | B_i[1][0][3]   | FDRE    | -     |    -0.603 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | B_i[1][1][0]   | FDRE    | -     |    -0.622 (r) | FAST    |     3.379 (r) | SLOW    |          |
i_clk     | B_i[1][1][1]   | FDRE    | -     |    -0.606 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | B_i[1][1][2]   | FDRE    | -     |    -0.605 (r) | FAST    |     3.222 (r) | SLOW    |          |
i_clk     | B_i[1][1][3]   | FDRE    | -     |    -0.603 (r) | FAST    |     3.374 (r) | SLOW    |          |
i_clk     | S_A_i[0][0][0] | FDRE    | -     |    -0.611 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | S_A_i[0][0][1] | FDRE    | -     |    -0.648 (r) | FAST    |     3.370 (r) | SLOW    |          |
i_clk     | S_A_i[0][0][2] | FDRE    | -     |    -0.644 (r) | FAST    |     3.366 (r) | SLOW    |          |
i_clk     | S_A_i[0][0][3] | FDRE    | -     |    -0.653 (r) | FAST    |     3.370 (r) | SLOW    |          |
i_clk     | S_A_i[0][0][4] | FDRE    | -     |    -0.681 (r) | FAST    |     3.369 (r) | SLOW    |          |
i_clk     | S_A_i[0][0][5] | FDRE    | -     |    -0.696 (r) | FAST    |     3.370 (r) | SLOW    |          |
i_clk     | S_A_i[0][0][6] | FDRE    | -     |    -0.807 (r) | FAST    |     3.367 (r) | SLOW    |          |
i_clk     | S_A_i[0][0][7] | FDRE    | -     |    -0.854 (r) | FAST    |     3.369 (r) | SLOW    |          |
i_clk     | S_A_i[1][0][0] | FDRE    | -     |    -0.611 (r) | FAST    |     3.368 (r) | SLOW    |          |
i_clk     | S_A_i[1][0][1] | FDRE    | -     |    -0.648 (r) | FAST    |     3.370 (r) | SLOW    |          |
i_clk     | S_A_i[1][0][2] | FDRE    | -     |    -0.644 (r) | FAST    |     3.366 (r) | SLOW    |          |
i_clk     | S_A_i[1][0][3] | FDRE    | -     |    -0.653 (r) | FAST    |     3.370 (r) | SLOW    |          |
i_clk     | S_A_i[1][0][4] | FDRE    | -     |    -0.681 (r) | FAST    |     3.369 (r) | SLOW    |          |
i_clk     | S_A_i[1][0][5] | FDRE    | -     |    -0.696 (r) | FAST    |     3.370 (r) | SLOW    |          |
i_clk     | S_A_i[1][0][6] | FDRE    | -     |    -0.807 (r) | FAST    |     3.367 (r) | SLOW    |          |
i_clk     | S_A_i[1][0][7] | FDRE    | -     |    -0.854 (r) | FAST    |     3.369 (r) | SLOW    |          |
i_clk     | S_B_i[0][0][0] | FDRE    | -     |    -0.636 (r) | FAST    |     3.387 (r) | SLOW    |          |
i_clk     | S_B_i[0][0][1] | FDRE    | -     |    -0.673 (r) | FAST    |     3.388 (r) | SLOW    |          |
i_clk     | S_B_i[0][0][2] | FDRE    | -     |    -0.669 (r) | FAST    |     3.384 (r) | SLOW    |          |
i_clk     | S_B_i[0][0][3] | FDRE    | -     |    -0.679 (r) | FAST    |     3.389 (r) | SLOW    |          |
i_clk     | S_B_i[0][0][4] | FDRE    | -     |    -0.707 (r) | FAST    |     3.387 (r) | SLOW    |          |
i_clk     | S_B_i[0][0][5] | FDRE    | -     |    -0.720 (r) | FAST    |     3.387 (r) | SLOW    |          |
i_clk     | S_B_i[0][0][6] | FDRE    | -     |    -0.830 (r) | FAST    |     3.386 (r) | SLOW    |          |
i_clk     | S_B_i[0][0][7] | FDRE    | -     |    -0.878 (r) | FAST    |     3.386 (r) | SLOW    |          |
i_clk     | S_B_i[0][1][0] | FDRE    | -     |    -0.636 (r) | FAST    |     3.387 (r) | SLOW    |          |
i_clk     | S_B_i[0][1][1] | FDRE    | -     |    -0.673 (r) | FAST    |     3.388 (r) | SLOW    |          |
i_clk     | S_B_i[0][1][2] | FDRE    | -     |    -0.669 (r) | FAST    |     3.384 (r) | SLOW    |          |
i_clk     | S_B_i[0][1][3] | FDRE    | -     |    -0.679 (r) | FAST    |     3.389 (r) | SLOW    |          |
i_clk     | S_B_i[0][1][4] | FDRE    | -     |    -0.707 (r) | FAST    |     3.387 (r) | SLOW    |          |
i_clk     | S_B_i[0][1][5] | FDRE    | -     |    -0.720 (r) | FAST    |     3.387 (r) | SLOW    |          |
i_clk     | S_B_i[0][1][6] | FDRE    | -     |    -0.830 (r) | FAST    |     3.386 (r) | SLOW    |          |
i_clk     | S_B_i[0][1][7] | FDRE    | -     |    -0.878 (r) | FAST    |     3.386 (r) | SLOW    |          |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+----------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output         | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port           | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------------+--------+-------+----------------+---------+----------------+---------+----------+
i_clk     | C_o[0][0][0]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[0][0][1]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[0][0][2]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[0][0][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[0][1][0]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[0][1][1]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[0][1][2]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[0][1][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[1][0][0]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[1][0][1]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[1][0][2]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[1][0][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[1][1][0]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[1][1][1]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[1][1][2]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | C_o[1][1][3]   | FDRE   | -     |      7.441 (r) | SLOW    |      3.611 (r) | FAST    |          |
i_clk     | S_C_o[0][0][0] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][0][1] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][0][2] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][0][3] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][0][4] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][0][5] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][0][6] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][0][7] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][1][0] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][1][1] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][1][2] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][1][3] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][1][4] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][1][5] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][1][6] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[0][1][7] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][0][0] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][0][1] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][0][2] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][0][3] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][0][4] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][0][5] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][0][6] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][0][7] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][1][0] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][1][1] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][1][2] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][1][3] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][1][4] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][1][5] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][1][6] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
i_clk     | S_C_o[1][1][7] | FDRE   | -     |      7.440 (r) | SLOW    |      3.610 (r) | FAST    |          |
----------+----------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
i_clk  | i_clk       |         1.086 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.829 ns
Ideal Clock Offset to Actual Clock: 1.827 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
A_i[0][0][0]       | -0.412 (r) | FAST    |   3.213 (r) | SLOW    |       inf |       inf |             - |
A_i[0][0][1]       | -0.429 (r) | FAST    |   3.209 (r) | SLOW    |       inf |       inf |             - |
A_i[0][0][2]       | -0.678 (r) | FAST    |   3.241 (r) | SLOW    |       inf |       inf |             - |
A_i[0][0][3]       | -0.657 (r) | FAST    |   3.239 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.412 (r) | FAST    |   3.241 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.798 ns
Ideal Clock Offset to Actual Clock: 2.000 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
A_i[0][1][0]       | -0.601 (r) | FAST    |   3.371 (r) | SLOW    |       inf |       inf |             - |
A_i[0][1][1]       | -0.618 (r) | FAST    |   3.367 (r) | SLOW    |       inf |       inf |             - |
A_i[0][1][2]       | -0.867 (r) | FAST    |   3.399 (r) | SLOW    |       inf |       inf |             - |
A_i[0][1][3]       | -0.846 (r) | FAST    |   3.397 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.601 (r) | FAST    |   3.399 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.796 ns
Ideal Clock Offset to Actual Clock: 1.811 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
A_i[1][0][0]       | -0.413 (r) | FAST    |   3.209 (r) | SLOW    |       inf |       inf |             - |
A_i[1][0][1]       | -0.431 (r) | FAST    |   3.199 (r) | SLOW    |       inf |       inf |             - |
A_i[1][0][2]       | -0.445 (r) | FAST    |   3.066 (r) | SLOW    |       inf |       inf |             - |
A_i[1][0][3]       | -0.431 (r) | FAST    |   3.199 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.413 (r) | FAST    |   3.209 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.765 ns
Ideal Clock Offset to Actual Clock: 1.985 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
A_i[1][1][0]       | -0.602 (r) | FAST    |   3.367 (r) | SLOW    |       inf |       inf |             - |
A_i[1][1][1]       | -0.620 (r) | FAST    |   3.357 (r) | SLOW    |       inf |       inf |             - |
A_i[1][1][2]       | -0.634 (r) | FAST    |   3.224 (r) | SLOW    |       inf |       inf |             - |
A_i[1][1][3]       | -0.620 (r) | FAST    |   3.357 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.602 (r) | FAST    |   3.367 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.807 ns
Ideal Clock Offset to Actual Clock: 1.818 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
B_i[0][0][0]       | -0.433 (r) | FAST    |   3.221 (r) | SLOW    |       inf |       inf |             - |
B_i[0][0][1]       | -0.417 (r) | FAST    |   3.216 (r) | SLOW    |       inf |       inf |             - |
B_i[0][0][2]       | -0.416 (r) | FAST    |   3.064 (r) | SLOW    |       inf |       inf |             - |
B_i[0][0][3]       | -0.414 (r) | FAST    |   3.216 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.414 (r) | FAST    |   3.221 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.807 ns
Ideal Clock Offset to Actual Clock: 1.818 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
B_i[0][1][0]       | -0.433 (r) | FAST    |   3.221 (r) | SLOW    |       inf |       inf |             - |
B_i[0][1][1]       | -0.417 (r) | FAST    |   3.216 (r) | SLOW    |       inf |       inf |             - |
B_i[0][1][2]       | -0.416 (r) | FAST    |   3.064 (r) | SLOW    |       inf |       inf |             - |
B_i[0][1][3]       | -0.414 (r) | FAST    |   3.216 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.414 (r) | FAST    |   3.221 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.776 ns
Ideal Clock Offset to Actual Clock: 1.991 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
B_i[1][0][0]       | -0.622 (r) | FAST    |   3.379 (r) | SLOW    |       inf |       inf |             - |
B_i[1][0][1]       | -0.606 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
B_i[1][0][2]       | -0.605 (r) | FAST    |   3.222 (r) | SLOW    |       inf |       inf |             - |
B_i[1][0][3]       | -0.603 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.603 (r) | FAST    |   3.379 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.776 ns
Ideal Clock Offset to Actual Clock: 1.991 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
B_i[1][1][0]       | -0.622 (r) | FAST    |   3.379 (r) | SLOW    |       inf |       inf |             - |
B_i[1][1][1]       | -0.606 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
B_i[1][1][2]       | -0.605 (r) | FAST    |   3.222 (r) | SLOW    |       inf |       inf |             - |
B_i[1][1][3]       | -0.603 (r) | FAST    |   3.374 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.603 (r) | FAST    |   3.379 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.759 ns
Ideal Clock Offset to Actual Clock: 1.991 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_A_i[0][0][0]     | -0.611 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
S_A_i[0][0][1]     | -0.648 (r) | FAST    |   3.370 (r) | SLOW    |       inf |       inf |             - |
S_A_i[0][0][2]     | -0.644 (r) | FAST    |   3.366 (r) | SLOW    |       inf |       inf |             - |
S_A_i[0][0][3]     | -0.653 (r) | FAST    |   3.370 (r) | SLOW    |       inf |       inf |             - |
S_A_i[0][0][4]     | -0.681 (r) | FAST    |   3.369 (r) | SLOW    |       inf |       inf |             - |
S_A_i[0][0][5]     | -0.696 (r) | FAST    |   3.370 (r) | SLOW    |       inf |       inf |             - |
S_A_i[0][0][6]     | -0.807 (r) | FAST    |   3.367 (r) | SLOW    |       inf |       inf |             - |
S_A_i[0][0][7]     | -0.854 (r) | FAST    |   3.369 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.611 (r) | FAST    |   3.370 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.759 ns
Ideal Clock Offset to Actual Clock: 1.991 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_A_i[1][0][0]     | -0.611 (r) | FAST    |   3.368 (r) | SLOW    |       inf |       inf |             - |
S_A_i[1][0][1]     | -0.648 (r) | FAST    |   3.370 (r) | SLOW    |       inf |       inf |             - |
S_A_i[1][0][2]     | -0.644 (r) | FAST    |   3.366 (r) | SLOW    |       inf |       inf |             - |
S_A_i[1][0][3]     | -0.653 (r) | FAST    |   3.370 (r) | SLOW    |       inf |       inf |             - |
S_A_i[1][0][4]     | -0.681 (r) | FAST    |   3.369 (r) | SLOW    |       inf |       inf |             - |
S_A_i[1][0][5]     | -0.696 (r) | FAST    |   3.370 (r) | SLOW    |       inf |       inf |             - |
S_A_i[1][0][6]     | -0.807 (r) | FAST    |   3.367 (r) | SLOW    |       inf |       inf |             - |
S_A_i[1][0][7]     | -0.854 (r) | FAST    |   3.369 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.611 (r) | FAST    |   3.370 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.753 ns
Ideal Clock Offset to Actual Clock: 2.013 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_B_i[0][0][0]     | -0.636 (r) | FAST    |   3.387 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][0][1]     | -0.673 (r) | FAST    |   3.388 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][0][2]     | -0.669 (r) | FAST    |   3.384 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][0][3]     | -0.679 (r) | FAST    |   3.389 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][0][4]     | -0.707 (r) | FAST    |   3.387 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][0][5]     | -0.720 (r) | FAST    |   3.387 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][0][6]     | -0.830 (r) | FAST    |   3.386 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][0][7]     | -0.878 (r) | FAST    |   3.386 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.636 (r) | FAST    |   3.389 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: i_clk
Worst Case Data Window: 2.753 ns
Ideal Clock Offset to Actual Clock: 2.013 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
S_B_i[0][1][0]     | -0.636 (r) | FAST    |   3.387 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][1][1]     | -0.673 (r) | FAST    |   3.388 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][1][2]     | -0.669 (r) | FAST    |   3.384 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][1][3]     | -0.679 (r) | FAST    |   3.389 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][1][4]     | -0.707 (r) | FAST    |   3.387 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][1][5]     | -0.720 (r) | FAST    |   3.387 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][1][6]     | -0.830 (r) | FAST    |   3.386 (r) | SLOW    |       inf |       inf |             - |
S_B_i[0][1][7]     | -0.878 (r) | FAST    |   3.386 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.636 (r) | FAST    |   3.389 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
C_o[0][0][0]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[0][0][1]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[0][0][2]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[0][0][3]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
C_o[0][1][0]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[0][1][1]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[0][1][2]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[0][1][3]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
C_o[1][0][0]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[1][0][1]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[1][0][2]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[1][0][3]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
C_o[1][1][0]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[1][1][1]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[1][1][2]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
C_o[1][1][3]       |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.441 (r) | SLOW    |   3.611 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
S_C_o[0][0][0]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][0][1]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][0][2]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][0][3]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][0][4]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][0][5]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][0][6]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][0][7]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
S_C_o[0][1][0]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][1][1]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][1][2]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][1][3]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][1][4]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][1][5]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][1][6]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[0][1][7]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
S_C_o[1][0][0]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][0][1]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][0][2]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][0][3]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][0][4]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][0][5]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][0][6]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][0][7]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: i_clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
S_C_o[1][1][0]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][1][1]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][1][2]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][1][3]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][1][4]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][1][5]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][1][6]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
S_C_o[1][1][7]     |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.440 (r) | SLOW    |   3.610 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+




