
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.638404                       # Number of seconds simulated
sim_ticks                                2638404194500                       # Number of ticks simulated
final_tick                               2638404194500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225985                       # Simulator instruction rate (inst/s)
host_op_rate                                   225985                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6117756678                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732000                       # Number of bytes of host memory used
host_seconds                                   431.27                       # Real time elapsed on the host
sim_insts                                    97460359                       # Number of instructions simulated
sim_ops                                      97460359                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       103762304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       308697088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          412463488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    103762304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     103762304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54284288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54284288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           810643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2411696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3222371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        424096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             424096                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39327676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          117001439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156330667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39327676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39327676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20574667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20574667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20574667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39327676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         117001439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            176905334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3222371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     424096                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6444742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   848192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              409929664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2533824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                53873920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               412463488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54284288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  39591                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6391                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            585081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            337609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            246460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            429885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            228735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            409865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            313681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            286460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            362416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            513669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           471252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           517221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           378387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           377340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           422625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             95499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             54913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            51102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            46420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            82908                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        10                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5773                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2638404181500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6444742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               848192                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3203117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3201970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      6                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  48830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  13171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12007                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1154151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    401.855050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.892582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.096248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18153      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       475809     41.23%     42.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       214020     18.54%     61.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        95098      8.24%     69.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        50686      4.39%     73.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38096      3.30%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26561      2.30%     79.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22134      1.92%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       213594     18.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1154151                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.232629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4609.902011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        50341    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50342                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.721227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.657353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.524482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         49979     99.28%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           325      0.65%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            27      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::408-415            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50342                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122417641312                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            242514222562                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32025755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19112.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37862.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       155.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5427787                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  664986                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     723550.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3152874060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1675773330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             20261720640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2028147480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32472045840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          42276470790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1163945760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    121798268040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14800009440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     537643739100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           777275324430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            294.600549                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2542656858242                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    910954500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13745120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2237013131750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  38540747242                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   81090223008                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 267104018000                       # Time in different power states
system.mem_ctrls_1.actEnergy               5087814060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2704229715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25471057500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2365944120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32328220080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          47904380040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1162852320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    119007936210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11760179520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     538040914080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           785836858095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            297.845516                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2530316202500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    872353250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13684028000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2238707238750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  30625496500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   93531610750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 260983467250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17012388                       # DTB read hits
system.cpu.dtb.read_misses                      12434                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817021                       # DTB read accesses
system.cpu.dtb.write_hits                     8894439                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25906827                       # DTB hits
system.cpu.dtb.data_misses                      13741                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141515                       # DTB accesses
system.cpu.itb.fetch_hits                     5687304                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5693344                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7067                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310712314.489883                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    451792321.184059                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7067    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7067                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    442600268000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2195803926500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5276808389                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7067                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4478      2.07%      2.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.10% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                198989     91.81%     93.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    6145      2.84%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rti                     6231      2.87%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 216734                       # number of callpals executed
system.cpu.kern.inst.hwrei                     239532                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6914                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1967                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2301                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2026                      
system.cpu.kern.mode_good::user                  1967                      
system.cpu.kern.mode_good::idle                    59                      
system.cpu.kern.mode_switch_good::kernel     0.293029                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.025641                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.362368                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       352457294000     13.36%     13.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10148328500      0.38%     13.74% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2275796443000     86.26%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4479                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83081     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2630      1.26%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122140     58.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207968                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81544     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2630      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81544     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165835                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2487195947500     94.27%     94.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               239581000      0.01%     94.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1717793500      0.07%     94.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            149248745500      5.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2638402067500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981500                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667627                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797406                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97460359                       # Number of instructions committed
system.cpu.committedOps                      97460359                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94452659                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 424308                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2921184                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12572514                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94452659                       # number of integer instructions
system.cpu.num_fp_insts                        424308                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129786659                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71780930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176795                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179759                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25965582                       # number of memory refs
system.cpu.num_load_insts                    17053601                       # Number of load instructions
system.cpu.num_store_insts                    8911981                       # Number of store instructions
system.cpu.num_idle_cycles               4391607852.998336                       # Number of idle cycles
system.cpu.num_busy_cycles               885200536.001665                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.167753                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.832247                       # Percentage of idle cycles
system.cpu.Branches                          16110493                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595298      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67981542     69.74%     71.38% # Class of executed instruction
system.cpu.op_class::IntMult                   187021      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117362      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::MemRead                 17356423     17.81%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8838642      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              154959      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147808      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1091133      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97474367                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2815872                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23104792                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2815872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.205200                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         832510752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        832510752                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14210872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14210872                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8305918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8305918                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279285                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315877                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315877                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22516790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22516790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22516790                       # number of overall hits
system.cpu.dcache.overall_hits::total        22516790                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2506287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2506287                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       272070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       272070                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37652                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37652                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2778357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2778357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2778357                       # number of overall misses
system.cpu.dcache.overall_misses::total       2778357                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 203690950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 203690950000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22622714500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22622714500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2438738000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2438738000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 226313664500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 226313664500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 226313664500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 226313664500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16717159                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16717159                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8577988                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8577988                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       316937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       316937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315877                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315877                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25295147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25295147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25295147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25295147                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149923                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031717                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.118800                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118800                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109838                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109838                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109838                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109838                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81271.997181                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81271.997181                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83150.345499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83150.345499                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64770.477000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64770.477000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81455.934029                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81455.934029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81455.934029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81455.934029                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       545414                       # number of writebacks
system.cpu.dcache.writebacks::total            545414                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2506287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2506287                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       272070                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272070                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37652                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37652                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2778357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2778357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2778357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2778357                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17381                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17381                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 201184663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 201184663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22350644500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22350644500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2401086000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2401086000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 223535307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 223535307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 223535307500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 223535307500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561236500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561236500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561236500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561236500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.118800                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118800                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109838                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109838                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109838                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109838                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80271.997181                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80271.997181                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82150.345499                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82150.345499                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 63770.477000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63770.477000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80455.934029                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80455.934029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80455.934029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80455.934029                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223897.389933                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223897.389933                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89824.319659                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89824.319659                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1648431                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996186                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95823090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1648431                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.129876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         884703500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196597394                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196597394                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95825710                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95825710                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95825710                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95825710                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95825710                       # number of overall hits
system.cpu.icache.overall_hits::total        95825710                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1648658                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1648658                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1648658                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1648658                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1648658                       # number of overall misses
system.cpu.icache.overall_misses::total       1648658                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  88869450000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  88869450000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  88869450000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  88869450000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  88869450000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  88869450000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97474368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97474368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97474368                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97474368                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97474368                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97474368                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016914                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016914                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016914                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016914                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016914                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016914                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53904.114741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53904.114741                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53904.114741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53904.114741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53904.114741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53904.114741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1648431                       # number of writebacks
system.cpu.icache.writebacks::total           1648431                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1648658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1648658                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1648658                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1648658                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1648658                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1648658                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  87220792000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  87220792000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  87220792000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  87220792000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  87220792000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  87220792000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016914                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016914                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016914                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016914                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016914                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016914                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52904.114741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52904.114741                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52904.114741                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52904.114741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52904.114741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52904.114741                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32632                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32632                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47498                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897434                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6369000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               649500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                22500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              200500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5380500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208355162                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24354000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.166961                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2583340638000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.166961                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.020870                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.020870                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     27339630                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27339630                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2785606532                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2785606532                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2812946162                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2812946162                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2812946162                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2812946162                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 153593.426966                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 153593.426966                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 125342.266559                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 125342.266559                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125566.742344                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125566.742344                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125566.742344                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125566.742344                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1664                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    59.428571                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18439630                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18439630                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1674134298                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1674134298                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1692573928                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1692573928                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1692573928                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1692573928                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 103593.426966                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 103593.426966                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 75330.017009                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75330.017009                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75554.590126                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75554.590126                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75554.590126                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75554.590126                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3365931                       # number of replacements
system.l2.tags.tagsinuse                   511.983085                       # Cycle average of tags in use
system.l2.tags.total_refs                     5496582                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3365931                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.633005                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 134629000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       29.847254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        239.180926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        242.954906                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.058295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.467150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.474521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 574734059                       # Number of tag accesses
system.l2.tags.data_accesses                574734059                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       545414                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           545414                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1647678                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1647678                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              37512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37512                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          838003                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             838003                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         366735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            366735                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                838003                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                404247                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1242250                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               838003                       # number of overall hits
system.l2.overall_hits::cpu.data               404247                       # number of overall hits
system.l2.overall_hits::total                 1242250                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           234549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              234549                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        810643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           810643                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2177204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2177204                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              810643                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2411753                       # number of demand (read+write) misses
system.l2.demand_misses::total                3222396                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             810643                       # number of overall misses
system.l2.overall_misses::cpu.data            2411753                       # number of overall misses
system.l2.overall_misses::total               3222396                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21538626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21538626500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  75879016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  75879016000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 195816813500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 195816813500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   75879016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  217355440000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     293234456000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  75879016000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 217355440000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    293234456000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       545414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       545414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1647678                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1647678                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         272061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1648646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1648646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2543939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2543939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1648646                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2816000                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4464646                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1648646                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2816000                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4464646                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.862119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.862119                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.491702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.491702                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.855840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.855840                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.491702                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.856446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.721758                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.491702                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.856446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.721758                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91829.965167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91829.965167                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93603.492536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93603.492536                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89939.580076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89939.580076                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93603.492536                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90123.424745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90998.889025                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93603.492536                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90123.424745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90998.889025                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               401880                       # number of writebacks
system.l2.writebacks::total                    401880                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        59613                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         59613                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       234549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         234549                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       810643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       810643                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2177204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2177204                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         810643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2411753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3222396                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        810643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2411753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3222396                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10408                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10408                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17381                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17381                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19193136500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19193136500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  67772586000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  67772586000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 174044773500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 174044773500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  67772586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 193237910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 261010496000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  67772586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 193237910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 261010496000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1465989000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1465989000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1465989000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1465989000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.862119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.862119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.491702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.491702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.855840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.855840                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.491702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.856446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.721758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.491702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.856446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.721758                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81829.965167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81829.965167                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83603.492536                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83603.492536                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79939.580076                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79939.580076                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83603.492536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80123.424745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80998.889025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83603.492536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80123.424745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80998.889025                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210237.917682                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210237.917682                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84344.341522                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84344.341522                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       6494609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3250038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            2994998                       # Transaction distribution
system.membus.trans_dist::WriteReq              10408                       # Transaction distribution
system.membus.trans_dist::WriteResp             10408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       424096                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2819932                       # Transaction distribution
system.membus.trans_dist::ReadExReq            234549                       # Transaction distribution
system.membus.trans_dist::ReadExResp           234549                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2988025                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9666369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9701131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9745959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47498                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    463900032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    463947530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               466795274                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              203                       # Total snoops (count)
system.membus.snoopTraffic                      25984                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3262189                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007888                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3261986     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     203      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3262189                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31808500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9962026456                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1695550                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        30155350266                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8928970                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4464389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1936                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         204651                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       204633                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4199716                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10408                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10408                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       947294                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1648431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5234509                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272061                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272061                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1648658                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2544085                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4945735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8482798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13428533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    422025856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    430327178                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              852353034                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3366235                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51460864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7848125                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.160116                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7641537     97.37%     97.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 206570      2.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7848125                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8866069500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           413903                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4121645000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7052181500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2638404194500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006969                       # Number of seconds simulated
sim_ticks                                  6968832000                       # Number of ticks simulated
final_tick                               2645373026500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               14007350                       # Simulator instruction rate (inst/s)
host_op_rate                                 14007322                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              984031760                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733024                       # Number of bytes of host memory used
host_seconds                                     7.08                       # Real time elapsed on the host
sim_insts                                    99198518                       # Number of instructions simulated
sim_ops                                      99198518                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2338304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2791680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5129984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2338304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2338304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2076288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2076288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16221                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          335537433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          400595107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             736132540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     335537433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        335537433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       297939167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            297939167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       297939167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         335537433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         400595107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034071707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       40078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16221                       # Number of write requests accepted
system.mem_ctrls.readBursts                     80156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5093312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   36672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2076288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5129984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2076288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    573                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2168                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1622                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6968832000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 80156                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.546410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   234.833724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.597259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          373      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10965     49.48%     51.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4278     19.30%     70.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1864      8.41%     78.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          996      4.49%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          604      2.73%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          397      1.79%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          341      1.54%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2343     10.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22161                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.446400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.077485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.268123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            646     34.45%     34.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           416     22.19%     56.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           239     12.75%     69.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           181      9.65%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           107      5.71%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            65      3.47%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           54      2.88%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           38      2.03%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           23      1.23%     94.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           18      0.96%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           17      0.91%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           14      0.75%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           14      0.75%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            7      0.37%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.21%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.16%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.11%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.16%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.11%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            3      0.16%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            4      0.21%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            2      0.11%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            2      0.11%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            2      0.11%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.05%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            3      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            2      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1875                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.302400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.130676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.731251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1291     68.85%     68.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      5.92%     74.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              187      9.97%     84.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      2.45%     87.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      1.01%     88.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               43      2.29%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               44      2.35%     92.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      1.87%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      1.07%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      1.49%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.96%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               16      0.85%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.37%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.21%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.05%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.11%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1875                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1938865750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3431047000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  397915000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24362.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43112.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       730.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       297.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    736.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    297.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    61968                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27897                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     123782.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 62396460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33175890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               228958380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               84402180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         538424640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            679521510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15916320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2007100530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       280760160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         84682440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4015438980                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            576.199710                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5436884250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     12134750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     227892000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    304302250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    731212500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1291921000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4401369500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 95825940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 50925105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               339264240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               84945060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         538424640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            782791830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14535360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2075916630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       172797600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         55823460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4211249865                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            604.297803                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5214348250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9373250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     227826000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    211889500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    450050250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1517284500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4552408500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       327499                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      259124                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       586623                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426612                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427445                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6932832000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13937664                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   233      5.32%      5.32% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.64% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3546     80.94%     86.58% # number of callpals executed
system.cpu.kern.callpal::rdps                     101      2.31%     88.88% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.93% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     88.98% # number of callpals executed
system.cpu.kern.callpal::rti                      373      8.51%     97.49% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.73%     99.22% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4381                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7081                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               606                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 338                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 338                      
system.cpu.kern.mode_good::user                   338                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.557756                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.716102                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5854606000     84.01%     84.01% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1114287000     15.99%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      233                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1661     42.03%     42.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     42.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.18%     42.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2258     57.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3952                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1658     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.78%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.21%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1658     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3349                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5263462000     75.53%     75.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                49236000      0.71%     76.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9862500      0.14%     76.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1646332500     23.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           6968893000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998194                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.734278                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.847419                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1738159                       # Number of instructions committed
system.cpu.committedOps                       1738159                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1673091                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5813                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54457                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       176274                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1673091                       # number of integer instructions
system.cpu.num_fp_insts                          5813                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2304880                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1215931                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3426                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3326                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        591363                       # number of memory refs
system.cpu.num_load_insts                      331221                       # Number of load instructions
system.cpu.num_store_insts                     260142                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999990                       # Number of idle cycles
system.cpu.num_busy_cycles               13865664.000010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.994834                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.005166                       # Percentage of idle cycles
system.cpu.Branches                            246294                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30184      1.73%      1.73% # Class of executed instruction
system.cpu.op_class::IntAlu                   1057764     60.79%     62.53% # Class of executed instruction
system.cpu.op_class::IntMult                     2233      0.13%     62.65% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1640      0.09%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::MemRead                   341025     19.60%     82.36% # Class of executed instruction
system.cpu.op_class::MemWrite                  259172     14.90%     97.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2030      0.12%     97.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1878      0.11%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  43802      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1739993                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             30758                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              564493                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.276663                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18849382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18849382                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       301267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          301267                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       244578                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         244578                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5405                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5405                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6073                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6073                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        545845                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           545845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       545845                       # number of overall hits
system.cpu.dcache.overall_hits::total          545845                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21605                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8343                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          811                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          811                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        29948                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29948                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        29948                       # number of overall misses
system.cpu.dcache.overall_misses::total         29948                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1519568500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1519568500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    712832000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    712832000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     57063500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     57063500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2232400500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2232400500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2232400500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2232400500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       322872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       322872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       252921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       252921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6073                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6073                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       575793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       575793                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       575793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       575793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.066915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066915                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032987                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.130470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.130470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.052012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.052012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052012                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70334.112474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70334.112474                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85440.728755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85440.728755                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 70361.898890                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70361.898890                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74542.557099                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74542.557099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 74542.557099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74542.557099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        14428                       # number of writebacks
system.cpu.dcache.writebacks::total             14428                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21605                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8343                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          811                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          811                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        29948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29948                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1497963500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1497963500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    704489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    704489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     56252500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     56252500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2202452500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2202452500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2202452500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2202452500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137375000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137375000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137375000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137375000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.066915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.032987                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032987                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.130470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.130470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.052012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.052012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052012                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69334.112474                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69334.112474                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84440.728755                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84440.728755                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 69361.898890                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69361.898890                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73542.557099                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73542.557099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73542.557099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73542.557099                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225204.918033                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225204.918033                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127909.683426                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127909.683426                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             41095                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998436                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1701515                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41159                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.340047                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3521084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3521084                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1698895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1698895                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1698895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1698895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1698895                       # number of overall hits
system.cpu.icache.overall_hits::total         1698895                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41098                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41098                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41098                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41098                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41098                       # number of overall misses
system.cpu.icache.overall_misses::total         41098                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2103891500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2103891500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2103891500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2103891500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2103891500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2103891500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1739993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1739993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1739993                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1739993                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1739993                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1739993                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023620                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023620                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023620                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023620                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023620                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023620                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51192.065307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51192.065307                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51192.065307                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51192.065307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51192.065307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51192.065307                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        41095                       # number of writebacks
system.cpu.icache.writebacks::total             41095                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41098                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41098                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41098                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41098                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41098                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41098                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2062793500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2062793500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2062793500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2062793500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2062793500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2062793500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023620                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023620                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023620                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023620                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023620                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023620                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50192.065307                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50192.065307                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50192.065307                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50192.065307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50192.065307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50192.065307                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6128                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6128                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1735                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726943                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               100500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               87000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              910000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              665500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53177765                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1684000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3233985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3233985                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    715275780                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    715275780                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    718509765                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    718509765                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    718509765                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    718509765                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119777.222222                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119777.222222                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 126284.565678                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 126284.565678                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 126253.692673                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 126253.692673                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 126253.692673                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 126253.692673                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           545                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    90.833333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1883985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1883985                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    432007696                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    432007696                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    433891681                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    433891681                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    433891681                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    433891681                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69777.222222                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69777.222222                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 76272.545198                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76272.545198                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76241.729222                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 76241.729222                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76241.729222                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 76241.729222                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     42470                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                      104569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       31.259953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        210.666577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        270.073471                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.061055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.411458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.527487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9226598                       # Number of tag accesses
system.l2.tags.data_accesses                  9226598                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14428                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14428                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        40993                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            40993                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   873                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           22830                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22830                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           8075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8075                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 22830                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  8948                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31778                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                22830                       # number of overall hits
system.l2.overall_hits::cpu.data                 8948                       # number of overall hits
system.l2.overall_hits::total                   31778                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7469                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18268                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        14341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14341                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18268                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               21810                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40078                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18268                       # number of overall misses
system.l2.overall_misses::cpu.data              21810                       # number of overall misses
system.l2.overall_misses::total                 40078                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    682636000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     682636000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1759509500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1759509500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1433155000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1433155000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1759509500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2115791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3875300500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1759509500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2115791000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3875300500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        40993                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        40993                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        41098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             41098                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             30758                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71856                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            41098                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            30758                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71856                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.895349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895349                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.444499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.444499                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.639766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.639766                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.444499                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.709084                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.557754                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.444499                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.709084                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.557754                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91395.903066                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91395.903066                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96316.482374                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96316.482374                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99934.105014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99934.105014                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96316.482374                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 97010.132967                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96693.959279                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96316.482374                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 97010.132967                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96693.959279                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10557                       # number of writebacks
system.l2.writebacks::total                     10557                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1444                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1444                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7469                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18268                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        14341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14341                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          21810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40078                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         21810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40078                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    607946000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    607946000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1576829500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1576829500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1289745000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1289745000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1576829500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1897691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3474520500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1576829500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1897691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3474520500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129036000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129036000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129036000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129036000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.895349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.444499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.444499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.639766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.639766                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.444499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.709084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.557754                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.444499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.709084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.557754                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81395.903066                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81395.903066                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86316.482374                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86316.482374                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89934.105014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89934.105014                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86316.482374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 87010.132967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86693.959279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86316.482374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 87010.132967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86693.959279                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211534.426230                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211534.426230                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120145.251397                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120145.251397                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         93156                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        47388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              33246                       # Transaction distribution
system.membus.trans_dist::WriteReq                464                       # Transaction distribution
system.membus.trans_dist::WriteResp               464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16221                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29544                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7469                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32636                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       120230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       122378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 133760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6481280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6483015                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7208007                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46843                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000576                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024002                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46816     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               46843                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1784000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           224879931                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             256515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          378593250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       143710                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        71860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          292                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4002                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3990                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             64151                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41095                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48243                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41098                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22443                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       123291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        94451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                217742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10520704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5788999                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16309703                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42524                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1354752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           115428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037313                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.190077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 111133     96.28%     96.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4283      3.71%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             115428                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183670000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            74985                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102745000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77737500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6968832000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
