#
#  Spider SDR device settings (MAX2769B)
#
#  [CH1] F_LO = 1572.920 MHz, F_ADC = 10.000 MHz (I ), F_FILT =  2.5 MHz, BW_FILT =  4.2 MHz
#  [CH2] F_LO = 1572.920 MHz, F_ADC = 10.000 MHz (I ), F_FILT =  2.5 MHz, BW_FILT =  4.2 MHz
#  [CH3] F_LO = 1572.920 MHz, F_ADC = 10.000 MHz (I ), F_FILT =  2.5 MHz, BW_FILT =  4.2 MHz
#  [CH4] F_LO = 1572.920 MHz, F_ADC = 10.000 MHz (I ), F_FILT =  2.5 MHz, BW_FILT =  4.2 MHz
#  [CH5] F_LO = 1572.920 MHz, F_ADC = 10.000 MHz (I ), F_FILT =  2.5 MHz, BW_FILT =  4.2 MHz
#  [CH6] F_LO = 1572.920 MHz, F_ADC = 10.000 MHz (I ), F_FILT =  2.5 MHz, BW_FILT =  4.2 MHz
#  [CH7] F_LO = 1572.920 MHz, F_ADC = 10.000 MHz (I ), F_FILT =  2.5 MHz, BW_FILT =  4.2 MHz
#  [CH8] F_LO = 1572.920 MHz, F_ADC = 10.000 MHz (I ), F_FILT =  2.5 MHz, BW_FILT =  4.2 MHz

[CH1]
FCEN            =      39  # IF center freq. LSB 6bits (((128-flip(FCENMSB|FCEN))/2*{0.195|0.66|0.355}MHz))
FBW             =       2  # IF filter center bandwidth (0:2.5MHz,1:9.66MHz,2:4.2MHz)
F3OR5           =       0  # Filter order selection (0:5th,1:3rd)
GAINREF         =     170  # AGC gain ref value (0-4095)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:set-from-GAININ)
GAININ          =      58  # PGA gain value programing ((GAININ-1)dB) (0-63)
FHIPEN          =       1  # Enable highpass coupling between filter and PGA (0:disable,1:enable)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
NDIV            =     157  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1024)
FDIV            =  306184  # PLL fractional divider ratio (0-1048575)
FCENMSB         =       0  # IF center freq. MSB 1bit

[CH2]
FCEN            =      39  # IF center freq. LSB 6bits (((128-flip(FCENMSB|FCEN))/2*{0.195|0.66|0.355}MHz))
FBW             =       2  # IF filter center bandwidth (0:2.5MHz,1:9.66MHz,2:4.2MHz)
F3OR5           =       0  # Filter order selection (0:5th,1:3rd)
GAINREF         =     170  # AGC gain ref value (0-4095)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:set-from-GAININ)
GAININ          =      58  # PGA gain value programing ((GAININ-1)dB) (0-63)
FHIPEN          =       1  # Enable highpass coupling between filter and PGA (0:disable,1:enable)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
NDIV            =     157  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1024)
FDIV            =  306184  # PLL fractional divider ratio (0-1048575)
FCENMSB         =       0  # IF center freq. MSB 1bit

[CH3]
FCEN            =      39  # IF center freq. LSB 6bits (((128-flip(FCENMSB|FCEN))/2*{0.195|0.66|0.355}MHz))
FBW             =       2  # IF filter center bandwidth (0:2.5MHz,1:9.66MHz,2:4.2MHz)
F3OR5           =       0  # Filter order selection (0:5th,1:3rd)
GAINREF         =     170  # AGC gain ref value (0-4095)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:set-from-GAININ)
GAININ          =      58  # PGA gain value programing ((GAININ-1)dB) (0-63)
FHIPEN          =       1  # Enable highpass coupling between filter and PGA (0:disable,1:enable)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
NDIV            =     157  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1024)
FDIV            =  306184  # PLL fractional divider ratio (0-1048575)
FCENMSB         =       0  # IF center freq. MSB 1bit

[CH4]
FCEN            =      39  # IF center freq. LSB 6bits (((128-flip(FCENMSB|FCEN))/2*{0.195|0.66|0.355}MHz))
FBW             =       2  # IF filter center bandwidth (0:2.5MHz,1:9.66MHz,2:4.2MHz)
F3OR5           =       0  # Filter order selection (0:5th,1:3rd)
GAINREF         =     170  # AGC gain ref value (0-4095)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:set-from-GAININ)
GAININ          =      58  # PGA gain value programing ((GAININ-1)dB) (0-63)
FHIPEN          =       1  # Enable highpass coupling between filter and PGA (0:disable,1:enable)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
NDIV            =     157  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1024)
FDIV            =  306184  # PLL fractional divider ratio (0-1048575)
FCENMSB         =       0  # IF center freq. MSB 1bit

[CH5]
FCEN            =      39  # IF center freq. LSB 6bits (((128-flip(FCENMSB|FCEN))/2*{0.195|0.66|0.355}MHz))
FBW             =       2  # IF filter center bandwidth (0:2.5MHz,1:9.66MHz,2:4.2MHz)
F3OR5           =       0  # Filter order selection (0:5th,1:3rd)
GAINREF         =     170  # AGC gain ref value (0-4095)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:set-from-GAININ)
GAININ          =      58  # PGA gain value programing ((GAININ-1)dB) (0-63)
FHIPEN          =       1  # Enable highpass coupling between filter and PGA (0:disable,1:enable)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
NDIV            =     157  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1024)
FDIV            =  306184  # PLL fractional divider ratio (0-1048575)
FCENMSB         =       0  # IF center freq. MSB 1bit

[CH6]
FCEN            =      39  # IF center freq. LSB 6bits (((128-flip(FCENMSB|FCEN))/2*{0.195|0.66|0.355}MHz))
FBW             =       2  # IF filter center bandwidth (0:2.5MHz,1:9.66MHz,2:4.2MHz)
F3OR5           =       0  # Filter order selection (0:5th,1:3rd)
GAINREF         =     170  # AGC gain ref value (0-4095)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:set-from-GAININ)
GAININ          =      58  # PGA gain value programing ((GAININ-1)dB) (0-63)
FHIPEN          =       1  # Enable highpass coupling between filter and PGA (0:disable,1:enable)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
NDIV            =     157  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1024)
FDIV            =  306184  # PLL fractional divider ratio (0-1048575)
FCENMSB         =       0  # IF center freq. MSB 1bit

[CH7]
FCEN            =      39  # IF center freq. LSB 6bits (((128-flip(FCENMSB|FCEN))/2*{0.195|0.66|0.355}MHz))
FBW             =       2  # IF filter center bandwidth (0:2.5MHz,1:9.66MHz,2:4.2MHz)
F3OR5           =       0  # Filter order selection (0:5th,1:3rd)
GAINREF         =     170  # AGC gain ref value (0-4095)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:set-from-GAININ)
GAININ          =      58  # PGA gain value programing ((GAININ-1)dB) (0-63)
FHIPEN          =       1  # Enable highpass coupling between filter and PGA (0:disable,1:enable)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
NDIV            =     157  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1024)
FDIV            =  306184  # PLL fractional divider ratio (0-1048575)
FCENMSB         =       0  # IF center freq. MSB 1bit

[CH8]
FCEN            =      39  # IF center freq. LSB 6bits (((128-flip(FCENMSB|FCEN))/2*{0.195|0.66|0.355}MHz))
FBW             =       2  # IF filter center bandwidth (0:2.5MHz,1:9.66MHz,2:4.2MHz)
F3OR5           =       0  # Filter order selection (0:5th,1:3rd)
GAINREF         =     170  # AGC gain ref value (0-4095)
AGCMODE         =       0  # AGC mode control (0:independent-I/Q,2:set-from-GAININ)
GAININ          =      58  # PGA gain value programing ((GAININ-1)dB) (0-63)
FHIPEN          =       1  # Enable highpass coupling between filter and PGA (0:disable,1:enable)
INT_PLL         =       0  # PLL mode control (0:fractional-N,1:integer-N)
NDIV            =     157  # PLL integer division ratio (36-32767): F_LO=F_XTAL/RDIV*(NDIV+FDIV/2^20)
RDIV            =       1  # PLL reference division ratio (1-1024)
FDIV            =  306184  # PLL fractional divider ratio (0-1048575)
FCENMSB         =       0  # IF center freq. MSB 1bit
