# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/msm/qcom,adreno-405.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm Adreno 4xx GPU

maintainers:
  - Rob Clark <robdclark@gmail.com>

description:
  Device tree bindings for Adreno 405 GPU.

select:
  properties:
    compatible:
      contains:
        enum:
          - qcom,adreno-405.0
  required:
    - compatible

properties:
  $nodename:
    pattern: "^gpu@[0-9a-f]+$"

  compatible:
    items:
      - enum:
          - qcom,adreno-405.0
      - const: qcom,adreno
  reg:
    items:
      - description: base address of GPU device

  reg-names:
    items:
      - const: kgsl_3d0_reg_memory

  clocks:
    items:
      - description: GPU Core clock
      - description: GPU Interface clock
      - description: GPU Memory clock
      - description: GPU Memory Interface clock
      - description: GPU Memory Interface clock
      - description: GPU 3D engine clock
      - description: GPU RBBM Timer for Adreno 4xx series

  clock-names:
    items:
      - const: core
      - const: iface
      - const: mem
      - const: mem_iface
      - const: alt_mem_iface
      - const: gfx3d
      - const: rbbmtimer

  interconnects:
    minItems: 1
    maxItems: 2

  interconnect-names:
    minItems: 1
    maxItems: 2

  interrupts:
    maxItems: 1
  
  iommus:
    items:
      - description: Phandle to not secure user context-bank
      - description: Phandle to not secure priv context-bank

  power-domains:
    maxItems: 1

  operating-points-v2: true
  opp-table:
    type: object

  "#cooling-cells":
    const: 2

  nvmem-cell-names:
    maxItems: 1

  nvmem-cells:
    description: efuse registers
    maxItems: 1

required:
  - reg
  - reg-names
  - clocks
  - clock-names
  - interrupts
  - iommus
  - power-domains

unevaluatedProperties: false

examples:
  - |
    // Example a405 :

    #include <dt-bindings/clock/qcom,gcc-msm8939.h>
    #include <dt-bindings/power/qcom-rpmpd.h>
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>

    gpu@1c00000 {
        compatible = "qcom,adreno-405.0", "qcom,adreno";

        reg = <0x01c00000 0x40000>;
        reg-names = "kgsl_3d0_reg_memory";

        interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;

        clocks = <&gcc GCC_OXILI_GFX3D_CLK>,
                 <&gcc GCC_OXILI_AHB_CLK>,
                 <&gcc GCC_OXILI_GMEM_CLK>,
                 <&gcc GCC_BIMC_GFX_CLK>,
                 <&gcc GCC_BIMC_GPU_CLK>,
                 <&gcc GFX3D_CLK_SRC>,
                 <&gcc GCC_OXILI_TIMER_CLK>;

        clock-names = "core",
                      "iface",
                      "mem",
                      "mem_iface",
                      "alt_mem_iface",
                      "gfx3d",
                      "rbbmtimer";

        power-domains = <&gcc OXILI_GDSC>;
        iommus = <&gpu_iommu 1>, <&gpu_iommu 2>;

        operating-points-v2 = <&gpu_opp_table>;

        #cooling-cells = <2>;

        gpu_opp_table: opp-table {
            compatible = "operating-points-v2";

            opp-19200000 {
                opp-hz = /bits/ 64 <19200000>;
            };

            opp-220000000 {
                opp-hz = /bits/ 64 <220000000>;
            };

            opp-400000000 {
                opp-hz = /bits/ 64 <400000000>;
            };

            opp-465000000  {
                opp-hz = /bits/ 64 <465000000>;
            };

            opp-550000000 {
                opp-hz = /bits/ 64 <550000000>;
            };

            opp-600000000 {
                opp-hz = /bits/ 64 <600000000>;
            };
        };
    };

