<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:15.158-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_BREADY' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.907-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.882-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.862-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.842-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.824-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.809-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.780-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.763-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.747-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.729-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.706-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.689-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1723_13/m_axi_gmem_out_AWVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:12.674-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.428-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.412-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.393-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.376-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.356-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.333-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.311-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.288-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.251-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.225-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.205-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4/m_axi_gmem_in_ARVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:09.188-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4' (loop 'VITIS_LOOP_1681_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_3_write_ln1682', lane_seg_hls/lane_seg_support.cpp:1682) of variable 'sum', lane_seg_hls/lane_seg_support.cpp:1682 on local variable 'sum' and 'load' operation ('sum_3_load', lane_seg_hls/lane_seg_support.cpp:1682) on local variable 'sum'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:04.636-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc17_ir16_Pipeline_VITIS_LOOP_1681_4' (loop 'VITIS_LOOP_1681_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_3_write_ln1682', lane_seg_hls/lane_seg_support.cpp:1682) of variable 'sum', lane_seg_hls/lane_seg_support.cpp:1682 on local variable 'sum' and 'load' operation ('sum_3_load', lane_seg_hls/lane_seg_support.cpp:1682) on local variable 'sum'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:04.603-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1721_12' (lane_seg_hls/lane_seg_support.cpp:1721:33) in function 'enc17_ir16' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:03.950-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1679_3' (lane_seg_hls/lane_seg_support.cpp:1679:32) in function 'enc17_ir16' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-25T20:33:03.884-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
