Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 11 23:31:02 2021
| Host         : NTNU13875 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z030sbg485-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 44
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks  | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks           | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 12         |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 11         |
| TIMING-9  | Warning          | Unknown CDC Logic                               | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                | 1          |
| TIMING-18 | Warning          | Missing input or output delay                   | 5          |
| TIMING-24 | Warning          | Overridden Max delay datapath only              | 12         |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/gigabit_block/drp_bridge_0/inst/FSM_sequential_state_wr[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gigabit_block/drp_bridge_0/inst/AXI_aresetn_r1_reg/PRE, design_1_i/gigabit_block/drp_bridge_0/inst/AXI_aresetn_r2_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/gt_txresetdone_r_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/support_reset_logic_i/hotplug_count_synth.count_for_reset_r[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[0]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[10]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[11]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[12]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[13]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[14]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[15]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[16]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[17]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[18]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[19]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[1]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[20]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[21]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[22]/CLR (the first 15 of 26 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_reset_cdc_sync/hotplug_count_synth.count_for_reset_r[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[0]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[10]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[11]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[12]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[13]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[14]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[15]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[16]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[17]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[18]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[19]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[1]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[20]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[21]/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_hotplug_i/hotplug_count_synth.count_for_reset_r_reg[22]/CLR (the first 15 of 26 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/gt_rxresetdone_r_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/gt_txresetdone_r2_reg/CLR, design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/gt_txresetdone_r_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X48Y30 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X51Y31 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X49Y30 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X52Y31 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X55Y29 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X52Y29 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X54Y29 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X53Y29 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X59Y32 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X61Y32 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X60Y32 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on TEST[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on TEST[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on TEST[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on TEST[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on TEST[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 26). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 30). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 32). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 38). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 60). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 64). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 70). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 72). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 76). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 82). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#11 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 84). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#12 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK and clk_fpga_0 overrides a set_max_delay -datapath_only (position 88). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>


