Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Sun Oct 18 23:15:45 2020
| Host              : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file kcu10gbaser_tpu_top_timing_summary_routed.rpt -pb kcu10gbaser_tpu_top_timing_summary_routed.pb -rpx kcu10gbaser_tpu_top_timing_summary_routed.rpx -warn_on_violation
| Design            : kcu10gbaser_tpu_top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 136 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[0]/Q (HIGH)

 There are 2096 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[0]_rep/Q (HIGH)

 There are 1544 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[0]_rep__0/Q (HIGH)

 There are 3776 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[10]/Q (HIGH)

 There are 1112 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[11]/Q (HIGH)

 There are 2664 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[11]_rep/Q (HIGH)

 There are 3776 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[12]/Q (HIGH)

 There are 3776 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[13]/Q (HIGH)

 There are 3776 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[14]/Q (HIGH)

 There are 3776 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[15]/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[1]/Q (HIGH)

 There are 1224 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[1]_rep/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[1]_rep__0/Q (HIGH)

 There are 1160 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[1]_rep__1/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[2]/Q (HIGH)

 There are 2208 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[2]_rep/Q (HIGH)

 There are 1448 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[2]_rep__0/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[3]/Q (HIGH)

 There are 1696 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[3]_rep/Q (HIGH)

 There are 2008 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[3]_rep__0/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[4]/Q (HIGH)

 There are 3680 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[4]_rep/Q (HIGH)

 There are 272 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[5]/Q (HIGH)

 There are 3504 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[5]_rep/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[6]/Q (HIGH)

 There are 2872 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[6]_rep/Q (HIGH)

 There are 864 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[6]_rep__0/Q (HIGH)

 There are 664 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[7]/Q (HIGH)

 There are 3112 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[7]_rep/Q (HIGH)

 There are 3776 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[8]/Q (HIGH)

 There are 3776 register/latch pins with no clock driven by root clock pin: data_transfer/pkg_cnt_left_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[100][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[100][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[100][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[100][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[100][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[100][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[101][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[101][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[101][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[101][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[101][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[101][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[102][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[102][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[102][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[102][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[102][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[102][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[103][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[103][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[103][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[103][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[103][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[103][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[104][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[104][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[104][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[104][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[104][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[104][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[105][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[105][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[105][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[105][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[105][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[105][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[106][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[106][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[106][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[106][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[106][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[106][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[107][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[107][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[107][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[107][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[107][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[107][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[108][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[108][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[108][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[108][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[108][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[108][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[109][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[109][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[109][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[109][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[109][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[109][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[10][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[10][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[10][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[10][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[10][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[10][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[110][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[110][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[110][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[110][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[110][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[110][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[111][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[111][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[111][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[111][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[111][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[111][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[112][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[112][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[112][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[112][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[112][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[112][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[113][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[113][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[113][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[113][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[113][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[113][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[114][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[114][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[114][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[114][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[114][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[114][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[115][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[115][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[115][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[115][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[115][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[115][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[116][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[116][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[116][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[116][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[116][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[116][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[117][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[117][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[117][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[117][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[117][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[117][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[118][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[118][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[118][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[118][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[118][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[118][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[119][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[119][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[119][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[119][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[119][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[119][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[11][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[11][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[11][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[11][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[11][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[11][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[120][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[120][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[120][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[120][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[120][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[120][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[121][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[121][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[121][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[121][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[121][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[121][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[122][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[122][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[122][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[122][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[122][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[122][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[123][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[123][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[123][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[123][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[123][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[123][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[124][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[124][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[124][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[124][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[124][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[124][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[125][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[125][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[125][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[125][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[125][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[125][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[126][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[126][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[126][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[126][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[126][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[126][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[127][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[127][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[127][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[127][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[127][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[127][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[128][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[128][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[128][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[128][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[128][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[128][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[129][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[129][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[129][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[129][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[129][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[129][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[12][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[12][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[12][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[12][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[12][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[12][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[130][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[130][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[130][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[130][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[130][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[130][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[131][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[131][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[131][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[131][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[131][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[131][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[132][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[132][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[132][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[132][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[132][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[132][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[133][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[133][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[133][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[133][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[133][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[133][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[134][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[134][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[134][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[134][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[134][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[134][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[135][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[135][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[135][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[135][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[135][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[135][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[136][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[136][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[136][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[136][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[136][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[136][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[137][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[137][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[137][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[137][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[137][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[137][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[138][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[138][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[138][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[138][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[138][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[138][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[139][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[139][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[139][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[139][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[139][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[139][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[13][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[13][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[13][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[13][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[13][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[13][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[140][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[140][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[140][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[140][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[140][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[140][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[141][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[141][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[141][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[141][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[141][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[141][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[142][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[142][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[142][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[142][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[142][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[142][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[143][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[143][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[143][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[143][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[143][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[143][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[144][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[144][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[144][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[144][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[144][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[144][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[145][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[145][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[145][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[145][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[145][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[145][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[146][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[146][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[146][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[146][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[146][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[146][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[147][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[147][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[147][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[147][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[147][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[147][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[148][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[148][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[148][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[148][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[148][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[148][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[149][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[149][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[149][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[149][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[149][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[149][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[14][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[14][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[14][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[14][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[14][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[14][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[150][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[150][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[150][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[150][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[150][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[150][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[151][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[151][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[151][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[151][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[151][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[151][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[152][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[152][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[152][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[152][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[152][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[152][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[153][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[153][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[153][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[153][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[153][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[153][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[154][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[154][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[154][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[154][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[154][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[154][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[155][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[155][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[155][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[155][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[155][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[155][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[156][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[156][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[156][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[156][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[156][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[156][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[157][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[157][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[157][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[157][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[157][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[157][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[158][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[158][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[158][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[158][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[158][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[158][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[159][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[159][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[159][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[159][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[159][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[159][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[15][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[15][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[15][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[15][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[15][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[15][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[160][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[160][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[160][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[160][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[160][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[160][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[161][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[161][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[161][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[161][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[161][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[161][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[162][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[162][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[162][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[162][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[162][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[162][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[163][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[163][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[163][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[163][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[163][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[163][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[164][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[164][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[164][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[164][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[164][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[164][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[165][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[165][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[165][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[165][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[165][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[165][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[166][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[166][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[166][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[166][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[166][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[166][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[167][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[167][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[167][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[167][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[167][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[167][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[168][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[168][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[168][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[168][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[168][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[168][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[169][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[169][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[169][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[169][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[169][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[169][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[16][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[16][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[16][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[16][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[16][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[16][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[170][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[170][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[170][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[170][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[170][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[170][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[171][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[171][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[171][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[171][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[171][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[171][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[172][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[172][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[172][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[172][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[172][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[172][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[173][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[173][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[173][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[173][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[173][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[173][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[174][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[174][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[174][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[174][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[174][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[174][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[175][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[175][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[175][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[175][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[175][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[175][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[176][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[176][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[176][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[176][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[176][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[176][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[177][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[177][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[177][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[177][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[177][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[177][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[178][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[178][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[178][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[178][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[178][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[178][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[179][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[179][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[179][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[179][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[179][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[179][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[17][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[17][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[17][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[17][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[17][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[17][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[180][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[180][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[180][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[180][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[180][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[180][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[181][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[181][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[181][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[181][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[181][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[181][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[182][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[182][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[182][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[182][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[182][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[182][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[183][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[183][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[183][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[183][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[183][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[183][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[184][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[184][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[184][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[184][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[184][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[184][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[185][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[185][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[185][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[185][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[185][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[185][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[186][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[186][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[186][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[186][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[186][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[186][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[187][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[187][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[187][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[187][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[187][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[187][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[188][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[188][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[188][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[188][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[188][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[188][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[189][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[189][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[189][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[189][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[189][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[189][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[18][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[18][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[18][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[18][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[18][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[18][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[190][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[190][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[190][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[190][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[190][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[190][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[191][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[191][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[191][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[191][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[191][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[191][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[192][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[192][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[192][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[192][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[192][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[192][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[193][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[193][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[193][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[193][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[193][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[193][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[194][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[194][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[194][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[194][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[194][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[194][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[195][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[195][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[195][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[195][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[195][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[195][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[196][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[196][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[196][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[196][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[196][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[196][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[197][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[197][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[197][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[197][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[197][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[197][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[198][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[198][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[198][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[198][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[198][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[198][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[199][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[199][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[199][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[199][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[199][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[199][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[19][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[19][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[19][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[19][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[19][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[19][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[200][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[200][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[200][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[200][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[200][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[200][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[201][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[201][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[201][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[201][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[201][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[201][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[202][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[202][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[202][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[202][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[202][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[202][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[203][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[203][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[203][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[203][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[203][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[203][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[204][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[204][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[204][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[204][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[204][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[204][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[205][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[205][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[205][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[205][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[205][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[205][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[206][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[206][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[206][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[206][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[206][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[206][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[207][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[207][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[207][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[207][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[207][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[207][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[208][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[208][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[208][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[208][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[208][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[208][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[209][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[209][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[209][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[209][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[209][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[209][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[20][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[20][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[20][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[20][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[20][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[20][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[210][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[210][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[210][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[210][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[210][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[210][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[211][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[211][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[211][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[211][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[211][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[211][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[212][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[212][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[212][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[212][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[212][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[212][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[213][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[213][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[213][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[213][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[213][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[213][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[214][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[214][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[214][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[214][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[214][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[214][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[215][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[215][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[215][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[215][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[215][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[215][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[216][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[216][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[216][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[216][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[216][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[216][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[217][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[217][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[217][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[217][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[217][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[217][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[218][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[218][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[218][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[218][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[218][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[218][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[219][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[219][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[219][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[219][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[219][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[219][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[21][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[21][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[21][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[21][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[21][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[21][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[220][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[220][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[220][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[220][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[220][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[220][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[221][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[221][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[221][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[221][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[221][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[221][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[222][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[222][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[222][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[222][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[222][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[222][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[223][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[223][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[223][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[223][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[223][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[223][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[224][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[224][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[224][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[224][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[224][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[224][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[225][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[225][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[225][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[225][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[225][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[225][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[226][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[226][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[226][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[226][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[226][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[226][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[227][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[227][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[227][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[227][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[227][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[227][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[228][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[228][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[228][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[228][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[228][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[228][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[229][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[229][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[229][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[229][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[229][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[229][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[22][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[22][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[22][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[22][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[22][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[22][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[230][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[230][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[230][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[230][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[230][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[230][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[231][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[231][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[231][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[231][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[231][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[231][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[232][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[232][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[232][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[232][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[232][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[232][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[233][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[233][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[233][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[233][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[233][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[233][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[234][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[234][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[234][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[234][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[234][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[234][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[235][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[235][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[235][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[235][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[235][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[235][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[236][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[236][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[236][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[236][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[236][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[236][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[237][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[237][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[237][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[237][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[237][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[237][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[238][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[238][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[238][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[238][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[238][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[238][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[239][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[239][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[239][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[239][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[239][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[239][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[23][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[23][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[23][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[23][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[23][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[23][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[240][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[240][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[240][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[240][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[240][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[240][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[241][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[241][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[241][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[241][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[241][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[241][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[242][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[242][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[242][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[242][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[242][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[242][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[243][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[243][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[243][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[243][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[243][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[243][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[244][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[244][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[244][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[244][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[244][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[244][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[245][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[245][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[245][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[245][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[245][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[245][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[246][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[246][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[246][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[246][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[246][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[246][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[247][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[247][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[247][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[247][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[247][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[247][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[248][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[248][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[248][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[248][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[248][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[248][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[249][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[249][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[249][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[249][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[249][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[249][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[24][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[24][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[24][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[24][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[24][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[24][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[250][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[250][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[250][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[250][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[250][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[250][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[251][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[251][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[251][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[251][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[251][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[251][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[252][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[252][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[252][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[252][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[252][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[252][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[253][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[253][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[253][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[253][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[253][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[253][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[254][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[254][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[254][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[254][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[254][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[254][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[255][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[255][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[255][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[255][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[255][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[255][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[256][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[256][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[256][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[256][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[256][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[256][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[257][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[257][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[257][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[257][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[257][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[257][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[258][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[258][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[258][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[258][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[258][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[258][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[259][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[259][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[259][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[259][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[259][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[259][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[25][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[25][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[25][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[25][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[25][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[25][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[260][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[260][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[260][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[260][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[260][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[260][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[261][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[261][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[261][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[261][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[261][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[261][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[262][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[262][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[262][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[262][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[262][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[262][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[263][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[263][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[263][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[263][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[263][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[263][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[264][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[264][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[264][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[264][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[264][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[264][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[265][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[265][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[265][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[265][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[265][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[265][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[266][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[266][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[266][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[266][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[266][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[266][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[267][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[267][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[267][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[267][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[267][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[267][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[268][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[268][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[268][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[268][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[268][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[268][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[269][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[269][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[269][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[269][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[269][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[269][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[26][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[26][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[26][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[26][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[26][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[26][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[270][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[270][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[270][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[270][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[270][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[270][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[271][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[271][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[271][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[271][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[271][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[271][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[272][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[272][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[272][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[272][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[272][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[272][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[273][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[273][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[273][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[273][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[273][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[273][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[274][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[274][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[274][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[274][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[274][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[274][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[275][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[275][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[275][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[275][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[275][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[275][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[276][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[276][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[276][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[276][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[276][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[276][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[277][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[277][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[277][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[277][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[277][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[277][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[278][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[278][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[278][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[278][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[278][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[278][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[279][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[279][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[279][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[279][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[279][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[279][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[27][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[27][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[27][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[27][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[27][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[27][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[280][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[280][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[280][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[280][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[280][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[280][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[281][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[281][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[281][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[281][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[281][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[281][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[282][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[282][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[282][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[282][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[282][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[282][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[283][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[283][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[283][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[283][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[283][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[283][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[284][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[284][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[284][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[284][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[284][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[284][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[285][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[285][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[285][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[285][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[285][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[285][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[286][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[286][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[286][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[286][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[286][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[286][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[287][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[287][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[287][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[287][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[287][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[287][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[288][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[288][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[288][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[288][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[288][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[288][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[289][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[289][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[289][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[289][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[289][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[289][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[28][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[28][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[28][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[28][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[28][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[28][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[290][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[290][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[290][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[290][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[290][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[290][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[291][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[291][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[291][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[291][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[291][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[291][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[292][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[292][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[292][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[292][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[292][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[292][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[293][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[293][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[293][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[293][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[293][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[293][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[294][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[294][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[294][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[294][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[294][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[294][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[295][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[295][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[295][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[295][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[295][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[295][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[296][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[296][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[296][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[296][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[296][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[296][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[297][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[297][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[297][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[297][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[297][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[297][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[298][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[298][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[298][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[298][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[298][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[298][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[299][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[299][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[299][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[299][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[299][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[299][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[29][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[29][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[29][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[29][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[29][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[29][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[300][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[300][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[300][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[300][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[300][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[300][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[301][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[301][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[301][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[301][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[301][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[301][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[302][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[302][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[302][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[302][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[302][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[302][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[303][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[303][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[303][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[303][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[303][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[303][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[304][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[304][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[304][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[304][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[304][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[304][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[305][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[305][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[305][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[305][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[305][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[305][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[306][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[306][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[306][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[306][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[306][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[306][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[307][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[307][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[307][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[307][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[307][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[307][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[308][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[308][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[308][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[308][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[308][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[308][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[309][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[309][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[309][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[309][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[309][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[309][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[30][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[30][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[30][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[30][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[30][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[30][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[310][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[310][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[310][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[310][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[310][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[310][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[311][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[311][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[311][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[311][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[311][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[311][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[312][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[312][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[312][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[312][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[312][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[312][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[313][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[313][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[313][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[313][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[313][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[313][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[314][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[314][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[314][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[314][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[314][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[314][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[315][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[315][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[315][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[315][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[315][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[315][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[316][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[316][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[316][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[316][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[316][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[316][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[317][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[317][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[317][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[317][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[317][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[317][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[318][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[318][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[318][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[318][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[318][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[318][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[319][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[319][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[319][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[319][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[319][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[319][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[31][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[31][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[31][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[31][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[31][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[31][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[320][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[320][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[320][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[320][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[320][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[320][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[321][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[321][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[321][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[321][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[321][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[321][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[322][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[322][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[322][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[322][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[322][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[322][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[323][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[323][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[323][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[323][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[323][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[323][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[324][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[324][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[324][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[324][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[324][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[324][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[325][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[325][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[325][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[325][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[325][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[325][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[326][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[326][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[326][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[326][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[326][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[326][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[327][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[327][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[327][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[327][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[327][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[327][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[328][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[328][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[328][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[328][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[328][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[328][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[329][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[329][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[329][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[329][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[329][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[329][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[32][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[32][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[32][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[32][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[32][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[32][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[330][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[330][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[330][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[330][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[330][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[330][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[331][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[331][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[331][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[331][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[331][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[331][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[332][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[332][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[332][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[332][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[332][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[332][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[333][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[333][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[333][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[333][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[333][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[333][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[334][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[334][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[334][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[334][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[334][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[334][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[335][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[335][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[335][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[335][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[335][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[335][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[336][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[336][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[336][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[336][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[336][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[336][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[337][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[337][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[337][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[337][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[337][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[337][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[338][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[338][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[338][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[338][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[338][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[338][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[339][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[339][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[339][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[339][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[339][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[339][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[33][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[33][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[33][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[33][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[33][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[33][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[340][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[340][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[340][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[340][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[340][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[340][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[34][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[34][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[34][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[34][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[34][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[34][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[35][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[35][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[35][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[35][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[35][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[35][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[36][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[36][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[36][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[36][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[36][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[36][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[37][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[37][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[37][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[37][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[37][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[37][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[38][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[38][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[38][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[38][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[38][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[38][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[39][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[39][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[39][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[39][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[39][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[39][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[40][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[40][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[40][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[40][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[40][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[40][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[41][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[41][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[41][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[41][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[41][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[41][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[42][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[42][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[42][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[42][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[42][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[42][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[43][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[43][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[43][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[43][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[43][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[43][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[44][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[44][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[44][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[44][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[44][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[44][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[45][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[45][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[45][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[45][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[45][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[45][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[46][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[46][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[46][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[46][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[46][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[46][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[47][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[47][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[47][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[47][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[47][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[47][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[48][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[48][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[48][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[48][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[48][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[48][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[49][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[49][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[49][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[49][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[49][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[49][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[50][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[50][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[50][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[50][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[50][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[50][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[51][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[51][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[51][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[51][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[51][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[51][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[52][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[52][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[52][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[52][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[52][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[52][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[53][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[53][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[53][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[53][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[53][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[53][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[54][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[54][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[54][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[54][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[54][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[54][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[55][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[55][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[55][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[55][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[55][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[55][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[56][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[56][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[56][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[56][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[56][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[56][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[57][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[57][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[57][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[57][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[57][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[57][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[58][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[58][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[58][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[58][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[58][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[58][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[59][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[59][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[59][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[59][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[59][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[59][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[60][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[60][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[60][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[60][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[60][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[60][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[61][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[61][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[61][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[61][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[61][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[61][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[62][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[62][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[62][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[62][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[62][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[62][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[63][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[63][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[63][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[63][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[63][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[63][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[64][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[64][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[64][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[64][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[64][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[64][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[65][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[65][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[65][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[65][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[65][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[65][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[66][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[66][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[66][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[66][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[66][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[66][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[67][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[67][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[67][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[67][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[67][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[67][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[68][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[68][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[68][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[68][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[68][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[68][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[69][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[69][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[69][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[69][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[69][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[69][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[70][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[70][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[70][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[70][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[70][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[70][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[71][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[71][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[71][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[71][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[71][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[71][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[72][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[72][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[72][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[72][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[72][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[72][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[73][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[73][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[73][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[73][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[73][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[73][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[74][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[74][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[74][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[74][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[74][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[74][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[75][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[75][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[75][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[75][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[75][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[75][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[76][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[76][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[76][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[76][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[76][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[76][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[77][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[77][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[77][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[77][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[77][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[77][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[78][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[78][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[78][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[78][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[78][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[78][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[79][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[79][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[79][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[79][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[79][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[79][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[80][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[80][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[80][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[80][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[80][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[80][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[81][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[81][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[81][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[81][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[81][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[81][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[82][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[82][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[82][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[82][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[82][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[82][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[83][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[83][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[83][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[83][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[83][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[83][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[84][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[84][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[84][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[84][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[84][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[84][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[85][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[85][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[85][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[85][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[85][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[85][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[86][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[86][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[86][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[86][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[86][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[86][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[87][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[87][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[87][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[87][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[87][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[87][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[88][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[88][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[88][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[88][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[88][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[88][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[89][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[89][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[89][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[89][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[89][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[89][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[8][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[8][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[8][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[8][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[8][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[8][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[90][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[90][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[90][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[90][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[90][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[90][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[91][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[91][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[91][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[91][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[91][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[91][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[92][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[92][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[92][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[92][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[92][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[92][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[93][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[93][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[93][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[93][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[93][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[93][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[94][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[94][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[94][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[94][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[94][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[94][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[95][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[95][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[95][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[95][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[95][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[95][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[96][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[96][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[96][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[96][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[96][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[96][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[97][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[97][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[97][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[97][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[97][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[97][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[98][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[98][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[98][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[98][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[98][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[98][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[99][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[99][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[99][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[99][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[99][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[99][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[9][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[9][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[9][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[9][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[9][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Isymbol_8_reg[9][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[100][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[100][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[100][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[100][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[100][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[100][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[101][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[101][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[101][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[101][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[101][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[101][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[102][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[102][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[102][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[102][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[102][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[102][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[103][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[103][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[103][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[103][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[103][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[103][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[104][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[104][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[104][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[104][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[104][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[104][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[105][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[105][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[105][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[105][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[105][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[105][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[106][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[106][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[106][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[106][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[106][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[106][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[107][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[107][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[107][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[107][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[107][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[107][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[108][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[108][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[108][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[108][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[108][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[108][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[109][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[109][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[109][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[109][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[109][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[109][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[10][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[10][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[10][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[10][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[10][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[10][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[110][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[110][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[110][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[110][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[110][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[110][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[111][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[111][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[111][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[111][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[111][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[111][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[112][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[112][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[112][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[112][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[112][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[112][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[113][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[113][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[113][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[113][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[113][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[113][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[114][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[114][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[114][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[114][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[114][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[114][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[115][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[115][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[115][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[115][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[115][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[115][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[116][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[116][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[116][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[116][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[116][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[116][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[117][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[117][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[117][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[117][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[117][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[117][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[118][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[118][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[118][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[118][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[118][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[118][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[119][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[119][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[119][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[119][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[119][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[119][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[11][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[11][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[11][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[11][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[11][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[11][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[120][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[120][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[120][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[120][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[120][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[120][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[121][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[121][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[121][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[121][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[121][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[121][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[122][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[122][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[122][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[122][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[122][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[122][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[123][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[123][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[123][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[123][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[123][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[123][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[124][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[124][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[124][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[124][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[124][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[124][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[125][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[125][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[125][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[125][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[125][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[125][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[126][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[126][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[126][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[126][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[126][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[126][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[127][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[127][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[127][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[127][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[127][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[127][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[128][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[128][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[128][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[128][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[128][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[128][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[129][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[129][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[129][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[129][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[129][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[129][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[12][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[12][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[12][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[12][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[12][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[12][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[130][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[130][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[130][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[130][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[130][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[130][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[131][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[131][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[131][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[131][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[131][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[131][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[132][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[132][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[132][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[132][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[132][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[132][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[133][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[133][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[133][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[133][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[133][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[133][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[134][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[134][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[134][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[134][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[134][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[134][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[135][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[135][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[135][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[135][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[135][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[135][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[136][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[136][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[136][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[136][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[136][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[136][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[137][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[137][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[137][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[137][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[137][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[137][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[138][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[138][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[138][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[138][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[138][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[138][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[139][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[139][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[139][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[139][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[139][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[139][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[13][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[13][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[13][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[13][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[13][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[13][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[140][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[140][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[140][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[140][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[140][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[140][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[141][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[141][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[141][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[141][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[141][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[141][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[142][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[142][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[142][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[142][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[142][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[142][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[143][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[143][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[143][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[143][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[143][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[143][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[144][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[144][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[144][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[144][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[144][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[144][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[145][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[145][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[145][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[145][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[145][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[145][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[146][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[146][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[146][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[146][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[146][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[146][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[147][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[147][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[147][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[147][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[147][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[147][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[148][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[148][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[148][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[148][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[148][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[148][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[149][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[149][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[149][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[149][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[149][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[149][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[14][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[14][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[14][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[14][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[14][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[14][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[150][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[150][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[150][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[150][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[150][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[150][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[151][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[151][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[151][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[151][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[151][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[151][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[152][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[152][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[152][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[152][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[152][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[152][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[153][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[153][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[153][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[153][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[153][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[153][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[154][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[154][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[154][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[154][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[154][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[154][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[155][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[155][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[155][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[155][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[155][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[155][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[156][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[156][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[156][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[156][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[156][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[156][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[157][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[157][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[157][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[157][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[157][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[157][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[158][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[158][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[158][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[158][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[158][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[158][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[159][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[159][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[159][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[159][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[159][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[159][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[15][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[15][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[15][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[15][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[15][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[15][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[160][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[160][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[160][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[160][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[160][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[160][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[161][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[161][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[161][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[161][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[161][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[161][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[162][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[162][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[162][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[162][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[162][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[162][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[163][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[163][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[163][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[163][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[163][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[163][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[164][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[164][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[164][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[164][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[164][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[164][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[165][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[165][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[165][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[165][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[165][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[165][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[166][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[166][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[166][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[166][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[166][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[166][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[167][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[167][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[167][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[167][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[167][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[167][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[168][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[168][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[168][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[168][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[168][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[168][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[169][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[169][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[169][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[169][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[169][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[169][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[16][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[16][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[16][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[16][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[16][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[16][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[170][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[170][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[170][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[170][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[170][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[170][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[171][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[171][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[171][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[171][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[171][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[171][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[172][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[172][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[172][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[172][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[172][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[172][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[173][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[173][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[173][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[173][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[173][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[173][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[174][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[174][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[174][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[174][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[174][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[174][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[175][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[175][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[175][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[175][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[175][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[175][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[176][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[176][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[176][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[176][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[176][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[176][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[177][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[177][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[177][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[177][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[177][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[177][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[178][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[178][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[178][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[178][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[178][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[178][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[179][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[179][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[179][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[179][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[179][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[179][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[17][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[17][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[17][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[17][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[17][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[17][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[180][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[180][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[180][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[180][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[180][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[180][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[181][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[181][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[181][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[181][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[181][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[181][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[182][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[182][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[182][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[182][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[182][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[182][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[183][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[183][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[183][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[183][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[183][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[183][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[184][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[184][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[184][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[184][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[184][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[184][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[185][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[185][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[185][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[185][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[185][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[185][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[186][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[186][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[186][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[186][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[186][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[186][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[187][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[187][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[187][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[187][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[187][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[187][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[188][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[188][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[188][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[188][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[188][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[188][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[189][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[189][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[189][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[189][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[189][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[189][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[18][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[18][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[18][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[18][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[18][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[18][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[190][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[190][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[190][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[190][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[190][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[190][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[191][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[191][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[191][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[191][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[191][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[191][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[192][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[192][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[192][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[192][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[192][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[192][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[193][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[193][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[193][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[193][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[193][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[193][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[194][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[194][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[194][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[194][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[194][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[194][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[195][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[195][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[195][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[195][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[195][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[195][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[196][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[196][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[196][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[196][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[196][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[196][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[197][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[197][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[197][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[197][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[197][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[197][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[198][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[198][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[198][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[198][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[198][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[198][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[199][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[199][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[199][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[199][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[199][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[199][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[19][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[19][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[19][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[19][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[19][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[19][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[200][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[200][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[200][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[200][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[200][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[200][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[201][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[201][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[201][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[201][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[201][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[201][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[202][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[202][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[202][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[202][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[202][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[202][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[203][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[203][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[203][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[203][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[203][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[203][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[204][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[204][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[204][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[204][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[204][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[204][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[205][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[205][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[205][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[205][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[205][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[205][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[206][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[206][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[206][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[206][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[206][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[206][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[207][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[207][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[207][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[207][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[207][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[207][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[208][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[208][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[208][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[208][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[208][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[208][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[209][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[209][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[209][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[209][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[209][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[209][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[20][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[20][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[20][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[20][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[20][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[20][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[210][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[210][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[210][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[210][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[210][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[210][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[211][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[211][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[211][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[211][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[211][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[211][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[212][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[212][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[212][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[212][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[212][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[212][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[213][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[213][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[213][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[213][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[213][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[213][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[214][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[214][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[214][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[214][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[214][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[214][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[215][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[215][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[215][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[215][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[215][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[215][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[216][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[216][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[216][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[216][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[216][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[216][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[217][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[217][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[217][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[217][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[217][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[217][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[218][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[218][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[218][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[218][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[218][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[218][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[219][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[219][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[219][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[219][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[219][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[219][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[21][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[21][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[21][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[21][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[21][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[21][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[220][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[220][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[220][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[220][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[220][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[220][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[221][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[221][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[221][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[221][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[221][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[221][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[222][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[222][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[222][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[222][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[222][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[222][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[223][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[223][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[223][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[223][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[223][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[223][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[224][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[224][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[224][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[224][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[224][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[224][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[225][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[225][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[225][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[225][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[225][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[225][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[226][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[226][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[226][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[226][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[226][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[226][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[227][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[227][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[227][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[227][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[227][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[227][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[228][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[228][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[228][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[228][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[228][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[228][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[229][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[229][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[229][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[229][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[229][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[229][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[22][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[22][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[22][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[22][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[22][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[22][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[230][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[230][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[230][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[230][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[230][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[230][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[231][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[231][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[231][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[231][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[231][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[231][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[232][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[232][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[232][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[232][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[232][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[232][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[233][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[233][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[233][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[233][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[233][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[233][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[234][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[234][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[234][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[234][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[234][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[234][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[235][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[235][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[235][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[235][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[235][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[235][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[236][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[236][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[236][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[236][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[236][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[236][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[237][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[237][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[237][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[237][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[237][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[237][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[238][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[238][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[238][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[238][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[238][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[238][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[239][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[239][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[239][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[239][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[239][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[239][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[23][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[23][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[23][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[23][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[23][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[23][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[240][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[240][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[240][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[240][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[240][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[240][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[241][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[241][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[241][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[241][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[241][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[241][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[242][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[242][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[242][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[242][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[242][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[242][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[243][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[243][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[243][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[243][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[243][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[243][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[244][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[244][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[244][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[244][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[244][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[244][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[245][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[245][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[245][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[245][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[245][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[245][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[246][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[246][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[246][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[246][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[246][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[246][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[247][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[247][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[247][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[247][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[247][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[247][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[248][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[248][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[248][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[248][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[248][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[248][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[249][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[249][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[249][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[249][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[249][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[249][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[24][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[24][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[24][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[24][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[24][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[24][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[250][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[250][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[250][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[250][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[250][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[250][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[251][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[251][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[251][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[251][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[251][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[251][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[252][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[252][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[252][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[252][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[252][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[252][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[253][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[253][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[253][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[253][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[253][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[253][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[254][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[254][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[254][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[254][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[254][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[254][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[255][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[255][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[255][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[255][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[255][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[255][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[256][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[256][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[256][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[256][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[256][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[256][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[257][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[257][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[257][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[257][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[257][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[257][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[258][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[258][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[258][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[258][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[258][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[258][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[259][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[259][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[259][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[259][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[259][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[259][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[25][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[25][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[25][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[25][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[25][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[25][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[260][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[260][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[260][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[260][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[260][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[260][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[261][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[261][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[261][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[261][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[261][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[261][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[262][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[262][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[262][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[262][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[262][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[262][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[263][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[263][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[263][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[263][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[263][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[263][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[264][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[264][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[264][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[264][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[264][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[264][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[265][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[265][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[265][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[265][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[265][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[265][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[266][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[266][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[266][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[266][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[266][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[266][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[267][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[267][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[267][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[267][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[267][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[267][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[268][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[268][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[268][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[268][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[268][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[268][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[269][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[269][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[269][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[269][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[269][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[269][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[26][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[26][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[26][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[26][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[26][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[26][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[270][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[270][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[270][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[270][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[270][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[270][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[271][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[271][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[271][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[271][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[271][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[271][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[272][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[272][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[272][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[272][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[272][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[272][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[273][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[273][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[273][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[273][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[273][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[273][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[274][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[274][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[274][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[274][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[274][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[274][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[275][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[275][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[275][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[275][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[275][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[275][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[276][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[276][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[276][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[276][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[276][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[276][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[277][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[277][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[277][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[277][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[277][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[277][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[278][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[278][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[278][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[278][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[278][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[278][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[279][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[279][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[279][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[279][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[279][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[279][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[27][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[27][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[27][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[27][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[27][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[27][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[280][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[280][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[280][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[280][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[280][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[280][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[281][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[281][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[281][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[281][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[281][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[281][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[282][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[282][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[282][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[282][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[282][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[282][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[283][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[283][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[283][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[283][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[283][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[283][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[284][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[284][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[284][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[284][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[284][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[284][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[285][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[285][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[285][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[285][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[285][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[285][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[286][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[286][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[286][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[286][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[286][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[286][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[287][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[287][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[287][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[287][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[287][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[287][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[288][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[288][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[288][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[288][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[288][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[288][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[289][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[289][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[289][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[289][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[289][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[289][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[28][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[28][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[28][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[28][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[28][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[28][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[290][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[290][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[290][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[290][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[290][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[290][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[291][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[291][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[291][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[291][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[291][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[291][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[292][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[292][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[292][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[292][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[292][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[292][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[293][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[293][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[293][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[293][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[293][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[293][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[294][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[294][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[294][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[294][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[294][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[294][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[295][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[295][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[295][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[295][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[295][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[295][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[296][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[296][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[296][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[296][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[296][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[296][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[297][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[297][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[297][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[297][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[297][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[297][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[298][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[298][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[298][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[298][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[298][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[298][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[299][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[299][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[299][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[299][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[299][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[299][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[29][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[29][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[29][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[29][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[29][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[29][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[300][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[300][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[300][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[300][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[300][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[300][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[301][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[301][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[301][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[301][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[301][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[301][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[302][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[302][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[302][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[302][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[302][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[302][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[303][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[303][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[303][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[303][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[303][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[303][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[304][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[304][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[304][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[304][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[304][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[304][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[305][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[305][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[305][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[305][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[305][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[305][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[306][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[306][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[306][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[306][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[306][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[306][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[307][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[307][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[307][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[307][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[307][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[307][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[308][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[308][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[308][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[308][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[308][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[308][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[309][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[309][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[309][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[309][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[309][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[309][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[30][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[30][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[30][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[30][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[30][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[30][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[310][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[310][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[310][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[310][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[310][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[310][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[311][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[311][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[311][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[311][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[311][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[311][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[312][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[312][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[312][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[312][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[312][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[312][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[313][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[313][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[313][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[313][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[313][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[313][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[314][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[314][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[314][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[314][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[314][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[314][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[315][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[315][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[315][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[315][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[315][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[315][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[316][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[316][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[316][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[316][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[316][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[316][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[317][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[317][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[317][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[317][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[317][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[317][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[318][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[318][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[318][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[318][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[318][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[318][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[319][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[319][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[319][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[319][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[319][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[319][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[31][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[31][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[31][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[31][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[31][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[31][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[320][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[320][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[320][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[320][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[320][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[320][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[321][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[321][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[321][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[321][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[321][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[321][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[322][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[322][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[322][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[322][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[322][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[322][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[323][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[323][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[323][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[323][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[323][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[323][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[324][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[324][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[324][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[324][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[324][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[324][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[325][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[325][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[325][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[325][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[325][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[325][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[326][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[326][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[326][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[326][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[326][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[326][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[327][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[327][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[327][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[327][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[327][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[327][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[328][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[328][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[328][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[328][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[328][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[328][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[329][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[329][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[329][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[329][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[329][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[329][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[32][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[32][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[32][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[32][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[32][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[32][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[330][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[330][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[330][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[330][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[330][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[330][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[331][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[331][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[331][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[331][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[331][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[331][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[332][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[332][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[332][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[332][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[332][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[332][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[333][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[333][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[333][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[333][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[333][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[333][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[334][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[334][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[334][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[334][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[334][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[334][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[335][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[335][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[335][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[335][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[335][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[335][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[336][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[336][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[336][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[336][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[336][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[336][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[337][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[337][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[337][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[337][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[337][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[337][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[338][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[338][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[338][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[338][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[338][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[338][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[339][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[339][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[339][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[339][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[339][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[339][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[33][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[33][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[33][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[33][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[33][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[33][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[340][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[340][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[340][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[340][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[340][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[340][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[34][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[34][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[34][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[34][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[34][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[34][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[35][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[35][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[35][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[35][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[35][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[35][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[36][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[36][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[36][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[36][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[36][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[36][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[37][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[37][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[37][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[37][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[37][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[37][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[38][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[38][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[38][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[38][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[38][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[38][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[39][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[39][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[39][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[39][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[39][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[39][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[40][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[40][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[40][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[40][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[40][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[40][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[41][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[41][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[41][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[41][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[41][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[41][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[42][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[42][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[42][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[42][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[42][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[42][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[43][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[43][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[43][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[43][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[43][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[43][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[44][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[44][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[44][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[44][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[44][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[44][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[45][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[45][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[45][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[45][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[45][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[45][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[46][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[46][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[46][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[46][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[46][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[46][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[47][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[47][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[47][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[47][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[47][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[47][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[48][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[48][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[48][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[48][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[48][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[48][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[49][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[49][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[49][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[49][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[49][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[49][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[50][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[50][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[50][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[50][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[50][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[50][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[51][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[51][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[51][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[51][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[51][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[51][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[52][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[52][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[52][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[52][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[52][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[52][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[53][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[53][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[53][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[53][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[53][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[53][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[54][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[54][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[54][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[54][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[54][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[54][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[55][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[55][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[55][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[55][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[55][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[55][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[56][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[56][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[56][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[56][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[56][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[56][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[57][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[57][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[57][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[57][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[57][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[57][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[58][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[58][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[58][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[58][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[58][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[58][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[59][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[59][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[59][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[59][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[59][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[59][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[60][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[60][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[60][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[60][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[60][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[60][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[61][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[61][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[61][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[61][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[61][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[61][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[62][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[62][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[62][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[62][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[62][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[62][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[63][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[63][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[63][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[63][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[63][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[63][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[64][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[64][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[64][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[64][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[64][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[64][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[65][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[65][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[65][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[65][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[65][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[65][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[66][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[66][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[66][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[66][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[66][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[66][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[67][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[67][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[67][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[67][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[67][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[67][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[68][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[68][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[68][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[68][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[68][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[68][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[69][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[69][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[69][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[69][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[69][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[69][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[70][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[70][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[70][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[70][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[70][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[70][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[71][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[71][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[71][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[71][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[71][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[71][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[72][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[72][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[72][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[72][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[72][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[72][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[73][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[73][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[73][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[73][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[73][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[73][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[74][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[74][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[74][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[74][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[74][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[74][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[75][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[75][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[75][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[75][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[75][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[75][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[76][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[76][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[76][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[76][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[76][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[76][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[77][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[77][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[77][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[77][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[77][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[77][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[78][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[78][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[78][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[78][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[78][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[78][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[79][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[79][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[79][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[79][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[79][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[79][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[80][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[80][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[80][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[80][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[80][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[80][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[81][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[81][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[81][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[81][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[81][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[81][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[82][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[82][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[82][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[82][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[82][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[82][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[83][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[83][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[83][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[83][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[83][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[83][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[84][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[84][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[84][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[84][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[84][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[84][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[85][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[85][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[85][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[85][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[85][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[85][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[86][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[86][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[86][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[86][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[86][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[86][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[87][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[87][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[87][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[87][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[87][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[87][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[88][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[88][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[88][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[88][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[88][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[88][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[89][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[89][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[89][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[89][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[89][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[89][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[8][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[8][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[8][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[8][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[8][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[8][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[90][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[90][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[90][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[90][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[90][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[90][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[91][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[91][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[91][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[91][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[91][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[91][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[92][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[92][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[92][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[92][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[92][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[92][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[93][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[93][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[93][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[93][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[93][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[93][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[94][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[94][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[94][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[94][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[94][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[94][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[95][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[95][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[95][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[95][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[95][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[95][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[96][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[96][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[96][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[96][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[96][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[96][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[97][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[97][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[97][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[97][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[97][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[97][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[98][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[98][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[98][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[98][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[98][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[98][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[99][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[99][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[99][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[99][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[99][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[99][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[9][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[9][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[9][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[9][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[9][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[0].eqam/Qsymbol_8_reg[9][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[100][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[100][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[100][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[100][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[100][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[100][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[101][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[101][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[101][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[101][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[101][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[101][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[102][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[102][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[102][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[102][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[102][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[102][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[103][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[103][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[103][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[103][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[103][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[103][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[104][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[104][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[104][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[104][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[104][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[104][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[105][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[105][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[105][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[105][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[105][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[105][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[106][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[106][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[106][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[106][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[106][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[106][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[107][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[107][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[107][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[107][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[107][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[107][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[108][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[108][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[108][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[108][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[108][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[108][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[109][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[109][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[109][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[109][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[109][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[109][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[10][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[10][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[10][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[10][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[10][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[10][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[110][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[110][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[110][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[110][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[110][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[110][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[111][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[111][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[111][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[111][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[111][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[111][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[112][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[112][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[112][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[112][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[112][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[112][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[113][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[113][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[113][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[113][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[113][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[113][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[114][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[114][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[114][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[114][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[114][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[114][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[115][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[115][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[115][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[115][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[115][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[115][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[116][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[116][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[116][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[116][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[116][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[116][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[117][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[117][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[117][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[117][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[117][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[117][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[118][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[118][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[118][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[118][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[118][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[118][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[119][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[119][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[119][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[119][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[119][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[119][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[11][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[11][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[11][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[11][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[11][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[11][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[120][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[120][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[120][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[120][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[120][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[120][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[121][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[121][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[121][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[121][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[121][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[121][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[122][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[122][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[122][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[122][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[122][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[122][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[123][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[123][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[123][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[123][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[123][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[123][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[124][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[124][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[124][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[124][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[124][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[124][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[125][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[125][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[125][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[125][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[125][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[125][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[126][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[126][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[126][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[126][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[126][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[126][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[127][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[127][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[127][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[127][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[127][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[127][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[128][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[128][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[128][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[128][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[128][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[128][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[129][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[129][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[129][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[129][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[129][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[129][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[12][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[12][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[12][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[12][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[12][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[12][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[130][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[130][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[130][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[130][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[130][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[130][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[131][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[131][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[131][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[131][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[131][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[131][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[132][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[132][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[132][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[132][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[132][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[132][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[133][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[133][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[133][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[133][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[133][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[133][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[134][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[134][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[134][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[134][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[134][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[134][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[135][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[135][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[135][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[135][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[135][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[135][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[136][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[136][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[136][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[136][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[136][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[136][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[137][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[137][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[137][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[137][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[137][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[137][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[138][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[138][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[138][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[138][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[138][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[138][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[139][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[139][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[139][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[139][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[139][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[139][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[13][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[13][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[13][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[13][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[13][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[13][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[140][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[140][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[140][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[140][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[140][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[140][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[141][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[141][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[141][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[141][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[141][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[141][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[142][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[142][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[142][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[142][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[142][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[142][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[143][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[143][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[143][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[143][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[143][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[143][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[144][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[144][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[144][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[144][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[144][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[144][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[145][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[145][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[145][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[145][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[145][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[145][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[146][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[146][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[146][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[146][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[146][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[146][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[147][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[147][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[147][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[147][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[147][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[147][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[148][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[148][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[148][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[148][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[148][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[148][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[149][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[149][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[149][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[149][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[149][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[149][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[14][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[14][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[14][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[14][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[14][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[14][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[150][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[150][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[150][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[150][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[150][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[150][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[151][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[151][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[151][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[151][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[151][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[151][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[152][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[152][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[152][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[152][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[152][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[152][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[153][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[153][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[153][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[153][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[153][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[153][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[154][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[154][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[154][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[154][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[154][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[154][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[155][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[155][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[155][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[155][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[155][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[155][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[156][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[156][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[156][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[156][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[156][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[156][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[157][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[157][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[157][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[157][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[157][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[157][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[158][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[158][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[158][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[158][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[158][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[158][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[159][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[159][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[159][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[159][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[159][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[159][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[15][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[15][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[15][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[15][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[15][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[15][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[160][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[160][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[160][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[160][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[160][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[160][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[161][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[161][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[161][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[161][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[161][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[161][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[162][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[162][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[162][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[162][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[162][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[162][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[163][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[163][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[163][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[163][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[163][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[163][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[164][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[164][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[164][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[164][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[164][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[164][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[165][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[165][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[165][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[165][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[165][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[165][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[166][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[166][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[166][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[166][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[166][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[166][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[167][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[167][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[167][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[167][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[167][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[167][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[168][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[168][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[168][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[168][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[168][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[168][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[169][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[169][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[169][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[169][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[169][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[169][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[16][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[16][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[16][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[16][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[16][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[16][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[170][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[170][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[170][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[170][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[170][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[170][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[171][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[171][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[171][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[171][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[171][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[171][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[172][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[172][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[172][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[172][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[172][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[172][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[173][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[173][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[173][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[173][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[173][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[173][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[174][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[174][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[174][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[174][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[174][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[174][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[175][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[175][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[175][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[175][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[175][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[175][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[176][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[176][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[176][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[176][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[176][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[176][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[177][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[177][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[177][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[177][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[177][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[177][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[178][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[178][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[178][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[178][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[178][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[178][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[179][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[179][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[179][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[179][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[179][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[179][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[17][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[17][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[17][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[17][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[17][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[17][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[180][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[180][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[180][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[180][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[180][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[180][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[181][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[181][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[181][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[181][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[181][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[181][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[182][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[182][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[182][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[182][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[182][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[182][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[183][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[183][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[183][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[183][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[183][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[183][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[184][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[184][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[184][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[184][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[184][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[184][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[185][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[185][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[185][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[185][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[185][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[185][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[186][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[186][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[186][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[186][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[186][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[186][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[187][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[187][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[187][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[187][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[187][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[187][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[188][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[188][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[188][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[188][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[188][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[188][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[189][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[189][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[189][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[189][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[189][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[189][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[18][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[18][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[18][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[18][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[18][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[18][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[190][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[190][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[190][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[190][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[190][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[190][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[191][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[191][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[191][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[191][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[191][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[191][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[192][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[192][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[192][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[192][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[192][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[192][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[193][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[193][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[193][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[193][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[193][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[193][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[194][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[194][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[194][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[194][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[194][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[194][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[195][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[195][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[195][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[195][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[195][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[195][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[196][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[196][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[196][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[196][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[196][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[196][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[197][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[197][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[197][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[197][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[197][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[197][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[198][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[198][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[198][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[198][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[198][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[198][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[199][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[199][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[199][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[199][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[199][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[199][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[19][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[19][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[19][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[19][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[19][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[19][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[200][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[200][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[200][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[200][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[200][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[200][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[201][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[201][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[201][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[201][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[201][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[201][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[202][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[202][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[202][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[202][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[202][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[202][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[203][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[203][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[203][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[203][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[203][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[203][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[204][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[204][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[204][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[204][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[204][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[204][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[205][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[205][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[205][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[205][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[205][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[205][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[206][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[206][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[206][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[206][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[206][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[206][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[207][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[207][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[207][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[207][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[207][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[207][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[208][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[208][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[208][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[208][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[208][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[208][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[209][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[209][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[209][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[209][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[209][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[209][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[20][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[20][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[20][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[20][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[20][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[20][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[210][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[210][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[210][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[210][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[210][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[210][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[211][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[211][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[211][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[211][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[211][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[211][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[212][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[212][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[212][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[212][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[212][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[212][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[213][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[213][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[213][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[213][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[213][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[213][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[214][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[214][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[214][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[214][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[214][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[214][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[215][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[215][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[215][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[215][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[215][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[215][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[216][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[216][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[216][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[216][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[216][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[216][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[217][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[217][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[217][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[217][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[217][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[217][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[218][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[218][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[218][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[218][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[218][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[218][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[219][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[219][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[219][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[219][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[219][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[219][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[21][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[21][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[21][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[21][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[21][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[21][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[220][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[220][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[220][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[220][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[220][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[220][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[221][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[221][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[221][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[221][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[221][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[221][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[222][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[222][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[222][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[222][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[222][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[222][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[223][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[223][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[223][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[223][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[223][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[223][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[224][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[224][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[224][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[224][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[224][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[224][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[225][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[225][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[225][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[225][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[225][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[225][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[226][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[226][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[226][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[226][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[226][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[226][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[227][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[227][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[227][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[227][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[227][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[227][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[228][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[228][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[228][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[228][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[228][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[228][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[229][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[229][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[229][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[229][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[229][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[229][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[22][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[22][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[22][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[22][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[22][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[22][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[230][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[230][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[230][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[230][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[230][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[230][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[231][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[231][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[231][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[231][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[231][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[231][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[232][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[232][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[232][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[232][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[232][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[232][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[233][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[233][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[233][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[233][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[233][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[233][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[234][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[234][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[234][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[234][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[234][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[234][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[235][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[235][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[235][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[235][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[235][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[235][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[236][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[236][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[236][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[236][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[236][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[236][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[237][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[237][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[237][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[237][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[237][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[237][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[238][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[238][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[238][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[238][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[238][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[238][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[239][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[239][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[239][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[239][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[239][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[239][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[23][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[23][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[23][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[23][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[23][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[23][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[240][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[240][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[240][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[240][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[240][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[240][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[241][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[241][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[241][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[241][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[241][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[241][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[242][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[242][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[242][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[242][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[242][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[242][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[243][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[243][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[243][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[243][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[243][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[243][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[244][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[244][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[244][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[244][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[244][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[244][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[245][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[245][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[245][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[245][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[245][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[245][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[246][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[246][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[246][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[246][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[246][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[246][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[247][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[247][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[247][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[247][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[247][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[247][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[248][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[248][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[248][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[248][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[248][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[248][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[249][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[249][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[249][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[249][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[249][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[249][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[24][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[24][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[24][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[24][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[24][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[24][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[250][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[250][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[250][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[250][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[250][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[250][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[251][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[251][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[251][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[251][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[251][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[251][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[252][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[252][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[252][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[252][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[252][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[252][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[253][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[253][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[253][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[253][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[253][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[253][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[254][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[254][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[254][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[254][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[254][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[254][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[255][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[255][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[255][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[255][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[255][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[255][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[256][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[256][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[256][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[256][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[256][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[256][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[257][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[257][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[257][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[257][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[257][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[257][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[258][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[258][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[258][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[258][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[258][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[258][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[259][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[259][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[259][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[259][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[259][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[259][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[25][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[25][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[25][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[25][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[25][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[25][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[260][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[260][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[260][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[260][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[260][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[260][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[261][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[261][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[261][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[261][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[261][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[261][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[262][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[262][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[262][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[262][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[262][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[262][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[263][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[263][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[263][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[263][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[263][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[263][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[264][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[264][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[264][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[264][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[264][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[264][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[265][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[265][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[265][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[265][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[265][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[265][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[266][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[266][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[266][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[266][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[266][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[266][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[267][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[267][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[267][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[267][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[267][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[267][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[268][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[268][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[268][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[268][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[268][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[268][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[269][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[269][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[269][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[269][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[269][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[269][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[26][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[26][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[26][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[26][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[26][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[26][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[270][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[270][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[270][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[270][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[270][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[270][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[271][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[271][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[271][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[271][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[271][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[271][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[272][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[272][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[272][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[272][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[272][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[272][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[273][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[273][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[273][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[273][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[273][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[273][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[274][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[274][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[274][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[274][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[274][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[274][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[275][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[275][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[275][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[275][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[275][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[275][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[276][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[276][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[276][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[276][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[276][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[276][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[277][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[277][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[277][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[277][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[277][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[277][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[278][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[278][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[278][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[278][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[278][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[278][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[279][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[279][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[279][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[279][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[279][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[279][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[27][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[27][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[27][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[27][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[27][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[27][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[280][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[280][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[280][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[280][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[280][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[280][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[281][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[281][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[281][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[281][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[281][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[281][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[282][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[282][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[282][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[282][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[282][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[282][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[283][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[283][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[283][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[283][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[283][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[283][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[284][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[284][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[284][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[284][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[284][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[284][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[285][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[285][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[285][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[285][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[285][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[285][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[286][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[286][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[286][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[286][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[286][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[286][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[287][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[287][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[287][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[287][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[287][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[287][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[288][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[288][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[288][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[288][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[288][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[288][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[289][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[289][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[289][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[289][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[289][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[289][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[28][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[28][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[28][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[28][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[28][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[28][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[290][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[290][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[290][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[290][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[290][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[290][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[291][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[291][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[291][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[291][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[291][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[291][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[292][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[292][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[292][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[292][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[292][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[292][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[293][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[293][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[293][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[293][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[293][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[293][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[294][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[294][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[294][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[294][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[294][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[294][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[295][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[295][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[295][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[295][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[295][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[295][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[296][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[296][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[296][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[296][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[296][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[296][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[297][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[297][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[297][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[297][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[297][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[297][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[298][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[298][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[298][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[298][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[298][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[298][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[299][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[299][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[299][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[299][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[299][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[299][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[29][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[29][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[29][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[29][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[29][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[29][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[300][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[300][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[300][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[300][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[300][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[300][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[301][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[301][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[301][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[301][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[301][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[301][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[302][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[302][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[302][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[302][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[302][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[302][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[303][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[303][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[303][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[303][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[303][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[303][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[304][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[304][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[304][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[304][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[304][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[304][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[305][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[305][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[305][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[305][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[305][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[305][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[306][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[306][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[306][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[306][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[306][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[306][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[307][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[307][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[307][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[307][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[307][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[307][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[308][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[308][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[308][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[308][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[308][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[308][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[309][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[309][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[309][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[309][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[309][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[309][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[30][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[30][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[30][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[30][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[30][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[30][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[310][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[310][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[310][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[310][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[310][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[310][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[311][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[311][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[311][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[311][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[311][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[311][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[312][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[312][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[312][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[312][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[312][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[312][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[313][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[313][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[313][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[313][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[313][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[313][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[314][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[314][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[314][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[314][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[314][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[314][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[315][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[315][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[315][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[315][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[315][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[315][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[316][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[316][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[316][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[316][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[316][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[316][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[317][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[317][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[317][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[317][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[317][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[317][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[318][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[318][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[318][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[318][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[318][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[318][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[319][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[319][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[319][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[319][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[319][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[319][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[31][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[31][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[31][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[31][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[31][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[31][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[320][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[320][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[320][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[320][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[320][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[320][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[321][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[321][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[321][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[321][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[321][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[321][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[322][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[322][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[322][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[322][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[322][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[322][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[323][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[323][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[323][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[323][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[323][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[323][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[324][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[324][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[324][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[324][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[324][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[324][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[325][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[325][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[325][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[325][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[325][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[325][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[326][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[326][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[326][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[326][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[326][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[326][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[327][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[327][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[327][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[327][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[327][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[327][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[328][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[328][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[328][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[328][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[328][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[328][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[329][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[329][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[329][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[329][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[329][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[329][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[32][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[32][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[32][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[32][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[32][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[32][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[330][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[330][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[330][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[330][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[330][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[330][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[331][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[331][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[331][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[331][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[331][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[331][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[332][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[332][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[332][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[332][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[332][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[332][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[333][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[333][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[333][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[333][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[333][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[333][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[334][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[334][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[334][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[334][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[334][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[334][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[335][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[335][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[335][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[335][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[335][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[335][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[336][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[336][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[336][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[336][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[336][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[336][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[337][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[337][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[337][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[337][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[337][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[337][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[338][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[338][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[338][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[338][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[338][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[338][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[339][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[339][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[339][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[339][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[339][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[339][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[33][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[33][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[33][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[33][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[33][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[33][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[340][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[340][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[340][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[340][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[340][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[340][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[34][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[34][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[34][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[34][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[34][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[34][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[35][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[35][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[35][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[35][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[35][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[35][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[36][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[36][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[36][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[36][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[36][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[36][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[37][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[37][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[37][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[37][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[37][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[37][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[38][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[38][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[38][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[38][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[38][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[38][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[39][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[39][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[39][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[39][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[39][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[39][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[40][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[40][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[40][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[40][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[40][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[40][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[41][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[41][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[41][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[41][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[41][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[41][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[42][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[42][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[42][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[42][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[42][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[42][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[43][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[43][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[43][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[43][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[43][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[43][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[44][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[44][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[44][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[44][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[44][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[44][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[45][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[45][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[45][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[45][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[45][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[45][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[46][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[46][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[46][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[46][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[46][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[46][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[47][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[47][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[47][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[47][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[47][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[47][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[48][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[48][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[48][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[48][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[48][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[48][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[49][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[49][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[49][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[49][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[49][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[49][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[50][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[50][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[50][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[50][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[50][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[50][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[51][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[51][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[51][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[51][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[51][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[51][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[52][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[52][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[52][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[52][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[52][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[52][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[53][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[53][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[53][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[53][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[53][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[53][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[54][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[54][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[54][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[54][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[54][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[54][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[55][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[55][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[55][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[55][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[55][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[55][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[56][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[56][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[56][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[56][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[56][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[56][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[57][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[57][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[57][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[57][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[57][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[57][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[58][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[58][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[58][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[58][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[58][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[58][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[59][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[59][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[59][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[59][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[59][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[59][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[60][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[60][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[60][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[60][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[60][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[60][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[61][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[61][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[61][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[61][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[61][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[61][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[62][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[62][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[62][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[62][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[62][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[62][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[63][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[63][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[63][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[63][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[63][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[63][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[64][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[64][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[64][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[64][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[64][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[64][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[65][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[65][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[65][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[65][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[65][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[65][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[66][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[66][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[66][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[66][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[66][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[66][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[67][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[67][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[67][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[67][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[67][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[67][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[68][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[68][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[68][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[68][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[68][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[68][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[69][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[69][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[69][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[69][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[69][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[69][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[70][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[70][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[70][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[70][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[70][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[70][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[71][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[71][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[71][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[71][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[71][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[71][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[72][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[72][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[72][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[72][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[72][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[72][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[73][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[73][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[73][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[73][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[73][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[73][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[74][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[74][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[74][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[74][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[74][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[74][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[75][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[75][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[75][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[75][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[75][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[75][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[76][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[76][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[76][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[76][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[76][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[76][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[77][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[77][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[77][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[77][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[77][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[77][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[78][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[78][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[78][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[78][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[78][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[78][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[79][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[79][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[79][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[79][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[79][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[79][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[80][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[80][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[80][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[80][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[80][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[80][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[81][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[81][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[81][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[81][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[81][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[81][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[82][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[82][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[82][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[82][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[82][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[82][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[83][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[83][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[83][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[83][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[83][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[83][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[84][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[84][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[84][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[84][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[84][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[84][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[85][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[85][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[85][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[85][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[85][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[85][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[86][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[86][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[86][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[86][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[86][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[86][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[87][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[87][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[87][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[87][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[87][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[87][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[88][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[88][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[88][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[88][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[88][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[88][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[89][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[89][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[89][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[89][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[89][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[89][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[8][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[8][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[8][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[8][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[8][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[8][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[90][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[90][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[90][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[90][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[90][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[90][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[91][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[91][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[91][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[91][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[91][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[91][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[92][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[92][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[92][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[92][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[92][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[92][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[93][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[93][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[93][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[93][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[93][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[93][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[94][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[94][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[94][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[94][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[94][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[94][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[95][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[95][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[95][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[95][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[95][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[95][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[96][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[96][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[96][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[96][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[96][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[96][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[97][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[97][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[97][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[97][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[97][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[97][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[98][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[98][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[98][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[98][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[98][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[98][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[99][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[99][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[99][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[99][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[99][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[99][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[9][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[9][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[9][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[9][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[9][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Isymbol_8_reg[9][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[100][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[100][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[100][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[100][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[100][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[100][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[101][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[101][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[101][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[101][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[101][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[101][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[102][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[102][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[102][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[102][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[102][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[102][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[103][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[103][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[103][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[103][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[103][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[103][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[104][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[104][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[104][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[104][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[104][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[104][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[105][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[105][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[105][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[105][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[105][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[105][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[106][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[106][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[106][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[106][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[106][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[106][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[107][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[107][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[107][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[107][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[107][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[107][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[108][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[108][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[108][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[108][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[108][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[108][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[109][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[109][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[109][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[109][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[109][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[109][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[10][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[10][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[10][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[10][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[10][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[10][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[110][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[110][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[110][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[110][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[110][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[110][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[111][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[111][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[111][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[111][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[111][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[111][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[112][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[112][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[112][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[112][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[112][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[112][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[113][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[113][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[113][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[113][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[113][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[113][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[114][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[114][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[114][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[114][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[114][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[114][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[115][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[115][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[115][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[115][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[115][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[115][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[116][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[116][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[116][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[116][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[116][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[116][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[117][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[117][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[117][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[117][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[117][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[117][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[118][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[118][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[118][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[118][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[118][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[118][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[119][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[119][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[119][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[119][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[119][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[119][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[11][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[11][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[11][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[11][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[11][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[11][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[120][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[120][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[120][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[120][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[120][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[120][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[121][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[121][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[121][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[121][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[121][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[121][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[122][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[122][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[122][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[122][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[122][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[122][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[123][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[123][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[123][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[123][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[123][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[123][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[124][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[124][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[124][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[124][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[124][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[124][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[125][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[125][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[125][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[125][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[125][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[125][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[126][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[126][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[126][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[126][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[126][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[126][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[127][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[127][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[127][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[127][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[127][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[127][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[128][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[128][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[128][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[128][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[128][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[128][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[129][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[129][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[129][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[129][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[129][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[129][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[12][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[12][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[12][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[12][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[12][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[12][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[130][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[130][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[130][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[130][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[130][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[130][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[131][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[131][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[131][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[131][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[131][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[131][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[132][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[132][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[132][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[132][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[132][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[132][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[133][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[133][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[133][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[133][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[133][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[133][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[134][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[134][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[134][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[134][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[134][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[134][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[135][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[135][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[135][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[135][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[135][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[135][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[136][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[136][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[136][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[136][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[136][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[136][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[137][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[137][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[137][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[137][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[137][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[137][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[138][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[138][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[138][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[138][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[138][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[138][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[139][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[139][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[139][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[139][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[139][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[139][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[13][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[13][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[13][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[13][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[13][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[13][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[140][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[140][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[140][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[140][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[140][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[140][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[141][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[141][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[141][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[141][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[141][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[141][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[142][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[142][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[142][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[142][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[142][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[142][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[143][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[143][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[143][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[143][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[143][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[143][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[144][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[144][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[144][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[144][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[144][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[144][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[145][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[145][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[145][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[145][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[145][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[145][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[146][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[146][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[146][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[146][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[146][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[146][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[147][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[147][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[147][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[147][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[147][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[147][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[148][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[148][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[148][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[148][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[148][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[148][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[149][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[149][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[149][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[149][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[149][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[149][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[14][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[14][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[14][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[14][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[14][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[14][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[150][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[150][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[150][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[150][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[150][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[150][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[151][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[151][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[151][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[151][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[151][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[151][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[152][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[152][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[152][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[152][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[152][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[152][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[153][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[153][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[153][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[153][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[153][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[153][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[154][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[154][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[154][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[154][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[154][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[154][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[155][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[155][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[155][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[155][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[155][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[155][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[156][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[156][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[156][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[156][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[156][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[156][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[157][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[157][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[157][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[157][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[157][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[157][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[158][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[158][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[158][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[158][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[158][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[158][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[159][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[159][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[159][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[159][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[159][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[159][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[15][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[15][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[15][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[15][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[15][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[15][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[160][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[160][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[160][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[160][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[160][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[160][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[161][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[161][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[161][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[161][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[161][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[161][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[162][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[162][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[162][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[162][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[162][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[162][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[163][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[163][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[163][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[163][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[163][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[163][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[164][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[164][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[164][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[164][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[164][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[164][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[165][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[165][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[165][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[165][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[165][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[165][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[166][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[166][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[166][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[166][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[166][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[166][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[167][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[167][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[167][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[167][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[167][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[167][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[168][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[168][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[168][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[168][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[168][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[168][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[169][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[169][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[169][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[169][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[169][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[169][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[16][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[16][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[16][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[16][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[16][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[16][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[170][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[170][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[170][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[170][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[170][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[170][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[171][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[171][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[171][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[171][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[171][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[171][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[172][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[172][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[172][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[172][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[172][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[172][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[173][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[173][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[173][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[173][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[173][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[173][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[174][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[174][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[174][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[174][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[174][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[174][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[175][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[175][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[175][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[175][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[175][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[175][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[176][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[176][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[176][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[176][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[176][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[176][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[177][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[177][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[177][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[177][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[177][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[177][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[178][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[178][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[178][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[178][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[178][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[178][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[179][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[179][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[179][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[179][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[179][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[179][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[17][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[17][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[17][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[17][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[17][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[17][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[180][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[180][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[180][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[180][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[180][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[180][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[181][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[181][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[181][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[181][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[181][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[181][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[182][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[182][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[182][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[182][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[182][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[182][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[183][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[183][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[183][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[183][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[183][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[183][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[184][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[184][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[184][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[184][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[184][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[184][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[185][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[185][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[185][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[185][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[185][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[185][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[186][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[186][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[186][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[186][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[186][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[186][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[187][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[187][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[187][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[187][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[187][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[187][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[188][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[188][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[188][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[188][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[188][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[188][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[189][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[189][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[189][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[189][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[189][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[189][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[18][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[18][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[18][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[18][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[18][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[18][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[190][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[190][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[190][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[190][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[190][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[190][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[191][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[191][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[191][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[191][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[191][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[191][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[192][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[192][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[192][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[192][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[192][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[192][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[193][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[193][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[193][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[193][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[193][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[193][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[194][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[194][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[194][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[194][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[194][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[194][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[195][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[195][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[195][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[195][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[195][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[195][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[196][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[196][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[196][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[196][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[196][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[196][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[197][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[197][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[197][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[197][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[197][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[197][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[198][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[198][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[198][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[198][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[198][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[198][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[199][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[199][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[199][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[199][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[199][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[199][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[19][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[19][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[19][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[19][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[19][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[19][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[200][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[200][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[200][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[200][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[200][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[200][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[201][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[201][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[201][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[201][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[201][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[201][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[202][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[202][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[202][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[202][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[202][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[202][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[203][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[203][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[203][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[203][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[203][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[203][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[204][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[204][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[204][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[204][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[204][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[204][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[205][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[205][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[205][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[205][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[205][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[205][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[206][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[206][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[206][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[206][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[206][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[206][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[207][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[207][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[207][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[207][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[207][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[207][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[208][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[208][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[208][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[208][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[208][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[208][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[209][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[209][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[209][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[209][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[209][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[209][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[20][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[20][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[20][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[20][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[20][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[20][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[210][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[210][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[210][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[210][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[210][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[210][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[211][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[211][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[211][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[211][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[211][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[211][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[212][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[212][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[212][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[212][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[212][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[212][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[213][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[213][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[213][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[213][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[213][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[213][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[214][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[214][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[214][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[214][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[214][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[214][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[215][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[215][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[215][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[215][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[215][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[215][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[216][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[216][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[216][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[216][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[216][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[216][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[217][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[217][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[217][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[217][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[217][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[217][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[218][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[218][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[218][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[218][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[218][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[218][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[219][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[219][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[219][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[219][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[219][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[219][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[21][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[21][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[21][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[21][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[21][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[21][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[220][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[220][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[220][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[220][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[220][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[220][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[221][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[221][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[221][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[221][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[221][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[221][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[222][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[222][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[222][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[222][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[222][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[222][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[223][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[223][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[223][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[223][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[223][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[223][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[224][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[224][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[224][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[224][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[224][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[224][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[225][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[225][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[225][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[225][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[225][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[225][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[226][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[226][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[226][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[226][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[226][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[226][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[227][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[227][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[227][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[227][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[227][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[227][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[228][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[228][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[228][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[228][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[228][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[228][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[229][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[229][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[229][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[229][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[229][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[229][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[22][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[22][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[22][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[22][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[22][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[22][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[230][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[230][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[230][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[230][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[230][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[230][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[231][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[231][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[231][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[231][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[231][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[231][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[232][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[232][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[232][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[232][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[232][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[232][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[233][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[233][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[233][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[233][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[233][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[233][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[234][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[234][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[234][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[234][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[234][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[234][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[235][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[235][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[235][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[235][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[235][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[235][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[236][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[236][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[236][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[236][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[236][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[236][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[237][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[237][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[237][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[237][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[237][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[237][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[238][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[238][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[238][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[238][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[238][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[238][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[239][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[239][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[239][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[239][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[239][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[239][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[23][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[23][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[23][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[23][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[23][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[23][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[240][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[240][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[240][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[240][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[240][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[240][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[241][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[241][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[241][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[241][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[241][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[241][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[242][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[242][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[242][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[242][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[242][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[242][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[243][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[243][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[243][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[243][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[243][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[243][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[244][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[244][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[244][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[244][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[244][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[244][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[245][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[245][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[245][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[245][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[245][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[245][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[246][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[246][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[246][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[246][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[246][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[246][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[247][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[247][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[247][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[247][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[247][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[247][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[248][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[248][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[248][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[248][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[248][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[248][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[249][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[249][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[249][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[249][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[249][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[249][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[24][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[24][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[24][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[24][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[24][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[24][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[250][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[250][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[250][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[250][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[250][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[250][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[251][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[251][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[251][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[251][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[251][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[251][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[252][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[252][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[252][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[252][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[252][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[252][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[253][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[253][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[253][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[253][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[253][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[253][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[254][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[254][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[254][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[254][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[254][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[254][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[255][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[255][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[255][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[255][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[255][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[255][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[256][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[256][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[256][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[256][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[256][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[256][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[257][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[257][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[257][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[257][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[257][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[257][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[258][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[258][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[258][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[258][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[258][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[258][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[259][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[259][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[259][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[259][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[259][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[259][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[25][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[25][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[25][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[25][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[25][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[25][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[260][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[260][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[260][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[260][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[260][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[260][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[261][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[261][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[261][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[261][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[261][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[261][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[262][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[262][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[262][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[262][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[262][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[262][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[263][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[263][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[263][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[263][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[263][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[263][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[264][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[264][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[264][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[264][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[264][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[264][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[265][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[265][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[265][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[265][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[265][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[265][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[266][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[266][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[266][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[266][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[266][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[266][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[267][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[267][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[267][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[267][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[267][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[267][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[268][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[268][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[268][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[268][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[268][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[268][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[269][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[269][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[269][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[269][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[269][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[269][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[26][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[26][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[26][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[26][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[26][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[26][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[270][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[270][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[270][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[270][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[270][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[270][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[271][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[271][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[271][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[271][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[271][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[271][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[272][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[272][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[272][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[272][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[272][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[272][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[273][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[273][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[273][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[273][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[273][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[273][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[274][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[274][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[274][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[274][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[274][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[274][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[275][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[275][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[275][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[275][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[275][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[275][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[276][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[276][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[276][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[276][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[276][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[276][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[277][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[277][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[277][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[277][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[277][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[277][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[278][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[278][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[278][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[278][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[278][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[278][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[279][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[279][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[279][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[279][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[279][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[279][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[27][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[27][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[27][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[27][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[27][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[27][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[280][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[280][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[280][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[280][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[280][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[280][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[281][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[281][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[281][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[281][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[281][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[281][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[282][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[282][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[282][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[282][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[282][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[282][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[283][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[283][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[283][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[283][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[283][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[283][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[284][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[284][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[284][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[284][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[284][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[284][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[285][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[285][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[285][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[285][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[285][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[285][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[286][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[286][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[286][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[286][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[286][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[286][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[287][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[287][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[287][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[287][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[287][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[287][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[288][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[288][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[288][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[288][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[288][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[288][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[289][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[289][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[289][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[289][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[289][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[289][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[28][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[28][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[28][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[28][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[28][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[28][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[290][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[290][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[290][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[290][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[290][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[290][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[291][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[291][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[291][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[291][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[291][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[291][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[292][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[292][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[292][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[292][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[292][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[292][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[293][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[293][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[293][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[293][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[293][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[293][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[294][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[294][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[294][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[294][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[294][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[294][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[295][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[295][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[295][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[295][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[295][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[295][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[296][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[296][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[296][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[296][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[296][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[296][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[297][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[297][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[297][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[297][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[297][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[297][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[298][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[298][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[298][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[298][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[298][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[298][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[299][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[299][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[299][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[299][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[299][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[299][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[29][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[29][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[29][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[29][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[29][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[29][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[300][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[300][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[300][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[300][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[300][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[300][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[301][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[301][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[301][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[301][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[301][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[301][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[302][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[302][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[302][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[302][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[302][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[302][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[303][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[303][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[303][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[303][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[303][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[303][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[304][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[304][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[304][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[304][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[304][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[304][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[305][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[305][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[305][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[305][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[305][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[305][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[306][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[306][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[306][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[306][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[306][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[306][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[307][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[307][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[307][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[307][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[307][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[307][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[308][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[308][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[308][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[308][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[308][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[308][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[309][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[309][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[309][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[309][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[309][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[309][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[30][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[30][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[30][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[30][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[30][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[30][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[310][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[310][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[310][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[310][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[310][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[310][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[311][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[311][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[311][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[311][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[311][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[311][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[312][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[312][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[312][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[312][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[312][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[312][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[313][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[313][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[313][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[313][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[313][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[313][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[314][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[314][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[314][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[314][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[314][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[314][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[315][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[315][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[315][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[315][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[315][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[315][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[316][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[316][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[316][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[316][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[316][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[316][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[317][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[317][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[317][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[317][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[317][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[317][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[318][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[318][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[318][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[318][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[318][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[318][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[319][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[319][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[319][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[319][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[319][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[319][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[31][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[31][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[31][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[31][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[31][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[31][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[320][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[320][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[320][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[320][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[320][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[320][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[321][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[321][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[321][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[321][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[321][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[321][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[322][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[322][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[322][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[322][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[322][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[322][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[323][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[323][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[323][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[323][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[323][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[323][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[324][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[324][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[324][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[324][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[324][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[324][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[325][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[325][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[325][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[325][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[325][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[325][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[326][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[326][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[326][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[326][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[326][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[326][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[327][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[327][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[327][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[327][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[327][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[327][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[328][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[328][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[328][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[328][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[328][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[328][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[329][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[329][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[329][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[329][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[329][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[329][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[32][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[32][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[32][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[32][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[32][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[32][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[330][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[330][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[330][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[330][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[330][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[330][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[331][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[331][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[331][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[331][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[331][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[331][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[332][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[332][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[332][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[332][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[332][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[332][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[333][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[333][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[333][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[333][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[333][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[333][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[334][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[334][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[334][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[334][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[334][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[334][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[335][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[335][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[335][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[335][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[335][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[335][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[336][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[336][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[336][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[336][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[336][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[336][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[337][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[337][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[337][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[337][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[337][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[337][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[338][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[338][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[338][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[338][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[338][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[338][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[339][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[339][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[339][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[339][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[339][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[339][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[33][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[33][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[33][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[33][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[33][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[33][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[340][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[340][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[340][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[340][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[340][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[340][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[34][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[34][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[34][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[34][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[34][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[34][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[35][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[35][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[35][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[35][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[35][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[35][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[36][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[36][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[36][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[36][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[36][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[36][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[37][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[37][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[37][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[37][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[37][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[37][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[38][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[38][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[38][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[38][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[38][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[38][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[39][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[39][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[39][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[39][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[39][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[39][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[40][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[40][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[40][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[40][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[40][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[40][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[41][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[41][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[41][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[41][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[41][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[41][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[42][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[42][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[42][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[42][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[42][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[42][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[43][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[43][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[43][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[43][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[43][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[43][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[44][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[44][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[44][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[44][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[44][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[44][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[45][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[45][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[45][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[45][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[45][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[45][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[46][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[46][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[46][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[46][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[46][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[46][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[47][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[47][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[47][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[47][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[47][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[47][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[48][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[48][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[48][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[48][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[48][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[48][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[49][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[49][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[49][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[49][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[49][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[49][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[50][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[50][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[50][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[50][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[50][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[50][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[51][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[51][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[51][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[51][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[51][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[51][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[52][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[52][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[52][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[52][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[52][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[52][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[53][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[53][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[53][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[53][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[53][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[53][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[54][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[54][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[54][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[54][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[54][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[54][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[55][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[55][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[55][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[55][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[55][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[55][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[56][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[56][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[56][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[56][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[56][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[56][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[57][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[57][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[57][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[57][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[57][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[57][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[58][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[58][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[58][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[58][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[58][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[58][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[59][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[59][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[59][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[59][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[59][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[59][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[60][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[60][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[60][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[60][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[60][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[60][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[61][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[61][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[61][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[61][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[61][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[61][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[62][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[62][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[62][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[62][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[62][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[62][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[63][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[63][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[63][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[63][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[63][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[63][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[64][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[64][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[64][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[64][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[64][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[64][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[65][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[65][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[65][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[65][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[65][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[65][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[66][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[66][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[66][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[66][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[66][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[66][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[67][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[67][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[67][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[67][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[67][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[67][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[68][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[68][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[68][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[68][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[68][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[68][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[69][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[69][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[69][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[69][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[69][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[69][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[70][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[70][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[70][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[70][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[70][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[70][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[71][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[71][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[71][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[71][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[71][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[71][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[72][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[72][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[72][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[72][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[72][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[72][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[73][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[73][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[73][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[73][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[73][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[73][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[74][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[74][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[74][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[74][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[74][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[74][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[75][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[75][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[75][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[75][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[75][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[75][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[76][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[76][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[76][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[76][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[76][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[76][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[77][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[77][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[77][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[77][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[77][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[77][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[78][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[78][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[78][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[78][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[78][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[78][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[79][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[79][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[79][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[79][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[79][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[79][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[80][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[80][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[80][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[80][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[80][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[80][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[81][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[81][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[81][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[81][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[81][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[81][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[82][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[82][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[82][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[82][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[82][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[82][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[83][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[83][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[83][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[83][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[83][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[83][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[84][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[84][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[84][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[84][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[84][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[84][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[85][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[85][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[85][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[85][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[85][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[85][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[86][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[86][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[86][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[86][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[86][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[86][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[87][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[87][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[87][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[87][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[87][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[87][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[88][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[88][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[88][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[88][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[88][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[88][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[89][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[89][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[89][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[89][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[89][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[89][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[8][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[8][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[8][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[8][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[8][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[8][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[90][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[90][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[90][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[90][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[90][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[90][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[91][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[91][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[91][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[91][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[91][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[91][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[92][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[92][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[92][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[92][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[92][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[92][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[93][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[93][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[93][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[93][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[93][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[93][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[94][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[94][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[94][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[94][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[94][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[94][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[95][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[95][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[95][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[95][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[95][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[95][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[96][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[96][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[96][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[96][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[96][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[96][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[97][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[97][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[97][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[97][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[97][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[97][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[98][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[98][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[98][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[98][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[98][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[98][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[99][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[99][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[99][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[99][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[99][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[99][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[9][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[9][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[9][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[9][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[9][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/layer1_receive_lane[1].eqam/Qsymbol_8_reg[9][7]/Q (HIGH)

 There are 3776 register/latch pins with no clock driven by root clock pin: tpu/layer1/layer1_receive/mac_deblock/m_axis_output_tvalid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7856 pins that are not constrained for maximum delay. (HIGH)

 There are 351 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.385    -1243.802                   3639               126659        0.004        0.000                      0               126187        0.248        0.000                       0                 66178  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
CLK_125MHZ_P                                                                                {0.000 4.000}          8.000           125.000         
  clk_out1_tpu_clock_mm                                                                     {0.000 2.000}          4.000           250.000         
  clkfbout_tpu_clock_mm                                                                     {0.000 4.000}          8.000           125.000         
clk_250m                                                                                    {0.000 2.000}          4.000           250.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
refclk_p                                                                                    {0.000 3.200}          6.400           156.250         
  qpll0outclk_out                                                                           {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
      rxrecclk_out                                                                          {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_1                                                                       {0.000 1.600}          3.200           312.500         
      ten_gig_eth_pcs_pma_ch1_n_0                                                           {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
      mac_phy_ch0_txusrclk2_out                                                             {0.000 3.200}          6.400           156.250         
  qpll0outrefclk_out                                                                        {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_P                                                                                                                                                                                                                                  1.600        0.000                       0                     1  
  clk_out1_tpu_clock_mm                                                                                                                                                                                                                       2.621        0.000                       0                     2  
  clkfbout_tpu_clock_mm                                                                                                                                                                                                                       6.621        0.000                       0                     3  
clk_250m                                                                                         -1.385    -1243.802                   3639                92213        0.031        0.000                      0                92213        1.020        0.000                       0                 47116  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.779        0.000                      0                  973        0.034        0.000                      0                  973       15.832        0.000                       0                   495  
refclk_p                                                                                          1.683        0.000                      0                21697        0.004        0.000                      0                21473        1.400        0.000                       0                 12705  
    rxoutclk_out[0]                                                                                                                                                                                                                           0.338        0.000                       0                     3  
      rxrecclk_out                                                                                1.982        0.000                      0                 2778        0.036        0.000                      0                 2778        0.772        0.000                       0                  1402  
    rxoutclk_out[0]_1                                                                                                                                                                                                                         0.423        0.000                       0                     3  
      ten_gig_eth_pcs_pma_ch1_n_0                                                                 2.414        0.000                      0                 2778        0.038        0.000                      0                 2778        0.562        0.000                       0                  1402  
    txoutclk_out[0]                                                                                                                                                                                                                           0.248        0.000                       0                     4  
      mac_phy_ch0_txusrclk2_out                                                                   2.661        0.000                      0                 5336        0.032        0.000                      0                 5335        0.278        0.000                       0                  3042  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
refclk_p                                                                                    clk_250m                                                                                          5.414        0.000                      0                   32                                                                        
refclk_p                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        5.611        0.000                      0                    8                                                                        
clk_250m                                                                                    refclk_p                                                                                          2.972        0.000                      0                   21                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  refclk_p                                                                                         32.268        0.000                      0                    8                                                                        
mac_phy_ch0_txusrclk2_out                                                                   refclk_p                                                                                          0.795        0.000                      0                  384        0.090        0.000                      0                  332  
mac_phy_ch0_txusrclk2_out                                                                   rxrecclk_out                                                                                      2.217        0.000                      0                   31                                                                        
mac_phy_ch0_txusrclk2_out                                                                   ten_gig_eth_pcs_pma_ch1_n_0                                                                       2.356        0.000                      0                   31                                                                        
refclk_p                                                                                    mac_phy_ch0_txusrclk2_out                                                                         2.475        0.000                      0                  320        0.386        0.000                      0                  288  
rxrecclk_out                                                                                mac_phy_ch0_txusrclk2_out                                                                         2.543        0.000                      0                    5                                                                        
ten_gig_eth_pcs_pma_ch1_n_0                                                                 mac_phy_ch0_txusrclk2_out                                                                         2.429        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.657        0.000                      0                  100        0.128        0.000                      0                  100  
**async_default**                                                                           refclk_p                                                                                    refclk_p                                                                                          4.762        0.000                      0                   97        0.114        0.000                      0                   97  
**default**                                                                                 refclk_p                                                                                                                                                                                      5.809        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_P
  To Clock:  CLK_125MHZ_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_P
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  tpu_clock_mm/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_clock_mm/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_clock_mm/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_clock_mm/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_clock_mm/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tpu_clock_mm
  To Clock:  clk_out1_tpu_clock_mm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tpu_clock_mm
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { tpu_clock_mm/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I            n/a            1.379         4.000       2.621      BUFGCE_X1Y62     tpu_clock_mm/inst/clkout1_buf/I
Min Period  n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         4.000       2.929      MMCME3_ADV_X1Y2  tpu_clock_mm/inst/mmcme3_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tpu_clock_mm
  To Clock:  clkfbout_tpu_clock_mm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tpu_clock_mm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tpu_clock_mm/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         8.000       6.621      BUFGCE_X1Y68     tpu_clock_mm/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  tpu_clock_mm/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  tpu_clock_mm/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_250m
  To Clock:  clk_250m

Setup :         3639  Failing Endpoints,  Worst Slack       -1.385ns,  Total Violation    -1243.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.601ns (50.193%)  route 2.581ns (49.807%))
  Logic Levels:           14  (CARRY8=8 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 6.016 - 4.000 ) 
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.629ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.579ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.281     2.281    tpu/radio/radio_receive/radio_receive[0].ddc/aclk
    SLICE_X33Y62         FDSE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.398 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/Q
                         net (fo=48, routed)          0.322     2.720    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/ADDRA0
    SLICE_X35Y62         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.190     2.910 r  tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/RAMA/O
                         net (fo=1, routed)           0.352     3.262    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6_n_0
    SLICE_X33Y61         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     3.447 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32/O
                         net (fo=1, routed)           0.062     3.509    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32_n_0
    SLICE_X33Y61         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     3.549 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_16/O
                         net (fo=38, routed)          0.467     4.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X31Y51         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.148 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.148    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X31Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.491 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.518    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X31Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.692 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.472     5.164    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X32Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     5.506 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.533    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X32Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.666 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.358     6.024    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X29Y54         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.161 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.161    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2_n_0
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     6.337 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.027     6.364    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     6.502 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.399     6.901    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[19]
    SLICE_X27Y56         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     7.033 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.033    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     7.209 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.027     7.236    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     7.422 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[7]
                         net (fo=1, routed)           0.041     7.463    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[23]
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.016     6.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.065     6.081    
                         clock uncertainty           -0.063     6.018    
    SLICE_X27Y57         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     6.078    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                          6.078    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (VIOLATED) :        -1.371ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.589ns (50.106%)  route 2.578ns (49.894%))
  Logic Levels:           14  (CARRY8=8 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 6.016 - 4.000 ) 
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.629ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.579ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.281     2.281    tpu/radio/radio_receive/radio_receive[0].ddc/aclk
    SLICE_X33Y62         FDSE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.398 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/Q
                         net (fo=48, routed)          0.322     2.720    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/ADDRA0
    SLICE_X35Y62         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.190     2.910 r  tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/RAMA/O
                         net (fo=1, routed)           0.352     3.262    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6_n_0
    SLICE_X33Y61         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     3.447 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32/O
                         net (fo=1, routed)           0.062     3.509    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32_n_0
    SLICE_X33Y61         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     3.549 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_16/O
                         net (fo=38, routed)          0.467     4.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X31Y51         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.148 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.148    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X31Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.491 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.518    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X31Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.692 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.472     5.164    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X32Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     5.506 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.533    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X32Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.666 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.358     6.024    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X29Y54         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.161 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.161    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2_n_0
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     6.337 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.027     6.364    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     6.502 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.399     6.901    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[19]
    SLICE_X27Y56         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     7.033 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.033    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     7.209 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.027     7.236    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     7.410 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[5]
                         net (fo=1, routed)           0.038     7.448    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[21]
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.016     6.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.065     6.081    
                         clock uncertainty           -0.063     6.018    
    SLICE_X27Y57         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.077    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                 -1.371    

Slack (VIOLATED) :        -1.336ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 2.553ns (49.727%)  route 2.581ns (50.273%))
  Logic Levels:           14  (CARRY8=8 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 6.018 - 4.000 ) 
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.629ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.579ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.281     2.281    tpu/radio/radio_receive/radio_receive[0].ddc/aclk
    SLICE_X33Y62         FDSE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.398 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/Q
                         net (fo=48, routed)          0.322     2.720    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/ADDRA0
    SLICE_X35Y62         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.190     2.910 r  tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/RAMA/O
                         net (fo=1, routed)           0.352     3.262    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6_n_0
    SLICE_X33Y61         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     3.447 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32/O
                         net (fo=1, routed)           0.062     3.509    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32_n_0
    SLICE_X33Y61         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     3.549 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_16/O
                         net (fo=38, routed)          0.467     4.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X31Y51         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.148 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.148    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X31Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.491 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.518    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X31Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.692 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.472     5.164    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X32Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     5.506 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.533    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X32Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.666 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.358     6.024    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X29Y54         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.161 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.161    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2_n_0
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     6.337 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.027     6.364    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     6.502 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.399     6.901    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[19]
    SLICE_X27Y56         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     7.033 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.033    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     7.209 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.027     7.236    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     7.374 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[3]
                         net (fo=1, routed)           0.041     7.415    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[19]
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.018     6.018    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/C
                         clock pessimism              0.065     6.083    
                         clock uncertainty           -0.063     6.020    
    SLICE_X27Y57         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.079    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 -1.336    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 2.556ns (49.815%)  route 2.575ns (50.185%))
  Logic Levels:           14  (CARRY8=8 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 6.016 - 4.000 ) 
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.629ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.579ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.281     2.281    tpu/radio/radio_receive/radio_receive[0].ddc/aclk
    SLICE_X33Y62         FDSE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.398 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/Q
                         net (fo=48, routed)          0.322     2.720    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/ADDRA0
    SLICE_X35Y62         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.190     2.910 r  tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/RAMA/O
                         net (fo=1, routed)           0.352     3.262    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6_n_0
    SLICE_X33Y61         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     3.447 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32/O
                         net (fo=1, routed)           0.062     3.509    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32_n_0
    SLICE_X33Y61         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     3.549 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_16/O
                         net (fo=38, routed)          0.467     4.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X31Y51         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.148 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.148    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X31Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.491 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.518    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X31Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.692 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.472     5.164    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X32Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     5.506 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.533    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X32Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.666 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.358     6.024    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X29Y54         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.161 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.161    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2_n_0
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     6.337 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.027     6.364    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     6.502 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.399     6.901    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[19]
    SLICE_X27Y56         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     7.033 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.033    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     7.209 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.027     7.236    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     7.377 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[4]
                         net (fo=1, routed)           0.035     7.412    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[20]
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.016     6.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.065     6.081    
                         clock uncertainty           -0.063     6.018    
    SLICE_X27Y57         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.078    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                          6.078    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.333ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.551ns (49.727%)  route 2.579ns (50.273%))
  Logic Levels:           14  (CARRY8=8 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 6.016 - 4.000 ) 
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.629ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.579ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.281     2.281    tpu/radio/radio_receive/radio_receive[0].ddc/aclk
    SLICE_X33Y62         FDSE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.398 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/Q
                         net (fo=48, routed)          0.322     2.720    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/ADDRA0
    SLICE_X35Y62         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.190     2.910 r  tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/RAMA/O
                         net (fo=1, routed)           0.352     3.262    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6_n_0
    SLICE_X33Y61         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     3.447 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32/O
                         net (fo=1, routed)           0.062     3.509    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32_n_0
    SLICE_X33Y61         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     3.549 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_16/O
                         net (fo=38, routed)          0.467     4.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X31Y51         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.148 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.148    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X31Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.491 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.518    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X31Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.692 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.472     5.164    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X32Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     5.506 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.533    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X32Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.666 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.358     6.024    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X29Y54         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.161 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.161    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2_n_0
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     6.337 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.027     6.364    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     6.502 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.399     6.901    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[19]
    SLICE_X27Y56         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     7.033 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.033    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     7.209 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.027     7.236    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     7.372 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[6]
                         net (fo=1, routed)           0.039     7.411    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[22]
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.016     6.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/C
                         clock pessimism              0.065     6.081    
                         clock uncertainty           -0.063     6.018    
    SLICE_X27Y57         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.078    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]
  -------------------------------------------------------------------
                         required time                          6.078    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 -1.333    

Slack (VIOLATED) :        -1.332ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 2.548ns (49.678%)  route 2.581ns (50.322%))
  Logic Levels:           14  (CARRY8=8 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 6.018 - 4.000 ) 
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.629ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.579ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.281     2.281    tpu/radio/radio_receive/radio_receive[0].ddc/aclk
    SLICE_X33Y62         FDSE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.398 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_cnt_reg[0]_rep/Q
                         net (fo=48, routed)          0.322     2.720    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/ADDRA0
    SLICE_X35Y62         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.190     2.910 r  tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6/RAMA/O
                         net (fo=1, routed)           0.352     3.262    tpu/radio/radio_receive/radio_receive[0].ddc/ram_cos_reg_128_191_0_6_n_0
    SLICE_X33Y61         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     3.447 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32/O
                         net (fo=1, routed)           0.062     3.509    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_32_n_0
    SLICE_X33Y61         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     3.549 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos_i_16/O
                         net (fo=38, routed)          0.467     4.016    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X31Y51         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.148 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.148    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X31Y51         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     4.491 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.518    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X31Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.692 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.472     5.164    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[13]
    SLICE_X32Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     5.506 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.533    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X32Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.666 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.358     6.024    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X29Y54         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.161 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.161    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2_n_0
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     6.337 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.027     6.364    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     6.502 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.399     6.901    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[19]
    SLICE_X27Y56         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     7.033 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.033    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     7.209 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.027     7.236    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     7.369 r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[1]
                         net (fo=1, routed)           0.041     7.410    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[17]
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.018     6.018    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X27Y57         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.065     6.083    
                         clock uncertainty           -0.063     6.020    
    SLICE_X27Y57         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.078    tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                          6.078    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                 -1.332    

Slack (VIOLATED) :        -1.319ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.432ns (46.895%)  route 2.754ns (53.105%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 6.005 - 4.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.258ns (routing 0.629ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.579ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.258     2.258    tpu/radio/radio_receive/radio_receive[1].ddc/aclk
    SLICE_X27Y22         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.371 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[1]_rep/Q
                         net (fo=188, routed)         0.501     2.872    tpu/radio/radio_receive/radio_receive[1].ddc/ram_sin_reg_128_191_7_13/ADDRD1
    SLICE_X29Y24         RAMD64E (Prop_D6LUT_SLICEM_RADR1_O)
                                                      0.177     3.049 r  tpu/radio/radio_receive/radio_receive[1].ddc/ram_sin_reg_128_191_7_13/RAMD/O
                         net (fo=1, routed)           0.398     3.447    tpu/radio/radio_receive/radio_receive[1].ddc/ram_sin_reg_128_191_7_13_n_3
    SLICE_X30Y25         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     3.624 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin_i_20/O
                         net (fo=1, routed)           0.137     3.761    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin_i_20_n_0
    SLICE_X30Y24         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     3.878 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin_i_5/O
                         net (fo=38, routed)          0.397     4.275    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X28Y19         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.136     4.411 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.ma0/O
                         net (fo=1, routed)           0.000     4.411    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.ma0_n_0
    SLICE_X28Y19         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.346     4.757 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.784    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X28Y20         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     4.883 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.407     5.290    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[8]
    SLICE_X29Y15         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     5.405 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_9/O
                         net (fo=1, routed)           0.000     5.405    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_9_n_0
    SLICE_X29Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.379     5.784 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/O[5]
                         net (fo=2, routed)           0.523     6.307    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[13]
    SLICE_X31Y17         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     6.649 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[7]
                         net (fo=1, routed)           0.027     6.676    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X31Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     6.809 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/O[1]
                         net (fo=3, routed)           0.296     7.105    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[17]
    SLICE_X30Y18         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     7.180 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.180    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3_n_0
    SLICE_X30Y18         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.223     7.403 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[7]
                         net (fo=1, routed)           0.041     7.444    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[23]
    SLICE_X30Y18         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.005     6.005    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X30Y18         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.123     6.128    
                         clock uncertainty           -0.063     6.065    
    SLICE_X30Y18         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.125    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                          6.125    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 -1.319    

Slack (VIOLATED) :        -1.309ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.324ns (45.161%)  route 2.822ns (54.839%))
  Logic Levels:           14  (CARRY8=8 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 5.997 - 4.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 0.629ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.579ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.280     2.280    tpu/radio/radio_receive/radio_receive[1].ddc/aclk
    SLICE_X27Y21         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.396 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[4]/Q
                         net (fo=190, routed)         0.508     2.904    tpu/radio/radio_receive/radio_receive[1].ddc/ram_sin_reg_192_255_0_6/ADDRA4
    SLICE_X29Y22         RAMD64E (Prop_A6LUT_SLICEM_RADR4_O)
                                                      0.071     2.975 r  tpu/radio/radio_receive/radio_receive[1].ddc/ram_sin_reg_192_255_0_6/RAMA/O
                         net (fo=1, routed)           0.435     3.410    tpu/radio/radio_receive/radio_receive[1].ddc/ram_sin_reg_192_255_0_6_n_0
    SLICE_X29Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.071     3.481 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin_i_30/O
                         net (fo=1, routed)           0.138     3.619    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin_i_30_n_0
    SLICE_X29Y17         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.042     3.661 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin_i_15/O
                         net (fo=38, routed)          0.531     4.192    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X30Y26         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.310 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.310    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig362_out
    SLICE_X30Y26         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     4.634 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.661    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X30Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     4.802 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.345     5.147    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[12]
    SLICE_X30Y23         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     5.323 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.323    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_7_n_0
    SLICE_X30Y23         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.344     5.667 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.694    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X30Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.827 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.267     6.094    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X32Y24         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.231 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.231    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2_n_0
    SLICE_X32Y24         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     6.407 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.027     6.434    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X32Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     6.533 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.449     6.982    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[16]
    SLICE_X32Y27         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     7.172 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.027     7.199    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X32Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     7.385 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[7]
                         net (fo=1, routed)           0.041     7.426    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[23]
    SLICE_X32Y28         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.997     5.997    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y28         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.123     6.120    
                         clock uncertainty           -0.063     6.057    
    SLICE_X32Y28         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.117    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 -1.309    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 2.327ns (45.556%)  route 2.781ns (54.444%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 6.015 - 4.000 ) 
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 0.629ns, distribution 1.695ns)
  Clock Net Delay (Destination): 2.015ns (routing 0.579ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.324     2.324    tpu/radio/radio_receive/radio_receive[1].ddc/aclk
    SLICE_X23Y22         FDSE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     2.438 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[0]_rep/Q
                         net (fo=48, routed)          0.440     2.878    tpu/radio/radio_receive/radio_receive[1].ddc/ram_cos_reg_128_191_0_6/ADDRA0
    SLICE_X26Y21         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.190     3.068 r  tpu/radio/radio_receive/radio_receive[1].ddc/ram_cos_reg_128_191_0_6/RAMA/O
                         net (fo=1, routed)           0.376     3.444    tpu/radio/radio_receive/radio_receive[1].ddc/ram_cos_reg_128_191_0_6_n_0
    SLICE_X27Y19         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     3.575 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos_i_32/O
                         net (fo=1, routed)           0.062     3.637    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos_i_32_n_0
    SLICE_X27Y19         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     3.678 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos_i_16/O
                         net (fo=38, routed)          0.379     4.057    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X26Y11         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     4.248 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.248    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig362_out
    SLICE_X26Y11         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     4.572 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.599    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X26Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     4.698 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.333     5.031    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[8]
    SLICE_X26Y8          LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     5.147 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     5.147    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X26Y8          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.181     5.328 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     5.355    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X26Y9          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.488 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.511     5.999    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X28Y9          CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     6.142 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[7]
                         net (fo=1, routed)           0.027     6.169    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X28Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     6.305 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[6]
                         net (fo=2, routed)           0.531     6.836    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[14]
    SLICE_X27Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.342     7.178 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.027     7.205    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X27Y12         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     7.391 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[7]
                         net (fo=1, routed)           0.041     7.432    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[23]
    SLICE_X27Y12         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.015     6.015    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X27Y12         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.122     6.137    
                         clock uncertainty           -0.063     6.075    
    SLICE_X27Y12         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     6.135    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.295ns  (required time - arrival time)
  Source:                 tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250m rise@4.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 2.312ns (45.059%)  route 2.819ns (54.941%))
  Logic Levels:           14  (CARRY8=8 LUT2=2 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 5.997 - 4.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 0.629ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.579ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       2.280     2.280    tpu/radio/radio_receive/radio_receive[1].ddc/aclk
    SLICE_X27Y21         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.396 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_cnt_reg[4]/Q
                         net (fo=190, routed)         0.508     2.904    tpu/radio/radio_receive/radio_receive[1].ddc/ram_sin_reg_192_255_0_6/ADDRA4
    SLICE_X29Y22         RAMD64E (Prop_A6LUT_SLICEM_RADR4_O)
                                                      0.071     2.975 r  tpu/radio/radio_receive/radio_receive[1].ddc/ram_sin_reg_192_255_0_6/RAMA/O
                         net (fo=1, routed)           0.435     3.410    tpu/radio/radio_receive/radio_receive[1].ddc/ram_sin_reg_192_255_0_6_n_0
    SLICE_X29Y18         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.071     3.481 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin_i_30/O
                         net (fo=1, routed)           0.138     3.619    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin_i_30_n_0
    SLICE_X29Y17         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.042     3.661 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin_i_15/O
                         net (fo=38, routed)          0.531     4.192    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X30Y26         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.310 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.310    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig362_out
    SLICE_X30Y26         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     4.634 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     4.661    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X30Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     4.802 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.345     5.147    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[12]
    SLICE_X30Y23         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     5.323 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.323    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_7_n_0
    SLICE_X30Y23         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.344     5.667 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.694    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X30Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     5.827 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.267     6.094    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X32Y24         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.231 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.231    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_2_n_0
    SLICE_X32Y24         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     6.407 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.027     6.434    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X32Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     6.533 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.449     6.982    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[16]
    SLICE_X32Y27         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     7.172 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.027     7.199    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X32Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     7.373 r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[5]
                         net (fo=1, routed)           0.038     7.411    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[21]
    SLICE_X32Y28         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      4.000     4.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     4.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.997     5.997    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X32Y28         FDRE                                         r  tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.123     6.120    
                         clock uncertainty           -0.063     6.057    
    SLICE_X32Y28         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     6.116    tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.116    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 -1.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.048ns (23.077%)  route 0.160ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.988ns (routing 0.290ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.321ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       0.988     0.988    tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/aclk
    SLICE_X48Y45         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.036 r  tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.160     1.196    tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/first_q[1]
    SLICE_X48Y46         SRL16E                                       r  tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.168     1.168    tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/aclk
    SLICE_X48Y46         SRL16E                                       r  tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl4/CLK
                         clock pessimism             -0.123     1.045    
    SLICE_X48Y46         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.165    tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.i_pipe[5].pipe_reg[5][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.558%)  route 0.159ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.989ns (routing 0.290ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.321ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       0.989     0.989    tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/aclk
    SLICE_X48Y45         FDRE                                         r  tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.038 r  tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.159     1.197    tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/first_q[5]
    SLICE_X48Y46         SRL16E                                       r  tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.i_pipe[5].pipe_reg[5][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.168     1.168    tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/aclk
    SLICE_X48Y46         SRL16E                                       r  tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.i_pipe[5].pipe_reg[5][5]_srl4/CLK
                         clock pessimism             -0.123     1.045    
    SLICE_X48Y46         SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.120     1.165    tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.i_pipe[5].pipe_reg[5][5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.129ns (routing 0.290ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.321ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.129     1.129    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/clk
    SLICE_X59Y83         FDRE                                         r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.177 r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/Q
                         net (fo=147, routed)         0.119     1.296    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/A4
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.333     1.333    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/WCLK
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.HIGH/CLK
                         clock pessimism             -0.144     1.189    
    SLICE_X58Y81         RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR4)
                                                      0.075     1.264    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.129ns (routing 0.290ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.321ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.129     1.129    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/clk
    SLICE_X59Y83         FDRE                                         r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.177 r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/Q
                         net (fo=134, routed)         0.119     1.296    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/A5
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.333     1.333    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/WCLK
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.HIGH/CLK
                         clock pessimism             -0.144     1.189    
    SLICE_X58Y81         RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR5)
                                                      0.075     1.264    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.129ns (routing 0.290ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.321ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.129     1.129    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/clk
    SLICE_X59Y83         FDRE                                         r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.177 r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/Q
                         net (fo=147, routed)         0.119     1.296    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/A4
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.333     1.333    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/WCLK
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.LOW/CLK
                         clock pessimism             -0.144     1.189    
    SLICE_X58Y81         RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR4)
                                                      0.075     1.264    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.129ns (routing 0.290ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.321ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.129     1.129    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/clk
    SLICE_X59Y83         FDRE                                         r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.177 r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/Q
                         net (fo=134, routed)         0.119     1.296    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/A5
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.333     1.333    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/WCLK
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.LOW/CLK
                         clock pessimism             -0.144     1.189    
    SLICE_X58Y81         RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR5)
                                                      0.075     1.264    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.129ns (routing 0.290ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.321ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.129     1.129    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/clk
    SLICE_X59Y83         FDRE                                         r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.177 r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/Q
                         net (fo=147, routed)         0.119     1.296    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/A4
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.333     1.333    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/WCLK
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.HIGH/CLK
                         clock pessimism             -0.144     1.189    
    SLICE_X58Y81         RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR4)
                                                      0.075     1.264    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.129ns (routing 0.290ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.321ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.129     1.129    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/clk
    SLICE_X59Y83         FDRE                                         r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.177 r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/Q
                         net (fo=134, routed)         0.119     1.296    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/A5
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.333     1.333    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/WCLK
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.HIGH/CLK
                         clock pessimism             -0.144     1.189    
    SLICE_X58Y81         RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR5)
                                                      0.075     1.264    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.129ns (routing 0.290ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.321ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.129     1.129    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/clk
    SLICE_X59Y83         FDRE                                         r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.177 r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[4]/Q
                         net (fo=147, routed)         0.119     1.296    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/A4
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.333     1.333    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/WCLK
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.LOW/CLK
                         clock pessimism             -0.144     1.189    
    SLICE_X58Y81         RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR4)
                                                      0.075     1.264    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250m rise@0.000ns - clk_250m rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.129ns (routing 0.290ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.321ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.129     1.129    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/clk
    SLICE_X59Y83         FDRE                                         r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.177 r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/j_reg[5]/Q
                         net (fo=134, routed)         0.119     1.296    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/A5
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_250m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y62         BUFGCE                       0.000     0.000 r  tpu_clock_mm/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=47116, routed)       1.333     1.333    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/WCLK
    SLICE_X58Y81         RAMD64E                                      r  tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.LOW/CLK
                         clock pessimism             -0.144     1.189    
    SLICE_X58Y81         RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR5)
                                                      0.075     1.264    tpu/layer1/layer1_receive/layer1_receive_lane[0].descrambler/descrambler_dat_reg_0_127_0_0__3/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250m
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { tpu_clock_mm/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X7Y14  tpu/layer1/layer1_receive/layer1_receive_lane[0].rs_decoder/U0/d1/obsibwd/obsabrac/obsfcrjzl/obsiaujqm15rbucrnb/obsaiqbrx5cdkeamo5yq0radhyeoguyq0tjpseig5akeam5gc/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X5Y22  tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X5Y20  tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X2Y12  tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X2Y14  tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X4Y22  tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X4Y24  tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X2Y20  tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X3Y20  tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X3Y6   tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X3Y6   tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X7Y14  tpu/layer1/layer1_receive/layer1_receive_lane[0].rs_decoder/U0/d1/obsibwd/obsabrac/obsfcrjzl/obsiaujqm15rbucrnb/obsaiqbrx5cdkeamo5yq0radhyeoguyq0tjpseig5akeam5gc/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X2Y14  tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y22  tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X3Y20  tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X8Y8   tpu/layer1/layer1_receive/layer1_receive_lane[1].rs_decoder/U0/d1/obsibwd/obsabrac/obsfcrjzl/obsiaujqm15rbucrnb/obsaiqbrx5cdkeamo5yq0radhyeoguyq0tjpseig5akeam5gc/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y46  tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y22  tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y20  tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X2Y14  tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X7Y14  tpu/layer1/layer1_receive/layer1_receive_lane[0].rs_decoder/U0/d1/obsibwd/obsabrac/obsfcrjzl/obsiaujqm15rbucrnb/obsaiqbrx5cdkeamo5yq0radhyeoguyq0tjpseig5akeam5gc/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y20  tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X2Y12  tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X2Y20  tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X2Y20  tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X3Y10  tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y46  tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X7Y14  tpu/layer1/layer1_receive/layer1_receive_lane[0].rs_decoder/U0/d1/obsibwd/obsabrac/obsfcrjzl/obsiaujqm15rbucrnb/obsaiqbrx5cdkeamo5yq0radhyeoguyq0tjpseig5akeam5gc/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y22  tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y22  tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.807ns (26.837%)  route 2.200ns (73.163%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.309ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     4.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.525     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y111        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     5.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X65Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.445     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.570    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.460    36.482    
                         clock uncertainty           -0.035    36.447    
    SLICE_X65Y112        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    36.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.363    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 29.779    

Slack (MET) :             29.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.807ns (26.837%)  route 2.200ns (73.163%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.309ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     4.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.525     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y111        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     5.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X65Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.445     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.570    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.460    36.482    
                         clock uncertainty           -0.035    36.447    
    SLICE_X65Y112        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    36.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.363    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 29.779    

Slack (MET) :             29.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.807ns (26.837%)  route 2.200ns (73.163%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.309ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     4.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.525     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y111        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     5.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X65Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.445     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.570    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.460    36.482    
                         clock uncertainty           -0.035    36.447    
    SLICE_X65Y112        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    36.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.363    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 29.779    

Slack (MET) :             29.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.807ns (26.837%)  route 2.200ns (73.163%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.309ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     4.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.525     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y111        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     5.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X65Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.445     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.570    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.460    36.482    
                         clock uncertainty           -0.035    36.447    
    SLICE_X65Y112        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.365    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 29.781    

Slack (MET) :             29.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.807ns (26.837%)  route 2.200ns (73.163%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.309ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     4.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.525     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y111        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     5.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X65Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.445     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.570    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.460    36.482    
                         clock uncertainty           -0.035    36.447    
    SLICE_X65Y112        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.365    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 29.781    

Slack (MET) :             29.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.807ns (26.837%)  route 2.200ns (73.163%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.309ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.448     4.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.525     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y111        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     5.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.312     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X65Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     6.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.445     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.570    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X65Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.460    36.482    
                         clock uncertainty           -0.035    36.447    
    SLICE_X65Y112        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.365    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 29.781    

Slack (MET) :             30.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.126ns (40.460%)  route 1.657ns (59.540%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.309ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.764     3.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.533     4.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     4.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.338     4.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X55Y121        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     4.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     4.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X55Y121        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     5.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.451     5.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.308     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X55Y120        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     6.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X55Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.576    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.409    36.437    
                         clock uncertainty           -0.035    36.402    
    SLICE_X55Y120        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.462    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                 30.080    

Slack (MET) :             30.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.125ns (40.526%)  route 1.651ns (59.474%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.309ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.764     3.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.533     4.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     4.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.338     4.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X55Y121        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135     4.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     4.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X55Y121        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     5.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.451     5.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.303     6.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X55Y120        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     6.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.026     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X55Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.576    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.409    36.437    
                         clock uncertainty           -0.035    36.402    
    SLICE_X55Y120        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.462    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 30.087    

Slack (MET) :             30.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 1.008ns (39.406%)  route 1.550ns (60.594%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 35.986 - 33.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.335ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.309ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.807     3.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     3.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/Q
                         net (fo=2, routed)           0.458     4.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[25]
    SLICE_X53Y121        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.380     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X55Y121        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.192     4.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     4.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X55Y121        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     5.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.451     5.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.226     6.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X55Y118        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.534    35.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.409    36.395    
                         clock uncertainty           -0.035    36.360    
    SLICE_X55Y118        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    36.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.423    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                 30.223    

Slack (MET) :             30.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.991ns (39.108%)  route 1.543ns (60.892%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 35.986 - 33.000 ) 
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 0.335ns, distribution 1.472ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.309ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.807     3.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     3.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/Q
                         net (fo=2, routed)           0.458     4.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[25]
    SLICE_X53Y121        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.380     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X55Y121        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.192     4.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     4.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X55Y121        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     5.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.451     5.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X56Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.228     6.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X55Y118        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.119     6.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.026     6.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.534    35.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.409    36.395    
                         clock uncertainty           -0.035    36.360    
    SLICE_X55Y118        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    36.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.418    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                 30.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.048ns (35.556%)  route 0.087ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      0.742ns (routing 0.127ns, distribution 0.615ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.742     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X66Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.087     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.882     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -0.412     1.634    
    SLICE_X66Y101        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.078ns (47.561%)  route 0.086ns (52.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      0.712ns (routing 0.127ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.142ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.712     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/Q
                         net (fo=1, routed)           0.074     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[30]
    SLICE_X54Y106        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.030     1.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1/O
                         net (fo=1, routed)           0.012     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1_n_0
    SLICE_X54Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.843     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                         clock pessimism             -0.374     1.633    
    SLICE_X54Y106        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.750     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.139     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.882     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.373     1.673    
    SLICE_X66Y101        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.750     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.139     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.882     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.373     1.673    
    SLICE_X66Y101        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.750     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.139     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.882     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.373     1.673    
    SLICE_X66Y101        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.750     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.139     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.882     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.373     1.673    
    SLICE_X66Y101        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.750     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.139     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.882     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.373     1.673    
    SLICE_X66Y101        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.750     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.139     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.882     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -0.373     1.673    
    SLICE_X66Y101        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.750     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.139     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.882     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.373     1.673    
    SLICE_X66Y101        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.750     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.139     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.882     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y101        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.373     1.673    
    SLICE_X66Y101        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk_p
  To Clock:  refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.305ns (6.790%)  route 4.187ns (93.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 9.239 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.301ns (routing 0.886ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.851     7.745    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.301     9.239    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[47]/C
                         clock pessimism              0.309     9.547    
                         clock uncertainty           -0.035     9.512    
    SLICE_X86Y92         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     9.428    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[47]
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.305ns (6.790%)  route 4.187ns (93.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 9.239 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.301ns (routing 0.886ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.851     7.745    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.301     9.239    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[49]/C
                         clock pessimism              0.309     9.547    
                         clock uncertainty           -0.035     9.512    
    SLICE_X86Y92         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     9.428    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[49]
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.305ns (6.790%)  route 4.187ns (93.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 9.239 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.301ns (routing 0.886ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.851     7.745    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.301     9.239    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[55]/C
                         clock pessimism              0.309     9.547    
                         clock uncertainty           -0.035     9.512    
    SLICE_X86Y92         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082     9.430    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[55]
  -------------------------------------------------------------------
                         required time                          9.430    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.305ns (6.790%)  route 4.187ns (93.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 9.239 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.301ns (routing 0.886ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.851     7.745    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.301     9.239    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[63]/C
                         clock pessimism              0.309     9.547    
                         clock uncertainty           -0.035     9.512    
    SLICE_X86Y92         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082     9.430    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tdata_reg[63]
  -------------------------------------------------------------------
                         required time                          9.430    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.305ns (6.805%)  route 4.177ns (93.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 9.237 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.299ns (routing 0.886ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.841     7.735    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.299     9.237    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[3]/C
                         clock pessimism              0.309     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X86Y92         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     9.427    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tlast_reg/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.305ns (6.805%)  route 4.177ns (93.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 9.237 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.299ns (routing 0.886ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.841     7.735    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tlast_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.299     9.237    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X86Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tlast_reg/C
                         clock pessimism              0.309     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X86Y92         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     9.427    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tlast_reg
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/FSM_sequential_gen_pkg_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.305ns (6.926%)  route 4.099ns (93.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.251 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.313ns (routing 0.886ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.763     7.657    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X88Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/FSM_sequential_gen_pkg_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.313     9.251    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X88Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/FSM_sequential_gen_pkg_state_reg[0]/C
                         clock pessimism              0.309     9.559    
                         clock uncertainty           -0.035     9.524    
    SLICE_X88Y92         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     9.440    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/FSM_sequential_gen_pkg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.440    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.305ns (6.926%)  route 4.099ns (93.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.251 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.313ns (routing 0.886ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.763     7.657    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X88Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.313     9.251    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X88Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tvalid_reg/C
                         clock pessimism              0.309     9.559    
                         clock uncertainty           -0.035     9.524    
    SLICE_X88Y92         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     9.442    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.305ns (6.941%)  route 4.089ns (93.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 9.249 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.886ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.753     7.647    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X88Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.311     9.249    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X88Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[1]/C
                         clock pessimism              0.309     9.557    
                         clock uncertainty           -0.035     9.522    
    SLICE_X88Y92         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     9.439    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/debounce_reset/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.305ns (6.941%)  route 4.089ns (93.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 9.249 - 6.400 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 0.972ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.886ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.493     3.253    kcu105_10gbaser/debounce_reset/clk
    SLICE_X73Y168        FDRE                                         r  kcu105_10gbaser/debounce_reset/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.367 r  kcu105_10gbaser/debounce_reset/d_out_reg/Q
                         net (fo=3, routed)           0.336     3.703    kcu105_10gbaser/reset_d
    SLICE_X72Y168        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     3.894 r  kcu105_10gbaser/mac_phy_wrapper_i_i_1/O
                         net (fo=236, routed)         3.753     7.647    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/reset
    SLICE_X88Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.311     9.249    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/tx_axis_clk
    SLICE_X88Y92         FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[2]/C
                         clock pessimism              0.309     9.557    
                         clock uncertainty           -0.035     9.522    
    SLICE_X88Y92         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     9.439    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_gen_i/pkg_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  1.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Net Delay (Source):      2.204ns (routing 0.886ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.485ns (routing 0.972ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.204     2.742    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X75Y124        SRLC32E                                      r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y124        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.997 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.997    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X75Y124        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.485     3.245    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X75Y124        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.497     2.749    
    SLICE_X75Y124        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.993    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Net Delay (Source):      2.193ns (routing 0.886ns, distribution 1.307ns)
  Clock Net Delay (Destination): 2.473ns (routing 0.972ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.193     2.731    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X71Y137        SRLC32E                                      r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.986 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.986    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X71Y137        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.473     3.233    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X71Y137        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.496     2.738    
    SLICE_X71Y137        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.982    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Net Delay (Source):      2.268ns (routing 0.886ns, distribution 1.382ns)
  Clock Net Delay (Destination): 2.549ns (routing 0.972ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.268     2.806    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X81Y87         SRLC32E                                      r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.061 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.061    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X81Y87         SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.549     3.309    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X81Y87         SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.497     2.813    
    SLICE_X81Y87         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.057    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Net Delay (Source):      2.194ns (routing 0.886ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.468ns (routing 0.972ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.194     2.732    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X75Y134        SRLC32E                                      r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.987 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.987    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X75Y134        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.468     3.228    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X75Y134        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.490     2.739    
    SLICE_X75Y134        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.983    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Net Delay (Source):      2.194ns (routing 0.886ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.468ns (routing 0.972ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.194     2.732    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X75Y135        SRLC32E                                      r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.987 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.987    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X75Y135        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.468     3.228    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X75Y135        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.490     2.739    
    SLICE_X75Y135        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.983    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Net Delay (Source):      2.193ns (routing 0.886ns, distribution 1.307ns)
  Clock Net Delay (Destination): 2.467ns (routing 0.972ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.193     2.731    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X75Y136        SRLC32E                                      r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.986 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.986    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X75Y136        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.467     3.227    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X75Y136        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.490     2.738    
    SLICE_X75Y136        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.982    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      2.239ns (routing 0.886ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.536ns (routing 0.972ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.239     2.777    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X72Y193        SRLC32E                                      r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.032 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.032    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X72Y193        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.536     3.296    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X72Y193        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.513     2.784    
    SLICE_X72Y193        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.028    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Net Delay (Source):      2.168ns (routing 0.886ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.439ns (routing 0.972ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.168     2.706    tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X69Y88         SRLC32E                                      r  tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.961 r  tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.961    tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X69Y88         SRL16E                                       r  tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.439     3.199    tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X69Y88         SRL16E                                       r  tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.487     2.713    
    SLICE_X69Y88         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.957    tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Net Delay (Source):      2.187ns (routing 0.886ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.459ns (routing 0.972ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.187     2.725    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X71Y138        SRLC32E                                      r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.980 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.980    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X71Y138        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.459     3.219    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X71Y138        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.488     2.732    
    SLICE_X71Y138        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.976    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Net Delay (Source):      2.186ns (routing 0.886ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.458ns (routing 0.972ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.186     2.724    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X71Y139        SRLC32E                                      r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y139        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.979 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     2.979    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X71Y139        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.458     3.218    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X71Y139        SRL16E                                       r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.488     2.731    
    SLICE_X71Y139        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.975    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         6.400       2.400      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         6.400       2.400      GTHE3_CHANNEL_X0Y9   kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         6.400       4.439      RAMB36_X6Y17         tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         6.400       4.439      RAMB36_X6Y16         tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         6.400       4.439      RAMB36_X6Y29         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         6.400       4.439      RAMB36_X6Y29         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         6.400       4.439      RAMB36_X8Y22         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         6.400       4.439      RAMB36_X8Y22         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         6.400       4.439      RAMB36_X8Y21         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         6.400       4.439      RAMB36_X8Y21         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y9   kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y9   kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y29         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X8Y26         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK    n/a            0.980         3.200       2.220      RAMB36_X7Y24         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X7Y24         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X9Y21         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y17         tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y9   kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y9   kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y17         tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y16         tpu/layer1/layer1_receive/ila_layer1_receive/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y29         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y29         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.980         3.200       2.220      RAMB36_X8Y22         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X8Y22         kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y67        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_bufg_gt_i/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y66        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/I
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.178       0.338      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.114       0.405      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxrecclk_out
  To Clock:  rxrecclk_out

Setup :            0  Failing Endpoints,  Worst Slack        1.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.805ns (18.578%)  route 3.528ns (81.422%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.534 - 6.400 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.939     1.336    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.450 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/Q
                         net (fo=20, routed)          1.101     2.551    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[1]
    SLICE_X87Y172        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     2.681 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12/O
                         net (fo=1, routed)           0.246     2.927    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12_n_0
    SLICE_X86Y172        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.116 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4/O
                         net (fo=89, routed)          0.982     4.098    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4_n_0
    SLICE_X88Y164        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.170 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.635     4.805    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X87Y168        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     4.920 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[11]_i_3/O
                         net (fo=3, routed)           0.542     5.462    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[11]_i_3_n_0
    SLICE_X88Y165        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.647 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[9]_i_1/O
                         net (fo=1, routed)           0.022     5.669    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[9]_i_1_n_0
    SLICE_X88Y165        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.805     7.534    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X88Y165        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]/C
                         clock pessimism              0.093     7.627    
                         clock uncertainty           -0.035     7.592    
    SLICE_X88Y165        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     7.651    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.651    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.766ns (17.707%)  route 3.560ns (82.293%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 7.549 - 6.400 ) 
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.109ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.093ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.926     1.323    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y167        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.437 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=27, routed)          1.242     2.679    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y173        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     2.851 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_15/O
                         net (fo=1, routed)           0.122     2.973    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_15_n_0
    SLICE_X86Y173        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     3.106 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_7/O
                         net (fo=3, routed)           0.116     3.222    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_7_n_0
    SLICE_X86Y172        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.262 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_2/O
                         net (fo=122, routed)         1.037     4.299    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_2_n_0
    SLICE_X90Y167        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     4.473 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[32]_i_3/O
                         net (fo=1, routed)           0.120     4.593    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[32]_i_3_n_0
    SLICE_X90Y167        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.726 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[32]_i_1/O
                         net (fo=1, routed)           0.923     5.649    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[32]_i_1_n_0
    SLICE_X84Y171        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.820     7.549    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X84Y171        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[32]/C
                         clock pessimism              0.093     7.642    
                         clock uncertainty           -0.035     7.607    
    SLICE_X84Y171        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     7.667    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[32]
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.597ns (14.248%)  route 3.593ns (85.752%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.538 - 6.400 ) 
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.109ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.093ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.926     1.323    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y167        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.437 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=27, routed)          1.340     2.777    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y173        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     2.892 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9/O
                         net (fo=1, routed)           0.120     3.012    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9_n_0
    SLICE_X86Y173        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     3.052 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.777     3.829    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X90Y170        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     3.869 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2/O
                         net (fo=38, routed)          1.068     4.937    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2_n_0
    SLICE_X87Y166        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.052 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_2/O
                         net (fo=1, routed)           0.262     5.314    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_2_n_0
    SLICE_X87Y166        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     5.487 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_1/O
                         net (fo=1, routed)           0.026     5.513    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_1_n_0
    SLICE_X87Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.809     7.538    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X87Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[25]/C
                         clock pessimism              0.093     7.631    
                         clock uncertainty           -0.035     7.596    
    SLICE_X87Y166        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     7.654    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.811ns (19.537%)  route 3.340ns (80.463%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 7.539 - 6.400 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.939     1.336    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.450 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/Q
                         net (fo=20, routed)          1.101     2.551    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[1]
    SLICE_X87Y172        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     2.681 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12/O
                         net (fo=1, routed)           0.246     2.927    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12_n_0
    SLICE_X86Y172        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.116 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4/O
                         net (fo=89, routed)          0.982     4.098    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4_n_0
    SLICE_X88Y164        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.170 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.635     4.805    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X87Y168        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[16]_i_2/O
                         net (fo=1, routed)           0.347     5.285    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[16]_i_2_n_0
    SLICE_X87Y168        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     5.458 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[16]_i_1/O
                         net (fo=1, routed)           0.029     5.487    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[16]_i_1_n_0
    SLICE_X87Y168        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.810     7.539    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X87Y168        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[16]/C
                         clock pessimism              0.093     7.632    
                         clock uncertainty           -0.035     7.597    
    SLICE_X87Y168        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.656    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.807ns (19.597%)  route 3.311ns (80.403%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 7.540 - 6.400 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.939     1.336    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.450 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/Q
                         net (fo=20, routed)          1.101     2.551    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[1]
    SLICE_X87Y172        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     2.681 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12/O
                         net (fo=1, routed)           0.246     2.927    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12_n_0
    SLICE_X86Y172        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.116 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4/O
                         net (fo=89, routed)          0.982     4.098    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4_n_0
    SLICE_X88Y164        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.170 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.884     5.054    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X87Y171        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     5.226 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_3/O
                         net (fo=1, routed)           0.069     5.295    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_3_n_0
    SLICE_X87Y171        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     5.425 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_1/O
                         net (fo=1, routed)           0.029     5.454    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_1_n_0
    SLICE_X87Y171        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.811     7.540    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X87Y171        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]/C
                         clock pessimism              0.093     7.633    
                         clock uncertainty           -0.035     7.598    
    SLICE_X87Y171        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.657    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.523ns (13.020%)  route 3.494ns (86.980%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.538 - 6.400 ) 
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.109ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.093ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.926     1.323    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y167        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.437 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=27, routed)          1.340     2.777    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y173        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     2.892 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9/O
                         net (fo=1, routed)           0.120     3.012    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9_n_0
    SLICE_X86Y173        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     3.052 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.777     3.829    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X90Y170        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     3.869 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2/O
                         net (fo=38, routed)          1.022     4.891    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2_n_0
    SLICE_X86Y167        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     5.064 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[33]_i_2/O
                         net (fo=1, routed)           0.208     5.272    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[33]_i_2_n_0
    SLICE_X86Y170        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     5.313 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[33]_i_1/O
                         net (fo=1, routed)           0.027     5.340    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[33]_i_1_n_0
    SLICE_X86Y170        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.809     7.538    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X86Y170        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[33]/C
                         clock pessimism              0.093     7.631    
                         clock uncertainty           -0.035     7.596    
    SLICE_X86Y170        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[33]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.795ns (19.945%)  route 3.191ns (80.055%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 7.536 - 6.400 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.807ns (routing 0.093ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.939     1.336    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.450 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/Q
                         net (fo=20, routed)          1.101     2.551    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[1]
    SLICE_X87Y172        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     2.681 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12/O
                         net (fo=1, routed)           0.246     2.927    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12_n_0
    SLICE_X86Y172        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.116 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4/O
                         net (fo=89, routed)          0.982     4.098    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4_n_0
    SLICE_X88Y164        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.170 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.701     4.871    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X86Y167        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     5.045 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[28]_i_3/O
                         net (fo=1, routed)           0.135     5.180    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[28]_i_3_n_0
    SLICE_X86Y168        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     5.296 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[28]_i_1/O
                         net (fo=1, routed)           0.026     5.322    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[28]_i_1_n_0
    SLICE_X86Y168        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.807     7.536    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X86Y168        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[28]/C
                         clock pessimism              0.093     7.629    
                         clock uncertainty           -0.035     7.594    
    SLICE_X86Y168        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     7.654    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.718ns (18.081%)  route 3.253ns (81.919%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 7.539 - 6.400 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.939     1.336    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.450 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/Q
                         net (fo=20, routed)          1.101     2.551    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[1]
    SLICE_X87Y172        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     2.681 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12/O
                         net (fo=1, routed)           0.246     2.927    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12_n_0
    SLICE_X86Y172        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.116 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4/O
                         net (fo=89, routed)          0.982     4.098    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4_n_0
    SLICE_X88Y164        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.170 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.689     4.859    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X87Y169        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     4.899 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[31]_i_4/O
                         net (fo=1, routed)           0.209     5.108    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[31]_i_4_n_0
    SLICE_X87Y169        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     5.281 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[31]_i_1/O
                         net (fo=1, routed)           0.026     5.307    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[31]_i_1_n_0
    SLICE_X87Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.810     7.539    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X87Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[31]/C
                         clock pessimism              0.093     7.632    
                         clock uncertainty           -0.035     7.597    
    SLICE_X87Y169        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     7.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.731ns (18.506%)  route 3.219ns (81.494%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.538 - 6.400 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.093ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.939     1.336    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.450 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/Q
                         net (fo=20, routed)          1.101     2.551    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[1]
    SLICE_X87Y172        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     2.681 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12/O
                         net (fo=1, routed)           0.246     2.927    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12_n_0
    SLICE_X86Y172        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.116 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4/O
                         net (fo=89, routed)          0.982     4.098    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4_n_0
    SLICE_X88Y164        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.170 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.801     4.971    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X86Y169        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     5.156 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_3/O
                         net (fo=1, routed)           0.062     5.218    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_3_n_0
    SLICE_X86Y169        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     5.259 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_1/O
                         net (fo=1, routed)           0.027     5.286    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_1_n_0
    SLICE_X86Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.809     7.538    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X86Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[26]/C
                         clock pessimism              0.093     7.631    
                         clock uncertainty           -0.035     7.596    
    SLICE_X86Y169        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out rise@6.400ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.840ns (21.298%)  route 3.104ns (78.702%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 7.538 - 6.400 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.093ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.939     1.336    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X91Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.450 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]/Q
                         net (fo=20, routed)          1.101     2.551    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[1]
    SLICE_X87Y172        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     2.681 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12/O
                         net (fo=1, routed)           0.246     2.927    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_12_n_0
    SLICE_X86Y172        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.116 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4/O
                         net (fo=89, routed)          0.982     4.098    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_4_n_0
    SLICE_X88Y164        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     4.170 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.561     4.731    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X87Y166        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     4.936 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[22]_i_2/O
                         net (fo=1, routed)           0.185     5.121    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[22]_i_2_n_0
    SLICE_X87Y166        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     5.251 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[22]_i_1/O
                         net (fo=1, routed)           0.029     5.280    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[22]_i_1_n_0
    SLICE_X87Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.809     7.538    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X87Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]/C
                         clock pessimism              0.093     7.631    
                         clock uncertainty           -0.035     7.596    
    SLICE_X87Y166        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  2.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXGEARBOXSLIP
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.416ns (routing 0.075ns, distribution 0.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.419     0.537    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y161        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.586 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip_reg/Q
                         net (fo=6, routed)           0.132     0.718    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxgearboxslip_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXGEARBOXSLIP
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.416     0.581    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                         clock pessimism             -0.069     0.512    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_RXUSRCLK2_RXGEARBOXSLIP)
                                                      0.170     0.682    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.413ns (routing 0.059ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.075ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.413     0.531    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X84Y174        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y174        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.579 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync_reg[4]/Q
                         net (fo=2, routed)           0.074     0.653    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync[4]
    SLICE_X83Y174        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     0.683 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/status[4]_i_2/O
                         net (fo=1, routed)           0.016     0.699    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/status0[4]
    SLICE_X83Y174        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.509     0.674    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X83Y174        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/status_reg[4]/C
                         clock pessimism             -0.069     0.605    
    SLICE_X83Y174        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.661    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/status_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.421     0.539    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X96Y164        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.587 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/Q
                         net (fo=3, routed)           0.071     0.658    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[0]_0[2]
    SLICE_X95Y164        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     0.688 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[43]_i_1/O
                         net (fo=1, routed)           0.016     0.704    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[43]
    SLICE_X95Y164        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.513     0.678    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X95Y164        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[43]/C
                         clock pessimism             -0.069     0.609    
    SLICE_X95Y164        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.665    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.079ns (47.879%)  route 0.086ns (52.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.075ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.421     0.539    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rxusrclk2
    SLICE_X96Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.588 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[29]/Q
                         net (fo=2, routed)           0.070     0.658    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/p_0_in32_in
    SLICE_X95Y163        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     0.688 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[11]_i_1/O
                         net (fo=1, routed)           0.016     0.704    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[11]
    SLICE_X95Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.512     0.677    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X95Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[11]/C
                         clock pessimism             -0.069     0.608    
    SLICE_X95Y163        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.664    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.413ns (routing 0.059ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.075ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.413     0.531    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X94Y162        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.580 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[19]/Q
                         net (fo=3, routed)           0.103     0.683    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[0]_0[17]
    SLICE_X94Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.509     0.674    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rxusrclk2
    SLICE_X94Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[46]/C
                         clock pessimism             -0.088     0.586    
    SLICE_X94Y163        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.642    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.086ns (51.190%)  route 0.082ns (48.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.421     0.539    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X96Y164        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.587 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/Q
                         net (fo=3, routed)           0.071     0.658    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[0]_0[2]
    SLICE_X95Y164        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     0.696 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[4]_i_1/O
                         net (fo=1, routed)           0.011     0.707    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[4]
    SLICE_X95Y164        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.513     0.678    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X95Y164        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/C
                         clock pessimism             -0.069     0.609    
    SLICE_X95Y164        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     0.665    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.420     0.538    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rxusrclk2
    SLICE_X95Y164        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.587 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[10]/Q
                         net (fo=2, routed)           0.035     0.622    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/p_0_in99_in
    SLICE_X95Y164        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.045     0.667 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[49]_i_1/O
                         net (fo=1, routed)           0.012     0.679    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[49]
    SLICE_X95Y164        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.513     0.678    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X95Y164        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
                         clock pessimism             -0.097     0.581    
    SLICE_X95Y164        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.637    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.087ns (51.786%)  route 0.081ns (48.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.075ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.421     0.539    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rxusrclk2
    SLICE_X96Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y163        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.588 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[29]/Q
                         net (fo=2, routed)           0.070     0.658    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/p_0_in32_in
    SLICE_X95Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038     0.696 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[30]_i_1/O
                         net (fo=1, routed)           0.011     0.707    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[30]
    SLICE_X95Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.512     0.677    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X95Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
                         clock pessimism             -0.069     0.608    
    SLICE_X95Y163        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.664    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.075ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.419     0.537    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X97Y162        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y162        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.585 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[11]/Q
                         net (fo=3, routed)           0.076     0.661    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[0]_0[9]
    SLICE_X95Y163        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     0.691 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[50]_i_1/O
                         net (fo=1, routed)           0.016     0.707    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[50]
    SLICE_X95Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.512     0.677    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X95Y163        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[50]/C
                         clock pessimism             -0.069     0.608    
    SLICE_X95Y163        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.664    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out rise@0.000ns - rxrecclk_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.080ns (47.619%)  route 0.088ns (52.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.075ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.415     0.533    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X84Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.582 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[29]/Q
                         net (fo=2, routed)           0.076     0.658    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe[29]
    SLICE_X82Y169        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.031     0.689 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out[29]_i_1/O
                         net (fo=1, routed)           0.012     0.701    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out[29]_i_1_n_0
    SLICE_X82Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.505     0.670    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X82Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[29]/C
                         clock pessimism             -0.069     0.601    
    SLICE_X82Y169        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.657    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxrecclk_out
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y163        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X81Y166        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.110       0.772      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.175       0.830      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y64       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_bufg_gt_i/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y63       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.096       0.423      GTHE3_CHANNEL_X0Y9  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.082       0.434      GTHE3_CHANNEL_X0Y9  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  ten_gig_eth_pcs_pma_ch1_n_0
  To Clock:  ten_gig_eth_pcs_pma_ch1_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.009ns (26.201%)  route 2.842ns (73.799%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 8.352 - 6.400 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.881ns (routing 0.395ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.355ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.881     2.278    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X84Y143        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.392 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]/Q
                         net (fo=18, routed)          0.708     3.100    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg[12]
    SLICE_X88Y141        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.214     3.314 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[7]_i_4/O
                         net (fo=1, routed)           0.121     3.435    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[7]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.551 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[7]_i_1/O
                         net (fo=10, routed)          0.733     4.284    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1
    SLICE_X84Y142        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     4.469 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_5/O
                         net (fo=2, routed)           0.714     5.183    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_5_n_0
    SLICE_X88Y138        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.388 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2/O
                         net (fo=2, routed)           0.539     5.927    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2_n_0
    SLICE_X86Y141        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.175     6.102 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.027     6.129    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X86Y141        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.623     8.352    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X86Y141        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.167     8.519    
                         clock uncertainty           -0.035     8.484    
    SLICE_X86Y141        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.543    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.966ns (25.229%)  route 2.863ns (74.771%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 8.339 - 6.400 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.881ns (routing 0.395ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.355ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.881     2.278    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X84Y143        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.392 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]/Q
                         net (fo=18, routed)          0.708     3.100    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg[12]
    SLICE_X88Y141        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.214     3.314 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[7]_i_4/O
                         net (fo=1, routed)           0.121     3.435    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[7]_i_4_n_0
    SLICE_X88Y141        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.551 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[7]_i_1/O
                         net (fo=10, routed)          0.733     4.284    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1
    SLICE_X84Y142        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     4.469 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_5/O
                         net (fo=2, routed)           0.714     5.183    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_5_n_0
    SLICE_X88Y138        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.388 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2/O
                         net (fo=2, routed)           0.190     5.578    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2_n_0
    SLICE_X88Y138        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     5.710 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.397     6.107    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X88Y132        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.610     8.339    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X88Y132        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.167     8.506    
                         clock uncertainty           -0.035     8.471    
    SLICE_X88Y132        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.531    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.902ns (27.079%)  route 2.429ns (72.921%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 8.361 - 6.400 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.395ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.355ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.892     2.289    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X85Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.405 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=27, routed)          0.335     2.740    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X82Y135        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     2.916 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9/O
                         net (fo=1, routed)           0.277     3.193    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9_n_0
    SLICE_X82Y135        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.191     3.384 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.802     4.186    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X83Y140        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     4.318 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_6/O
                         net (fo=12, routed)          0.867     5.185    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_6_n_0
    SLICE_X87Y135        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     5.357 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_3/O
                         net (fo=1, routed)           0.121     5.478    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_3_n_0
    SLICE_X87Y135        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.115     5.593 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_1/O
                         net (fo=1, routed)           0.027     5.620    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_1_n_0
    SLICE_X87Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.632     8.361    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X87Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]/C
                         clock pessimism              0.167     8.528    
                         clock uncertainty           -0.035     8.492    
    SLICE_X87Y135        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.551    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                          8.551    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.733ns (21.565%)  route 2.666ns (78.435%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 8.337 - 6.400 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.395ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.355ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.834     2.231    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X88Y142        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.346 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[62]/Q
                         net (fo=18, routed)          0.932     3.278    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg[54]
    SLICE_X80Y141        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.160     3.438 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7[7]_i_5/O
                         net (fo=1, routed)           0.272     3.710    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7[7]_i_5_n_0
    SLICE_X80Y140        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.071     3.781 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7[7]_i_1/O
                         net (fo=10, routed)          0.543     4.324    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7
    SLICE_X83Y142        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     4.423 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_20/O
                         net (fo=1, routed)           0.206     4.629    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_20_n_0
    SLICE_X85Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.115     4.744 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4/O
                         net (fo=3, routed)           0.684     5.428    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4_n_0
    SLICE_X88Y138        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     5.601 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.029     5.630    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.608     8.337    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X88Y138        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.231     8.568    
                         clock uncertainty           -0.035     8.532    
    SLICE_X88Y138        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.591    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.921ns (28.683%)  route 2.290ns (71.317%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 8.363 - 6.400 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.395ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.355ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.892     2.289    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X85Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.405 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=27, routed)          0.335     2.740    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X82Y135        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     2.916 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9/O
                         net (fo=1, routed)           0.277     3.193    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9_n_0
    SLICE_X82Y135        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.191     3.384 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.802     4.186    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X83Y140        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     4.318 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_6/O
                         net (fo=12, routed)          0.725     5.043    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_6_n_0
    SLICE_X86Y135        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     5.217 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_3/O
                         net (fo=1, routed)           0.125     5.342    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_3_n_0
    SLICE_X86Y135        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.132     5.474 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_1/O
                         net (fo=1, routed)           0.026     5.500    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_1_n_0
    SLICE_X86Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.634     8.363    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X86Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]/C
                         clock pessimism              0.167     8.530    
                         clock uncertainty           -0.035     8.494    
    SLICE_X86Y135        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.552    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.987ns (30.119%)  route 2.290ns (69.881%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 8.372 - 6.400 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.395ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.355ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.892     2.289    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X85Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.405 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=27, routed)          0.335     2.740    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X82Y135        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     2.916 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9/O
                         net (fo=1, routed)           0.277     3.193    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9_n_0
    SLICE_X82Y135        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.191     3.384 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.802     4.186    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X83Y140        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     4.318 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_6/O
                         net (fo=12, routed)          0.442     4.760    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_6_n_0
    SLICE_X85Y137        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     4.945 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[29]_i_4/O
                         net (fo=1, routed)           0.408     5.353    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[29]_i_4_n_0
    SLICE_X85Y137        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     5.540 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[29]_i_1/O
                         net (fo=1, routed)           0.026     5.566    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[29]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.643     8.372    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X85Y137        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[29]/C
                         clock pessimism              0.232     8.604    
                         clock uncertainty           -0.035     8.568    
    SLICE_X85Y137        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.626    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                          8.626    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.917ns (29.102%)  route 2.234ns (70.898%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 8.374 - 6.400 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.395ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.355ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.892     2.289    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X85Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.405 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=27, routed)          0.335     2.740    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X82Y135        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     2.916 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9/O
                         net (fo=1, routed)           0.277     3.193    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9_n_0
    SLICE_X82Y135        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.191     3.384 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.601     3.985    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X85Y136        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     4.100 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2/O
                         net (fo=30, routed)          0.443     4.543    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[15]_i_2_n_0
    SLICE_X87Y135        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     4.730 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_3/O
                         net (fo=6, routed)           0.552     5.282    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_3_n_0
    SLICE_X83Y133        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     5.414 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[19]_i_1/O
                         net (fo=1, routed)           0.026     5.440    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[19]_i_1_n_0
    SLICE_X83Y133        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.645     8.374    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X83Y133        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]/C
                         clock pessimism              0.167     8.541    
                         clock uncertainty           -0.035     8.505    
    SLICE_X83Y133        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.565    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.814ns (26.575%)  route 2.249ns (73.425%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 8.356 - 6.400 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.395ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.355ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.892     2.289    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X85Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.405 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=27, routed)          0.335     2.740    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X82Y135        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     2.916 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9/O
                         net (fo=1, routed)           0.277     3.193    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9_n_0
    SLICE_X82Y135        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.191     3.384 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.728     4.112    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X82Y140        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.042     4.154 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2/O
                         net (fo=38, routed)          0.719     4.873    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2_n_0
    SLICE_X86Y134        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     4.989 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_2/O
                         net (fo=1, routed)           0.161     5.150    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_2_n_0
    SLICE_X87Y134        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     5.323 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_1/O
                         net (fo=1, routed)           0.029     5.352    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.627     8.356    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X87Y134        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]/C
                         clock pessimism              0.167     8.523    
                         clock uncertainty           -0.035     8.487    
    SLICE_X87Y134        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.546    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.793ns (25.589%)  route 2.306ns (74.411%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 8.350 - 6.400 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.395ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.355ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.833     2.230    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X91Y141        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.344 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/Q
                         net (fo=12, routed)          1.470     3.814    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rx_66_enc_reg[39]
    SLICE_X85Y140        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     3.884 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.884    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0_i_1_n_0
    SLICE_X85Y140        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     4.060 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0/CO[7]
                         net (fo=1, routed)           0.027     4.087    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0_n_0
    SLICE_X85Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.201 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__1/CO[5]
                         net (fo=2, routed)           0.711     4.912    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1
    SLICE_X89Y135        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     5.101 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_3/O
                         net (fo=1, routed)           0.069     5.170    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_3_n_0
    SLICE_X89Y135        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     5.300 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_1/O
                         net (fo=1, routed)           0.029     5.329    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_1_n_0
    SLICE_X89Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.621     8.350    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X89Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/C
                         clock pessimism              0.167     8.517    
                         clock uncertainty           -0.035     8.482    
    SLICE_X89Y135        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.541    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@6.400ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.694ns (22.039%)  route 2.455ns (77.961%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 8.379 - 6.400 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.395ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.355ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.892     2.289    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X85Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.405 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=27, routed)          0.335     2.740    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X82Y135        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     2.916 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9/O
                         net (fo=1, routed)           0.277     3.193    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_9_n_0
    SLICE_X82Y135        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.191     3.384 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3/O
                         net (fo=76, routed)          0.728     4.112    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[1]_i_3_n_0
    SLICE_X82Y140        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.042     4.154 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2/O
                         net (fo=38, routed)          0.777     4.931    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[26]_i_2_n_0
    SLICE_X87Y135        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099     5.030 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[9]_i_3/O
                         net (fo=1, routed)           0.309     5.339    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[9]_i_3_n_0
    SLICE_X85Y135        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     5.409 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[9]_i_1/O
                         net (fo=1, routed)           0.029     5.438    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[9]_i_1_n_0
    SLICE_X85Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.650     8.379    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X85Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]/C
                         clock pessimism              0.248     8.627    
                         clock uncertainty           -0.035     8.592    
    SLICE_X85Y135        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.651    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  3.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.079ns (46.199%)  route 0.092ns (53.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.820ns (routing 0.211ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.243ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.820     0.938    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X84Y143        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.987 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[58]/Q
                         net (fo=11, routed)          0.076     1.063    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg[50]
    SLICE_X83Y143        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.093 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6[3]_i_1/O
                         net (fo=1, routed)           0.016     1.109    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/DecodeWord5[3]
    SLICE_X83Y143        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.984     1.149    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X83Y143        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[3]/C
                         clock pessimism             -0.134     1.015    
    SLICE_X83Y143        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.071    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.827ns (routing 0.211ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.243ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.827     0.945    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X83Y127        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.993 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[3]/Q
                         net (fo=101, routed)         0.096     1.089    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fifo_wr_addr[3]
    SLICE_X83Y128        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.995     1.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X83Y128        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe0_reg[3]/C
                         clock pessimism             -0.165     0.995    
    SLICE_X83Y128        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.051    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/d5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.814ns (routing 0.211ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.243ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.814     0.932    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/clk
    SLICE_X91Y117        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.981 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/q_reg/Q
                         net (fo=2, routed)           0.130     1.111    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/d4[11]
    SLICE_X92Y118        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/d5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.984     1.149    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/rxusrclk2
    SLICE_X92Y118        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/d5_reg[11]/C
                         clock pessimism             -0.132     1.017    
    SLICE_X92Y118        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.072    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/d5_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.827ns (routing 0.211ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.243ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.827     0.945    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X83Y127        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.993 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=102, routed)         0.099     1.092    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fifo_wr_addr[2]
    SLICE_X83Y128        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.995     1.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X83Y128        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe0_reg[2]/C
                         clock pessimism             -0.165     0.995    
    SLICE_X83Y128        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.051    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.820ns (routing 0.211ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.243ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.820     0.938    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X82Y142        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.987 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[0]/Q
                         net (fo=2, routed)           0.074     1.061    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/data0[48]
    SLICE_X82Y140        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     1.076 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[48]_i_1/O
                         net (fo=1, routed)           0.016     1.092    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[48]_i_1_n_0
    SLICE_X82Y140        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.995     1.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X82Y140        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[48]/C
                         clock pessimism             -0.165     0.995    
    SLICE_X82Y140        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.051    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      0.830ns (routing 0.211ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.243ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.830     0.948    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X85Y127        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.997 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[0]/Q
                         net (fo=2, routed)           0.034     1.031    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe[0]
    SLICE_X85Y127        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.076 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out[0]_i_1/O
                         net (fo=1, routed)           0.016     1.092    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out[0]_i_1_n_0
    SLICE_X85Y127        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        1.003     1.168    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X85Y127        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]/C
                         clock pessimism             -0.176     0.992    
    SLICE_X85Y127        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.048    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      0.800ns (routing 0.211ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.243ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.800     0.918    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X89Y134        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.967 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[6]/Q
                         net (fo=2, routed)           0.069     1.036    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[6]
    SLICE_X89Y135        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.051 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_1/O
                         net (fo=1, routed)           0.016     1.067    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_1_n_0
    SLICE_X89Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.964     1.129    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X89Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/C
                         clock pessimism             -0.163     0.966    
    SLICE_X89Y135        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.022    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh_reg/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/FSM_sequential_mcp1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.094ns (63.946%)  route 0.053ns (36.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.799ns (routing 0.211ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.243ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.799     0.917    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/rxusrclk2
    SLICE_X90Y133        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.966 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh_reg/Q
                         net (fo=2, routed)           0.038     1.004    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh_reg_n_0
    SLICE_X90Y133        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.045     1.049 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/FSM_sequential_mcp1_state[1]_i_3__1/O
                         net (fo=1, routed)           0.015     1.064    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/FSM_sequential_mcp1_state[1]_i_3__1_n_0
    SLICE_X90Y133        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/FSM_sequential_mcp1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.970     1.135    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/rxusrclk2
    SLICE_X90Y133        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/FSM_sequential_mcp1_state_reg[1]/C
                         clock pessimism             -0.174     0.961    
    SLICE_X90Y133        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.017    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/FSM_sequential_mcp1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.064ns (33.862%)  route 0.125ns (66.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.825ns (routing 0.211ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.243ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.825     0.943    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X84Y138        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.992 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[37]/Q
                         net (fo=8, routed)           0.109     1.101    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/data8[27]
    SLICE_X83Y139        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     1.116 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[35]_i_1/O
                         net (fo=1, routed)           0.016     1.132    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[35]_i_1_n_0
    SLICE_X83Y139        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.997     1.162    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X83Y139        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[35]/C
                         clock pessimism             -0.133     1.029    
    SLICE_X83Y139        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.085    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns - ten_gig_eth_pcs_pma_ch1_n_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.094ns (65.734%)  route 0.049ns (34.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.819ns (routing 0.211ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.243ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.819     0.937    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rxusrclk2
    SLICE_X84Y143        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.986 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[20]/Q
                         net (fo=2, routed)           0.033     1.019    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/p_0_in68_in
    SLICE_X84Y143        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     1.064 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[20]_i_1/O
                         net (fo=1, routed)           0.016     1.080    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[20]
    SLICE_X84Y143        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ten_gig_eth_pcs_pma_ch1_n_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1402, routed)        0.986     1.151    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X84Y143        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]/C
                         clock pessimism             -0.175     0.976    
    SLICE_X84Y143        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.032    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ten_gig_eth_pcs_pma_ch1_n_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/rxusrclk2_bufg_gt_i/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAME_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y124       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_14_27/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y121       kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_13/RAMC/CLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.443       0.562      GTHE3_CHANNEL_X0Y9  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.267       0.615      GTHE3_CHANNEL_X0Y9  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y61        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_gt_i/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y60        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.268       0.248      GTHE3_CHANNEL_X0Y9   kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.256       0.260      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.191       0.329      GTHE3_CHANNEL_X0Y9   kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.182       0.338      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mac_phy_ch0_txusrclk2_out
  To Clock:  mac_phy_ch0_txusrclk2_out

Setup :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d4_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/q_reg/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.500ns  (logic 0.117ns (23.400%)  route 0.383ns (76.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y139                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d4_reg/C
    SLICE_X97Y139        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d4_reg/Q
                         net (fo=1, routed)           0.383     0.500    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d4
    SLICE_X97Y139        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X97Y139        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     3.161    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/q_reg
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mac_phy_ch0_txusrclk2_out rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.898ns (25.014%)  route 2.692ns (74.986%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 8.329 - 6.400 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.390ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.351ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.834     2.231    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X96Y146        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.345 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/Q
                         net (fo=25, routed)          0.703     3.048    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/Q[0]
    SLICE_X97Y149        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     3.241 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[14]_i_15/O
                         net (fo=1, routed)           0.240     3.481    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[14]_i_15_n_0
    SLICE_X97Y149        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     3.521 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[14]_i_7/O
                         net (fo=53, routed)          1.039     4.560    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_38_all/rddata_out_reg[13]_0
    SLICE_X90Y156        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     4.749 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_38_all/rddata_out[11]_i_7/O
                         net (fo=1, routed)           0.319     5.068    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_38_all/rddata_out[11]_i_7_n_0
    SLICE_X91Y156        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.242 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_38_all/rddata_out[11]_i_3/O
                         net (fo=1, routed)           0.364     5.606    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/rddata_out_reg[11]_0
    SLICE_X96Y152        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.794 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/rddata_out[11]_i_1/O
                         net (fo=1, routed)           0.027     5.821    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15_n_7
    SLICE_X96Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.600     8.329    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/coreclk
    SLICE_X96Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[11]/C
                         clock pessimism              0.166     8.495    
                         clock uncertainty           -0.035     8.460    
    SLICE_X96Y152        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.519    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[11]
  -------------------------------------------------------------------
                         required time                          8.519    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mac_phy_ch0_txusrclk2_out rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.792ns (22.997%)  route 2.652ns (77.003%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 8.316 - 6.400 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.390ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.351ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.834     2.231    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X96Y146        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.345 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/Q
                         net (fo=25, routed)          0.703     3.048    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/Q[0]
    SLICE_X97Y149        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     3.241 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[14]_i_15/O
                         net (fo=1, routed)           0.240     3.481    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[14]_i_15_n_0
    SLICE_X97Y149        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     3.521 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[14]_i_7/O
                         net (fo=53, routed)          1.005     4.526    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_34_all/rddata_out[1]_i_3
    SLICE_X92Y155        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     4.715 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_34_all/rddata_out[1]_i_7/O
                         net (fo=1, routed)           0.208     4.923    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_7_0/rddata_out_reg[1]_1
    SLICE_X92Y154        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     5.108 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_7_0/rddata_out[1]_i_3/O
                         net (fo=1, routed)           0.469     5.577    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_39_all/rddata_out_reg[1]
    SLICE_X91Y151        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     5.648 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_39_all/rddata_out[1]_i_1/O
                         net (fo=1, routed)           0.027     5.675    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_39_all_n_0
    SLICE_X91Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.587     8.316    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/coreclk
    SLICE_X91Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[1]/C
                         clock pessimism              0.167     8.483    
                         clock uncertainty           -0.035     8.447    
    SLICE_X91Y151        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.506    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mac_phy_ch0_txusrclk2_out rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.829ns (24.643%)  route 2.535ns (75.357%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 8.330 - 6.400 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.390ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.351ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.834     2.231    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X96Y146        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.345 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/Q
                         net (fo=25, routed)          0.703     3.048    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/Q[0]
    SLICE_X97Y149        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.223 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_19/O
                         net (fo=1, routed)           0.138     3.361    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_19_n_0
    SLICE_X96Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.477 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_9/O
                         net (fo=47, routed)          0.973     4.450    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/rddata_out[0]_i_3_2
    SLICE_X91Y152        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     4.490 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/rddata_out[0]_i_9/O
                         net (fo=1, routed)           0.370     4.860    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/rddata_out_reg[0]
    SLICE_X94Y152        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.053 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/rddata_out[0]_i_3/O
                         net (fo=1, routed)           0.324     5.377    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/rddata_out_reg[0]
    SLICE_X94Y152        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     5.568 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/rddata_out[0]_i_1/O
                         net (fo=1, routed)           0.027     5.595    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15_n_2
    SLICE_X94Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.601     8.330    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/coreclk
    SLICE_X94Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[0]/C
                         clock pessimism              0.166     8.496    
                         clock uncertainty           -0.035     8.461    
    SLICE_X94Y152        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.521    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mac_phy_ch0_txusrclk2_out rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.773ns (23.068%)  route 2.578ns (76.932%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 8.327 - 6.400 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.390ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.351ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.834     2.231    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X96Y146        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.345 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/Q
                         net (fo=25, routed)          0.703     3.048    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/Q[0]
    SLICE_X97Y149        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.223 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_19/O
                         net (fo=1, routed)           0.138     3.361    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_19_n_0
    SLICE_X96Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.477 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_9/O
                         net (fo=47, routed)          1.048     4.525    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_38_all/rddata_out_reg[13]
    SLICE_X94Y158        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     4.662 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_38_all/rddata_out[5]_i_7/O
                         net (fo=1, routed)           0.279     4.941    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_39_all/rddata_out_reg[5]
    SLICE_X94Y154        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.056 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_39_all/rddata_out[5]_i_4/O
                         net (fo=1, routed)           0.383     5.439    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_41_9_0/rddata_out_reg[5]_1
    SLICE_X93Y151        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     5.555 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_41_9_0/rddata_out[5]_i_1/O
                         net (fo=1, routed)           0.027     5.582    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_41_9_0_n_0
    SLICE_X93Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.598     8.327    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/coreclk
    SLICE_X93Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[5]/C
                         clock pessimism              0.166     8.493    
                         clock uncertainty           -0.035     8.458    
    SLICE_X93Y151        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.518    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[5]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mac_phy_ch0_txusrclk2_out rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.444ns (13.789%)  route 2.776ns (86.211%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 8.317 - 6.400 ) 
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.827ns (routing 0.390ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.351ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.827     2.224    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X87Y174        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.338 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=130, routed)         1.210     3.548    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X96Y151        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.723 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/pcs_resetout_INST_0/O
                         net (fo=158, routed)         0.146     3.869    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg
    SLICE_X96Y150        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     3.909 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_4/O
                         net (fo=1, routed)           0.394     4.303    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_4_n_0
    SLICE_X96Y150        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     4.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__2/O
                         net (fo=16, routed)          1.026     5.444    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/E[0]
    SLICE_X91Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.588     8.317    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/coreclk
    SLICE_X91Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/q_reg[13]/C
                         clock pessimism              0.167     8.484    
                         clock uncertainty           -0.035     8.448    
    SLICE_X91Y153        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.398    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/q_reg[13]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mac_phy_ch0_txusrclk2_out rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.444ns (13.789%)  route 2.776ns (86.211%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 8.317 - 6.400 ) 
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.827ns (routing 0.390ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.351ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.827     2.224    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X87Y174        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.338 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=130, routed)         1.210     3.548    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X96Y151        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.723 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/pcs_resetout_INST_0/O
                         net (fo=158, routed)         0.146     3.869    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg
    SLICE_X96Y150        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     3.909 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_4/O
                         net (fo=1, routed)           0.394     4.303    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_4_n_0
    SLICE_X96Y150        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     4.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1__2/O
                         net (fo=16, routed)          1.026     5.444    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/E[0]
    SLICE_X91Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.588     8.317    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/coreclk
    SLICE_X91Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/q_reg[14]/C
                         clock pessimism              0.167     8.484    
                         clock uncertainty           -0.035     8.448    
    SLICE_X91Y153        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     8.398    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mac_phy_ch0_txusrclk2_out rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.912ns (27.628%)  route 2.389ns (72.372%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 8.327 - 6.400 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.390ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.351ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.834     2.231    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X96Y146        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.345 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[0]/Q
                         net (fo=25, routed)          0.703     3.048    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/Q[0]
    SLICE_X97Y149        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.223 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_19/O
                         net (fo=1, routed)           0.138     3.361    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_19_n_0
    SLICE_X96Y149        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.477 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_9/O
                         net (fo=47, routed)          0.842     4.319    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_9_n_0
    SLICE_X92Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     4.524 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[13]_i_12/O
                         net (fo=4, routed)           0.328     4.852    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/rddata_out_reg[13]_1
    SLICE_X91Y154        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     4.982 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_36_all/rddata_out[13]_i_5/O
                         net (fo=1, routed)           0.352     5.334    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/rddata_out_reg[13]_5
    SLICE_X93Y151        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     5.506 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/rddata_out[13]_i_1/O
                         net (fo=1, routed)           0.026     5.532    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all_n_4
    SLICE_X93Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.598     8.327    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/coreclk
    SLICE_X93Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[13]/C
                         clock pessimism              0.166     8.493    
                         clock uncertainty           -0.035     8.458    
    SLICE_X93Y151        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.518    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[13]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.997ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mac_phy_ch0_txusrclk2_out rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.464ns (14.707%)  route 2.691ns (85.293%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 8.329 - 6.400 ) 
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.827ns (routing 0.390ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.351ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.827     2.224    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X87Y174        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.338 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=130, routed)         1.210     3.548    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X96Y151        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.723 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/pcs_resetout_INST_0/O
                         net (fo=158, routed)         0.693     4.416    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg
    SLICE_X97Y151        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.591 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/pcs_ber_count[5]_i_1/O
                         net (fo=14, routed)          0.788     5.379    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/SR[0]
    SLICE_X90Y155        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.600     8.329    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/coreclk
    SLICE_X90Y155        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count_reg[6]/C
                         clock pessimism              0.167     8.496    
                         clock uncertainty           -0.035     8.460    
    SLICE_X90Y155        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.376    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mac_phy_ch0_txusrclk2_out rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.464ns (14.707%)  route 2.691ns (85.293%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 8.329 - 6.400 ) 
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.827ns (routing 0.390ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.351ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.827     2.224    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X87Y174        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.338 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=130, routed)         1.210     3.548    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X96Y151        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.723 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/pcs_resetout_INST_0/O
                         net (fo=158, routed)         0.693     4.416    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg
    SLICE_X97Y151        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.591 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/pcs_ber_count[5]_i_1/O
                         net (fo=14, routed)          0.788     5.379    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/SR[0]
    SLICE_X90Y155        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.600     8.329    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/coreclk
    SLICE_X90Y155        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count_reg[7]/C
                         clock pessimism              0.167     8.496    
                         clock uncertainty           -0.035     8.460    
    SLICE_X90Y155        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     8.378    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  2.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      0.782ns (routing 0.205ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.237ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.782     0.900    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X100Y155       FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.948 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[32]/Q
                         net (fo=1, routed)           0.127     1.075    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[31]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.876     1.041    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.176     0.865    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[31])
                                                      0.178     1.043    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.063ns (44.056%)  route 0.080ns (55.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.815ns (routing 0.205ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.237ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.815     0.933    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X80Y165        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y165        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.981 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[8]/Q
                         net (fo=2, routed)           0.068     1.049    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/rd_data[8]
    SLICE_X80Y166        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     1.064 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[8]_i_1/O
                         net (fo=1, routed)           0.012     1.076    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[8]_i_1_n_0
    SLICE_X80Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.986     1.151    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X80Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[8]/C
                         clock pessimism             -0.167     0.984    
    SLICE_X80Y166        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.040    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_13_8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.766ns (routing 0.205ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.237ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.766     0.884    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/coreclk
    SLICE_X90Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y153        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.932 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count_reg[2]/Q
                         net (fo=6, routed)           0.098     1.030    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_13_8/q_reg[5]_0[2]
    SLICE_X90Y154        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_13_8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.938     1.103    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_13_8/coreclk
    SLICE_X90Y154        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_13_8/q_reg[2]/C
                         clock pessimism             -0.164     0.939    
    SLICE_X90Y154        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.994    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_13_8/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[24]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.785ns (routing 0.205ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.237ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.785     0.903    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X99Y157        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.952 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[39]/Q
                         net (fo=1, routed)           0.163     1.115    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[24]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[24]
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.876     1.041    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.135     0.906    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[24])
                                                      0.171     1.077    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPRBSSEL[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.783ns (routing 0.205ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.237ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.783     0.901    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X98Y155        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.950 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=2, routed)           0.170     1.120    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txprbssel_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.876     1.041    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.135     0.906    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXPRBSSEL[0])
                                                      0.176     1.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.809ns (routing 0.205ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.237ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.809     0.927    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X80Y171        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y171        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.976 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state_reg[2]/Q
                         net (fo=11, routed)          0.073     1.049    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state[2]
    SLICE_X80Y170        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     1.064 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state[1]_i_1/O
                         net (fo=1, routed)           0.016     1.080    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state[1]_i_1_n_0
    SLICE_X80Y170        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.988     1.153    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X80Y170        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state_reg[1]/C
                         clock pessimism             -0.167     0.986    
    SLICE_X80Y170        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.042    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.049ns (28.000%)  route 0.126ns (72.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.771ns (routing 0.205ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.237ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.771     0.889    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X100Y153       FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y153       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[48]/Q
                         net (fo=1, routed)           0.126     1.064    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[15]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.876     1.041    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.167     0.874    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[15])
                                                      0.152     1.026    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.785ns (routing 0.205ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.237ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.785     0.903    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X98Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y156        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.951 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[43]/Q
                         net (fo=1, routed)           0.172     1.123    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[20]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.876     1.041    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.135     0.906    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                      0.178     1.084    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[18]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.789ns (routing 0.205ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.237ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.789     0.907    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X99Y140        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.955 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[45]/Q
                         net (fo=1, routed)           0.135     1.090    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[18]
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.863     1.028    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL                                r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.135     0.893    
    GTHE3_CHANNEL_X0Y9   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[18])
                                                      0.158     1.051    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_40_all/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.771ns (routing 0.205ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.237ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.771     0.889    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_40_all/coreclk
    SLICE_X95Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_40_all/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y153        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.937 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_40_all/q_reg[15]/Q
                         net (fo=2, routed)           0.071     1.008    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/pseudo_rand_seeds_int[105]
    SLICE_X95Y155        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.023 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg[47]_i_1/O
                         net (fo=1, routed)           0.015     1.038    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg[47]_i_1_n_0
    SLICE_X95Y155        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.943     1.108    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/coreclk
    SLICE_X95Y155        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[47]/C
                         clock pessimism             -0.165     0.943    
    SLICE_X95Y155        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.999    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mac_phy_ch0_txusrclk2_out
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[3]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[4]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[5]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X91Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[6]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X91Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/new_tx_test_seed_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X93Y155        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X92Y157        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X92Y158        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X82Y153        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X82Y153        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X82Y153        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X82Y153        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X97Y120        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/block_field_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y160        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_data_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y160        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_data_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y160        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_data_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y120        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X91Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/block_count_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X91Y159        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/new_tx_test_seed_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X93Y155        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X92Y157        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X92Y157        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y156        kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/scr_reg_reg[11]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.297       0.278      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.273       0.302      GTHE3_CHANNEL_X0Y9   kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.203       0.711      GTHE3_CHANNEL_X0Y10  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.188       0.726      GTHE3_CHANNEL_X0Y9   kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  refclk_p
  To Clock:  clk_250m

Setup :            0  Failing Endpoints,  Worst Slack        5.414ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        1.049ns  (logic 0.114ns (10.867%)  route 0.935ns (89.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.935     1.049    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X84Y79         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X84Y79         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.933ns  (logic 0.114ns (12.219%)  route 0.819ns (87.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y214                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X80Y214        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.819     0.933    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[4]
    SLICE_X79Y217        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X79Y217        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.832ns  (logic 0.114ns (13.702%)  route 0.718ns (86.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.718     0.832    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X83Y80         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X83Y80         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.780ns  (logic 0.113ns (14.487%)  route 0.667ns (85.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y215                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X78Y215        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.667     0.780    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[9]
    SLICE_X77Y215        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X77Y215        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.763ns  (logic 0.114ns (14.941%)  route 0.649ns (85.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y206                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X76Y206        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.649     0.763    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X77Y206        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X77Y206        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.756ns  (logic 0.114ns (15.079%)  route 0.642ns (84.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y203                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X77Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.642     0.756    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X78Y203        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y203        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.744ns  (logic 0.117ns (15.726%)  route 0.627ns (84.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X85Y78         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.627     0.744    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X85Y78         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X85Y78         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.736ns  (logic 0.117ns (15.897%)  route 0.619ns (84.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y206                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X76Y206        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.619     0.736    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X76Y206        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X76Y206        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.728ns  (logic 0.117ns (16.071%)  route 0.611ns (83.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X85Y80         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.611     0.728    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X84Y80         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X84Y80         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.705ns  (logic 0.114ns (16.170%)  route 0.591ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y215                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X78Y215        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.591     0.705    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[5]
    SLICE_X78Y215        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y215        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  5.755    





---------------------------------------------------------------------------------------------------
From Clock:  refclk_p
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.611ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.849ns  (logic 0.117ns (13.781%)  route 0.732ns (86.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X69Y102        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.732     0.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X71Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X71Y102        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.761ns  (logic 0.114ns (14.980%)  route 0.647ns (85.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X69Y105        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.647     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X68Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X68Y105        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.721ns  (logic 0.114ns (15.811%)  route 0.607ns (84.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X69Y102        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.607     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X71Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X71Y102        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.690ns  (logic 0.118ns (17.101%)  route 0.572ns (82.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X69Y105        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.572     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X69Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y105        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.636ns  (logic 0.114ns (17.925%)  route 0.522ns (82.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X69Y105        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.522     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X69Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y105        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.632ns  (logic 0.114ns (18.038%)  route 0.518ns (81.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X69Y105        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.518     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X68Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X68Y105        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.630ns  (logic 0.114ns (18.095%)  route 0.516ns (81.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X69Y102        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.516     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X69Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y102        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.579ns  (logic 0.114ns (19.689%)  route 0.465ns (80.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X69Y101        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.465     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X70Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X70Y102        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  5.881    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250m
  To Clock:  refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.972ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.090ns  (logic 0.114ns (10.459%)  route 0.976ns (89.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X87Y79         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.976     1.090    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X86Y79         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y79         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     4.062    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.048ns  (logic 0.117ns (11.164%)  route 0.931ns (88.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X86Y77         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.931     1.048    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X86Y76         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y76         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.063    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.990ns  (logic 0.114ns (11.515%)  route 0.876ns (88.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X87Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.876     0.990    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X88Y77         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X88Y77         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.884ns  (logic 0.117ns (13.235%)  route 0.767ns (86.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X87Y79         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.767     0.884    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X85Y79         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X85Y79         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.865ns  (logic 0.114ns (13.179%)  route 0.751ns (86.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y194                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X79Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.751     0.865    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X79Y194        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X79Y194        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.842ns  (logic 0.114ns (13.539%)  route 0.728ns (86.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X78Y191        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.728     0.842    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X78Y191        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X78Y191        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.842ns  (logic 0.114ns (13.539%)  route 0.728ns (86.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y192                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X78Y192        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.728     0.842    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X78Y192        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X78Y192        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.804ns  (logic 0.114ns (14.179%)  route 0.690ns (85.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X85Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.690     0.804    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X85Y78         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X85Y78         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.061    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.791ns  (logic 0.117ns (14.791%)  route 0.674ns (85.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X87Y76         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.674     0.791    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X87Y76         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X87Y76         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250m  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.749ns  (logic 0.114ns (15.220%)  route 0.635ns (84.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77                                      0.000     0.000 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X86Y77         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.635     0.749    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X86Y76         FDRE                                         r  kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y76         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  3.311    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  refclk_p

Setup :            0  Failing Endpoints,  Worst Slack       32.268ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.793ns  (logic 0.114ns (14.376%)  route 0.679ns (85.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X69Y102        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.679     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X69Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y102        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                 32.268    

Slack (MET) :             32.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.720ns  (logic 0.115ns (15.972%)  route 0.605ns (84.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X69Y105        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.605     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X69Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y105        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 32.340    

Slack (MET) :             32.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.717ns  (logic 0.114ns (15.900%)  route 0.603ns (84.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X69Y101        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.603     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X69Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y101        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 32.343    

Slack (MET) :             32.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.716ns  (logic 0.117ns (16.341%)  route 0.599ns (83.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X69Y102        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.599     0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X69Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y102        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 32.344    

Slack (MET) :             32.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.707ns  (logic 0.115ns (16.266%)  route 0.592ns (83.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X69Y101        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.592     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X69Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y101        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 32.354    

Slack (MET) :             32.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.705ns  (logic 0.114ns (16.170%)  route 0.591ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X69Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X69Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y104        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 32.357    

Slack (MET) :             32.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.699ns  (logic 0.116ns (16.595%)  route 0.583ns (83.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X69Y104        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.583     0.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X70Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y104        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 32.363    

Slack (MET) :             32.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.700ns  (logic 0.117ns (16.714%)  route 0.583ns (83.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X68Y105        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.583     0.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X68Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X68Y104        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 32.363    





---------------------------------------------------------------------------------------------------
From Clock:  mac_phy_ch0_txusrclk2_out
  To Clock:  refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.648ns (10.562%)  route 5.487ns (89.438%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.133 - 6.400 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.390ns, distribution 1.440ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.886ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.830     2.227    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X92Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.341 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.820     4.161    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X78Y162        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.177     4.338 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[46]_INST_0/O
                         net (fo=5, routed)           1.463     5.801    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[46]
    SLICE_X78Y171        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     5.874 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[5]_i_2/O
                         net (fo=3, routed)           0.849     6.723    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[5]_i_2_n_0
    SLICE_X77Y172        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     6.872 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[5]_i_2/O
                         net (fo=1, routed)           0.483     7.355    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[5]_i_2_n_0
    SLICE_X76Y172        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     7.490 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[5]_i_1/O
                         net (fo=1, routed)           0.872     8.362    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_10_out[5]
    SLICE_X75Y175        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.195     9.133    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X75Y175        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[5]/C
                         clock pessimism              0.000     9.133    
                         clock uncertainty           -0.035     9.097    
    SLICE_X75Y175        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.157    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[5]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.497ns (8.775%)  route 5.167ns (91.225%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 9.234 - 6.400 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.390ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.296ns (routing 0.886ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.815     2.212    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X91Y129        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.327 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.889     4.216    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X84Y120        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     4.309 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc[4]_INST_0/O
                         net (fo=23, routed)          1.513     5.822    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/xgmii_rxc[4]
    SLICE_X80Y120        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.206     6.028 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/start_seen_int_i_5/O
                         net (fo=3, routed)           0.571     6.599    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/start_seen_int_i_5_n_0
    SLICE_X80Y123        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     6.640 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position[3]_i_4/O
                         net (fo=2, routed)           0.491     7.131    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position[3]_i_4_n_0
    SLICE_X81Y123        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.042     7.173 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position[3]_i_2/O
                         net (fo=2, routed)           0.703     7.876    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position[3]_i_2_n_0
    SLICE_X80Y123        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.296     9.234    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_clk
    SLICE_X80Y123        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position_reg[0]/C
                         clock pessimism              0.000     9.234    
                         clock uncertainty           -0.035     9.198    
    SLICE_X80Y123        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.151    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position_reg[0]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.497ns (8.775%)  route 5.167ns (91.225%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 9.234 - 6.400 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.390ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.296ns (routing 0.886ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.815     2.212    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X91Y129        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.327 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.889     4.216    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X84Y120        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     4.309 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxc[4]_INST_0/O
                         net (fo=23, routed)          1.513     5.822    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/xgmii_rxc[4]
    SLICE_X80Y120        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.206     6.028 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/start_seen_int_i_5/O
                         net (fo=3, routed)           0.571     6.599    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/start_seen_int_i_5_n_0
    SLICE_X80Y123        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     6.640 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position[3]_i_4/O
                         net (fo=2, routed)           0.491     7.131    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position[3]_i_4_n_0
    SLICE_X81Y123        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.042     7.173 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position[3]_i_2/O
                         net (fo=2, routed)           0.703     7.876    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position[3]_i_2_n_0
    SLICE_X80Y123        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.296     9.234    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_clk
    SLICE_X80Y123        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position_reg[3]/C
                         clock pessimism              0.000     9.234    
                         clock uncertainty           -0.035     9.198    
    SLICE_X80Y123        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     9.151    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rxc_position_reg[3]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 0.706ns (12.392%)  route 4.991ns (87.608%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 9.215 - 6.400 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.390ns, distribution 1.440ns)
  Clock Net Delay (Destination): 2.277ns (routing 0.886ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.830     2.227    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X92Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.341 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          2.143     4.484    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X76Y168        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.198     4.682 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[61]_INST_0/O
                         net (fo=6, routed)           1.152     5.834    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[61]
    SLICE_X76Y170        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     5.966 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[7]_i_2/O
                         net (fo=2, routed)           0.784     6.750    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[7]_i_2_n_0
    SLICE_X76Y170        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     6.865 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int[7]_i_2/O
                         net (fo=1, routed)           0.867     7.732    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int[7]_i_2_n_0
    SLICE_X76Y177        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.147     7.879 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int[7]_i_1/O
                         net (fo=1, routed)           0.045     7.924    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int[7]_i_1_n_0
    SLICE_X76Y177        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.277     9.215    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X76Y177        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int_reg[7]/C
                         clock pessimism              0.000     9.215    
                         clock uncertainty           -0.035     9.179    
    SLICE_X76Y177        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     9.241    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/non_error_lane_int_reg[7]
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.612ns (10.974%)  route 4.965ns (89.026%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 9.219 - 6.400 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.390ns, distribution 1.440ns)
  Clock Net Delay (Destination): 2.281ns (routing 0.886ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.830     2.227    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X92Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.341 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.520     3.861    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X79Y167        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132     3.993 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[32]_INST_0/O
                         net (fo=12, routed)          1.484     5.477    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/xgmii_rxd[32]
    SLICE_X77Y170        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.163     5.640 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_9/O
                         net (fo=1, routed)           0.519     6.159    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_9_n_0
    SLICE_X77Y170        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     6.230 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_5/O
                         net (fo=1, routed)           0.570     6.800    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_5_n_0
    SLICE_X77Y170        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     6.932 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_1/O
                         net (fo=3, routed)           0.872     7.804    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane471
    SLICE_X76Y170        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.281     9.219    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/rx_clk
    SLICE_X76Y170        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[0]/C
                         clock pessimism              0.000     9.219    
                         clock uncertainty           -0.035     9.183    
    SLICE_X76Y170        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     9.136    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[0]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 0.683ns (12.031%)  route 4.994ns (87.969%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 9.220 - 6.400 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.390ns, distribution 1.440ns)
  Clock Net Delay (Destination): 2.282ns (routing 0.886ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.830     2.227    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X92Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.341 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.914     4.255    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X77Y163        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     4.326 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[14]_INST_0/O
                         net (fo=5, routed)           0.962     5.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[14]
    SLICE_X77Y169        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.477 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[1]_i_2/O
                         net (fo=3, routed)           0.789     6.266    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/control_lane[1]_i_2_n_0
    SLICE_X77Y171        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.399 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[1]_i_2/O
                         net (fo=1, routed)           0.502     6.901    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[1]_i_2_n_0
    SLICE_X76Y172        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     7.077 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane[1]_i_1/O
                         net (fo=1, routed)           0.827     7.904    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_10_out[1]
    SLICE_X76Y176        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.282     9.220    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X76Y176        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[1]/C
                         clock pessimism              0.000     9.220    
                         clock uncertainty           -0.035     9.184    
    SLICE_X76Y176        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     9.243    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/end_lane_reg[1]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.612ns (11.093%)  route 4.905ns (88.907%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 9.212 - 6.400 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.390ns, distribution 1.440ns)
  Clock Net Delay (Destination): 2.274ns (routing 0.886ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.830     2.227    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X92Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.341 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.520     3.861    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X79Y167        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132     3.993 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[32]_INST_0/O
                         net (fo=12, routed)          1.484     5.477    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/xgmii_rxd[32]
    SLICE_X77Y170        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.163     5.640 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_9/O
                         net (fo=1, routed)           0.519     6.159    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_9_n_0
    SLICE_X77Y170        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     6.230 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_5/O
                         net (fo=1, routed)           0.570     6.800    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_5_n_0
    SLICE_X77Y170        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     6.932 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47[1]_i_1/O
                         net (fo=3, routed)           0.812     7.744    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/fault_seq_lane471
    SLICE_X77Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.274     9.212    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/rx_clk
    SLICE_X77Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[1]/C
                         clock pessimism              0.000     9.212    
                         clock uncertainty           -0.035     9.176    
    SLICE_X77Y169        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     9.129    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rs_sm/seq_type_lane47_reg[1]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.671ns (12.075%)  route 4.886ns (87.925%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 9.247 - 6.400 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.390ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.309ns (routing 0.886ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.815     2.212    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X91Y129        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.327 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.698     4.025    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X86Y119        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.116     4.141 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[0]_INST_0/O
                         net (fo=12, routed)          1.331     5.472    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/xgmii_rxd[0]
    SLICE_X85Y119        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.208     5.680 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_9/O
                         net (fo=1, routed)           0.274     5.954    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_9_n_0
    SLICE_X85Y119        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     6.070 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_5/O
                         net (fo=1, routed)           0.462     6.532    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_5_n_0
    SLICE_X84Y121        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     6.648 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_1/O
                         net (fo=3, routed)           1.121     7.769    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/fault_seq_lane031
    SLICE_X83Y122        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.309     9.247    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/rx_clk
    SLICE_X83Y122        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03_reg[1]/C
                         clock pessimism              0.000     9.247    
                         clock uncertainty           -0.035     9.211    
    SLICE_X83Y122        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     9.161    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03_reg[1]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.671ns (12.084%)  route 4.882ns (87.916%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 9.247 - 6.400 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.390ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.309ns (routing 0.886ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.815     2.212    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X91Y129        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.327 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.698     4.025    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X86Y119        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.116     4.141 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[0]_INST_0/O
                         net (fo=12, routed)          1.331     5.472    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/xgmii_rxd[0]
    SLICE_X85Y119        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.208     5.680 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_9/O
                         net (fo=1, routed)           0.274     5.954    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_9_n_0
    SLICE_X85Y119        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     6.070 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_5/O
                         net (fo=1, routed)           0.462     6.532    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_5_n_0
    SLICE_X84Y121        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     6.648 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03[1]_i_1/O
                         net (fo=3, routed)           1.117     7.765    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/fault_seq_lane031
    SLICE_X83Y122        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.309     9.247    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/rx_clk
    SLICE_X83Y122        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03_reg[0]/C
                         clock pessimism              0.000     9.247    
                         clock uncertainty           -0.035     9.211    
    SLICE_X83Y122        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     9.164    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane03_reg[0]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/fault_seq_lane47_reg/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.813ns (14.466%)  route 4.807ns (85.534%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 9.242 - 6.400 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.390ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.304ns (routing 0.886ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        1.815     2.212    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X91Y129        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.327 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          1.697     4.024    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X86Y119        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     4.140 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[32]_INST_0/O
                         net (fo=12, routed)          1.427     5.567    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/xgmii_rxd[32]
    SLICE_X83Y119        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     5.772 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane47[1]_i_9/O
                         net (fo=1, routed)           0.386     6.158    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane47[1]_i_9_n_0
    SLICE_X83Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     6.288 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane47[1]_i_5/O
                         net (fo=1, routed)           0.516     6.804    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane47[1]_i_5_n_0
    SLICE_X83Y119        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     6.936 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/seq_type_lane47[1]_i_1/O
                         net (fo=3, routed)           0.754     7.690    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/fault_seq_lane471
    SLICE_X83Y119        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     7.805 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/fault_seq_lane47_i_1/O
                         net (fo=1, routed)           0.027     7.832    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/fault_seq_lane47_i_1_n_0
    SLICE_X83Y119        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/fault_seq_lane47_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.304     9.242    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/rx_clk
    SLICE_X83Y119        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/fault_seq_lane47_reg/C
                         clock pessimism              0.000     9.242    
                         clock uncertainty           -0.035     9.206    
    SLICE_X83Y119        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.265    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rs_sm/fault_seq_lane47_reg
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  1.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.109ns (10.542%)  route 0.925ns (89.458%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.205ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.581ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.810     0.928    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X78Y167        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y167        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.977 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[10]/Q
                         net (fo=1, routed)           0.221     1.198    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[10]
    SLICE_X78Y167        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.045     1.243 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[10]_INST_0/O
                         net (fo=5, routed)           0.692     1.935    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[10]
    SLICE_X77Y172        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     1.950 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data[42]_i_1/O
                         net (fo=1, routed)           0.012     1.962    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_24_out[42]
    SLICE_X77Y172        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.398     1.816    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X77Y172        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[42]/C
                         clock pessimism              0.000     1.816    
    SLICE_X77Y172        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.872    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.109ns (10.501%)  route 0.929ns (89.499%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.205ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.581ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.810     0.928    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X78Y167        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y167        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.977 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[10]/Q
                         net (fo=1, routed)           0.221     1.198    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[10]
    SLICE_X78Y167        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.045     1.243 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[10]_INST_0/O
                         net (fo=5, routed)           0.693     1.936    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[10]
    SLICE_X77Y172        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.951 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data[10]_i_1/O
                         net (fo=1, routed)           0.015     1.966    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_24_out[10]
    SLICE_X77Y172        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.398     1.816    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X77Y172        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[10]/C
                         clock pessimism              0.000     1.816    
    SLICE_X77Y172        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.872    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.144ns (14.619%)  route 0.841ns (85.381%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.205ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.581ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.806     0.924    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X79Y162        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.973 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[18]/Q
                         net (fo=1, routed)           0.378     1.351    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[18]
    SLICE_X76Y162        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     1.382 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[18]_INST_0/O
                         net (fo=5, routed)           0.449     1.831    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[18]
    SLICE_X74Y169        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.064     1.895 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data[50]_i_1/O
                         net (fo=1, routed)           0.014     1.909    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/p_24_out[50]
    SLICE_X74Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.335     1.753    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X74Y169        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[50]/C
                         clock pessimism              0.000     1.753    
    SLICE_X74Y169        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.809    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_data_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.110ns (10.618%)  route 0.926ns (89.382%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.205ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.581ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.810     0.928    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X78Y168        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y168        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.977 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[44]/Q
                         net (fo=1, routed)           0.246     1.223    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[44]
    SLICE_X78Y168        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.045     1.268 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[44]_INST_0/O
                         net (fo=5, routed)           0.664     1.932    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[44]
    SLICE_X78Y171        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     1.948 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen[5]_i_1/O
                         net (fo=1, routed)           0.016     1.964    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen[5]_i_1_n_0
    SLICE_X78Y171        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.386     1.804    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X78Y171        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen_reg[5]/C
                         clock pessimism              0.000     1.804    
    SLICE_X78Y171        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.860    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/idle_seen_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/shift_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.104ns (9.506%)  route 0.990ns (90.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.781ns (routing 0.205ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.581ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.781     0.899    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X91Y129        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.948 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          0.352     1.300    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X89Y123        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.055     1.355 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[55]_INST_0/O
                         net (fo=5, routed)           0.638     1.993    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/xgmii_rxd[55]
    SLICE_X80Y126        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/shift_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.414     1.832    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_clk
    SLICE_X80Y126        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/shift_data_reg[23]/C
                         clock pessimism              0.000     1.832    
    SLICE_X80Y126        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.888    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/shift_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.111ns (10.501%)  route 0.946ns (89.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.205ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.581ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.808     0.926    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X78Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.974 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[43]/Q
                         net (fo=1, routed)           0.338     1.312    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[43]
    SLICE_X78Y166        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.063     1.375 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[43]_INST_0/O
                         net (fo=5, routed)           0.608     1.983    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[43]
    SLICE_X78Y173        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.385     1.803    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X78Y173        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[11]/C
                         clock pessimism              0.000     1.803    
    SLICE_X78Y173        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.859    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.094ns (8.736%)  route 0.982ns (91.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.205ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.581ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.810     0.928    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X78Y168        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y168        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.977 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[44]/Q
                         net (fo=1, routed)           0.246     1.223    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[44]
    SLICE_X78Y168        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.045     1.268 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[44]_INST_0/O
                         net (fo=5, routed)           0.736     2.004    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/xgmii_rxd[44]
    SLICE_X76Y171        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.404     1.822    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/rx_clk
    SLICE_X76Y171        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[12]/C
                         clock pessimism              0.000     1.822    
    SLICE_X76Y171        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.877    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/rx/rx_fsm/shift_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.134ns (12.029%)  route 0.980ns (87.971%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.781ns (routing 0.205ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.581ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.781     0.899    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/coreclk
    SLICE_X91Y129        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.948 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_14/q_reg[0]/Q
                         net (fo=76, routed)          0.352     1.300    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/pcs_loopback_core_int
    SLICE_X89Y123        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.055     1.355 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[55]_INST_0/O
                         net (fo=5, routed)           0.614     1.969    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/xgmii_rxd[55]
    SLICE_X80Y126        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     1.999 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_data[55]_i_1/O
                         net (fo=1, routed)           0.014     2.013    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/p_24_out[55]
    SLICE_X80Y126        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.411     1.829    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_clk
    SLICE_X80Y126        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_data_reg[55]/C
                         clock pessimism              0.000     1.829    
    SLICE_X80Y126        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.885    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_data_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/FSM_sequential_gen_pkg_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.237ns (22.254%)  route 0.828ns (77.746%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.765ns (routing 0.205ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.581ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.765     0.883    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X88Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.932 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.643     1.575    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/phy_status[0]
    SLICE_X66Y142        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.072     1.647 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/FSM_sequential_gen_pkg_state[0]_i_5/O
                         net (fo=1, routed)           0.111     1.758    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/FSM_sequential_gen_pkg_state[0]_i_5_n_0
    SLICE_X65Y141        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.071     1.829 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/FSM_sequential_gen_pkg_state[0]_i_3/O
                         net (fo=1, routed)           0.058     1.887    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/FSM_sequential_gen_pkg_state[0]_i_3_n_0
    SLICE_X65Y141        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.045     1.932 r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/FSM_sequential_gen_pkg_state[0]_i_1/O
                         net (fo=1, routed)           0.016     1.948    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/gen_pkg_state__0[0]
    SLICE_X65Y141        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/FSM_sequential_gen_pkg_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.332     1.750    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_clk
    SLICE_X65Y141        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/FSM_sequential_gen_pkg_state_reg[0]/C
                         clock pessimism              0.000     1.750    
    SLICE_X65Y141        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.806    kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/FSM_sequential_gen_pkg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/idle_seen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - mac_phy_ch0_txusrclk2_out rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.147ns (13.172%)  route 0.969ns (86.828%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.782ns (routing 0.205ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.581ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.782     0.900    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X88Y122        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.948 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[20]/Q
                         net (fo=1, routed)           0.259     1.207    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd_ebuff[20]
    SLICE_X88Y121        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.045     1.252 f  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/xgmii_rxd[20]_INST_0/O
                         net (fo=5, routed)           0.694     1.946    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/xgmii_rxd[20]
    SLICE_X82Y123        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.054     2.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/idle_seen[2]_i_1/O
                         net (fo=1, routed)           0.016     2.016    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/idle_seen[2]_i_1_n_0
    SLICE_X82Y123        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/idle_seen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.400     1.818    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/rx_clk
    SLICE_X82Y123        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/idle_seen_reg[2]/C
                         clock pessimism              0.000     1.818    
    SLICE_X82Y123        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.874    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst/mac_phy_ten_gig_eth_mac_ch1_0_core/rx/rx_fsm/idle_seen_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  mac_phy_ch0_txusrclk2_out
  To Clock:  rxrecclk_out

Setup :            0  Failing Endpoints,  Worst Slack        2.217ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.943ns  (logic 0.114ns (12.089%)  route 0.829ns (87.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y151                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
    SLICE_X94Y151        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/Q
                         net (fo=95, routed)          0.829     0.943    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d
    SLICE_X95Y159        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X95Y159        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.974ns  (logic 0.117ns (12.012%)  route 0.857ns (87.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y151                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[2]/C
    SLICE_X94Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[2]/Q
                         net (fo=2, routed)           0.857     0.974    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d
    SLICE_X80Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X80Y151        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.879ns  (logic 0.114ns (12.969%)  route 0.765ns (87.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[12]/C
    SLICE_X93Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[12]/Q
                         net (fo=2, routed)           0.765     0.879    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d
    SLICE_X87Y152        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X87Y152        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.745ns  (logic 0.114ns (15.302%)  route 0.631ns (84.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
    SLICE_X95Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/Q
                         net (fo=3, routed)           0.631     0.745    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d
    SLICE_X94Y159        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X94Y159        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.811ns  (logic 0.114ns (14.057%)  route 0.697ns (85.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y151                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[1]/C
    SLICE_X91Y151        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[1]/Q
                         net (fo=2, routed)           0.697     0.811    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst/d
    SLICE_X86Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X86Y151        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[13].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.798ns  (logic 0.114ns (14.286%)  route 0.684ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y153                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[13]/C
    SLICE_X92Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[13]/Q
                         net (fo=2, routed)           0.684     0.798    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[13].synchc_inst/d
    SLICE_X87Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[13].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X87Y153        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[13].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.772ns  (logic 0.118ns (15.285%)  route 0.654ns (84.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y152                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[14]/C
    SLICE_X90Y152        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[14]/Q
                         net (fo=2, routed)           0.654     0.772    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst/d
    SLICE_X87Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X87Y151        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[0].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.763ns  (logic 0.114ns (14.941%)  route 0.649ns (85.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y151                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[0]/C
    SLICE_X91Y151        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[0]/Q
                         net (fo=2, routed)           0.649     0.763    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[0].synchc_inst/d
    SLICE_X86Y150        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[0].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X86Y150        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[0].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.508ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.752ns  (logic 0.117ns (15.559%)  route 0.635ns (84.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y152                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[11]/C
    SLICE_X90Y152        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[11]/Q
                         net (fo=2, routed)           0.635     0.752    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/d
    SLICE_X89Y147        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X89Y147        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.686ns  (logic 0.115ns (16.764%)  route 0.571ns (83.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[8]/C
    SLICE_X93Y153        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[8]/Q
                         net (fo=2, routed)           0.571     0.686    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst/d
    SLICE_X88Y149        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X88Y149        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.260    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.260    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  2.574    





---------------------------------------------------------------------------------------------------
From Clock:  mac_phy_ch0_txusrclk2_out
  To Clock:  ten_gig_eth_pcs_pma_ch1_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.356ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.804ns  (logic 0.113ns (14.055%)  route 0.691ns (85.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y129                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/C
    SLICE_X94Y129        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/Q
                         net (fo=22, routed)          0.691     0.804    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d
    SLICE_X89Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X89Y135        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.791ns  (logic 0.117ns (14.791%)  route 0.674ns (85.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y129                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
    SLICE_X94Y129        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/Q
                         net (fo=95, routed)          0.674     0.791    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d
    SLICE_X90Y136        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X90Y136        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.509ns  (logic 0.115ns (22.593%)  route 0.394ns (77.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y129                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
    SLICE_X94Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/Q
                         net (fo=3, routed)           0.394     0.509    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d
    SLICE_X90Y129        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X90Y129        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.431ns  (logic 0.114ns (26.450%)  route 0.317ns (73.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/C
    SLICE_X89Y129        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/Q
                         net (fo=1, routed)           0.317     0.431    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d
    SLICE_X89Y130        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X89Y130        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.338ns  (logic 0.116ns (34.320%)  route 0.222ns (65.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y131                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
    SLICE_X90Y131        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/Q
                         net (fo=1, routed)           0.222     0.338    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/in0
    SLICE_X90Y134        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X90Y134        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.771ns  (logic 0.114ns (14.786%)  route 0.657ns (85.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y124                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[1]/C
    SLICE_X83Y124        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[1]/Q
                         net (fo=1, routed)           0.657     0.771    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[1]
    SLICE_X82Y123        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X82Y123        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.742ns  (logic 0.117ns (15.768%)  route 0.625ns (84.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y125                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[12]/C
    SLICE_X95Y125        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[12]/Q
                         net (fo=2, routed)           0.625     0.742    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d
    SLICE_X90Y118        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y118        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.712ns  (logic 0.114ns (16.011%)  route 0.598ns (83.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y128                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[11]/C
    SLICE_X91Y128        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[11]/Q
                         net (fo=2, routed)           0.598     0.712    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/d
    SLICE_X91Y117        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X91Y117        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.692ns  (logic 0.114ns (16.474%)  route 0.578ns (83.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]/C
    SLICE_X83Y125        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]/Q
                         net (fo=1, routed)           0.578     0.692    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray[0]
    SLICE_X83Y125        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X83Y125        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ten_gig_eth_pcs_pma_ch1_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.655ns  (logic 0.114ns (17.405%)  route 0.541ns (82.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y126                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[4]/C
    SLICE_X95Y126        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[4]/Q
                         net (fo=2, routed)           0.541     0.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst/d
    SLICE_X91Y120        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X91Y120        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  5.805    





---------------------------------------------------------------------------------------------------
From Clock:  refclk_p
  To Clock:  mac_phy_ch0_txusrclk2_out

Setup :            0  Failing Endpoints,  Worst Slack        2.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.683ns  (logic 0.117ns (17.130%)  route 0.566ns (82.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148                                    0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/C
    SLICE_X100Y148       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/Q
                         net (fo=1, routed)           0.566     0.683    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[1]
    SLICE_X98Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X98Y151        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     3.158    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.158    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.617ns  (logic 0.117ns (18.963%)  route 0.500ns (81.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y150                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/C
    SLICE_X98Y150        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/Q
                         net (fo=1, routed)           0.500     0.617    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[13]
    SLICE_X94Y148        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X94Y148        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.163    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.566ns  (logic 0.117ns (20.671%)  route 0.449ns (79.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[2]/C
    SLICE_X97Y136        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[2]/Q
                         net (fo=1, routed)           0.449     0.566    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[2]
    SLICE_X97Y136        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X97Y136        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     3.159    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.159    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.549ns  (logic 0.118ns (21.494%)  route 0.431ns (78.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y153                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/C
    SLICE_X97Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/Q
                         net (fo=1, routed)           0.431     0.549    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[3]
    SLICE_X97Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X97Y153        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.162    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.541ns  (logic 0.116ns (21.442%)  route 0.425ns (78.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
    SLICE_X97Y136        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/Q
                         net (fo=1, routed)           0.425     0.541    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[9]
    SLICE_X97Y136        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X97Y136        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     3.162    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.536ns  (logic 0.116ns (21.642%)  route 0.420ns (78.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y153                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
    SLICE_X97Y153        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/Q
                         net (fo=1, routed)           0.420     0.536    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[9]
    SLICE_X97Y153        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X97Y153        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     3.161    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.524ns  (logic 0.117ns (22.328%)  route 0.407ns (77.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y150                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[12]/C
    SLICE_X98Y150        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[12]/Q
                         net (fo=1, routed)           0.407     0.524    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[12]
    SLICE_X98Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X98Y151        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     3.161    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[12]
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.521ns  (logic 0.118ns (22.649%)  route 0.403ns (77.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[2]/C
    SLICE_X98Y151        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[2]/Q
                         net (fo=1, routed)           0.403     0.521    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[2]
    SLICE_X98Y151        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X98Y151        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     3.162    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.514ns  (logic 0.117ns (22.763%)  route 0.397ns (77.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y135                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/C
    SLICE_X96Y135        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/Q
                         net (fo=1, routed)           0.397     0.514    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[1]
    SLICE_X96Y135        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X96Y135        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.161    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.695%)  route 0.380ns (76.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y135                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[11]/C
    SLICE_X96Y135        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[11]/Q
                         net (fo=1, routed)           0.380     0.498    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[11]
    SLICE_X95Y133        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X95Y133        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.162    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[11]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  2.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.515ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.237ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.134     1.418    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.467 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[22]/Q
                         net (fo=2, routed)           0.128     1.595    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[22]
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.989     1.154    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[22]/C
                         clock pessimism              0.000     1.154    
    SLICE_X75Y156        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.209    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.515ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.237ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.134     1.418    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.467 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[22]/Q
                         net (fo=2, routed)           0.135     1.602    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[22]
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.989     1.154    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[22]/C
                         clock pessimism              0.000     1.154    
    SLICE_X75Y156        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.209    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.515ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.237ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.142     1.426    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X74Y158        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y158        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.475 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[21]/Q
                         net (fo=2, routed)           0.158     1.633    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[21]
    SLICE_X74Y160        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.994     1.159    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X74Y160        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[21]/C
                         clock pessimism              0.000     1.159    
    SLICE_X74Y160        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.215    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.515ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.237ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.134     1.418    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.466 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[20]/Q
                         net (fo=2, routed)           0.166     1.632    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[20]
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.989     1.154    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[20]/C
                         clock pessimism              0.000     1.154    
    SLICE_X75Y156        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.210    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.515ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.237ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.134     1.418    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.466 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[20]/Q
                         net (fo=2, routed)           0.171     1.637    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[20]
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.989     1.154    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X75Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[20]/C
                         clock pessimism              0.000     1.154    
    SLICE_X75Y156        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.210    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.048ns (24.490%)  route 0.148ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.144ns (routing 0.515ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.237ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.144     1.428    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X74Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.476 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[53]/Q
                         net (fo=2, routed)           0.148     1.624    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[53]
    SLICE_X77Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.959     1.124    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X77Y156        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[53]/C
                         clock pessimism              0.000     1.124    
    SLICE_X77Y156        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.179    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.143ns (routing 0.515ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.237ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.143     1.427    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X74Y157        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y157        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.476 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[52]/Q
                         net (fo=2, routed)           0.166     1.642    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[52]
    SLICE_X76Y157        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.962     1.127    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X76Y157        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[52]/C
                         clock pessimism              0.000     1.127    
    SLICE_X76Y157        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.183    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.049ns (19.141%)  route 0.207ns (80.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.145ns (routing 0.515ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.237ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.145     1.429    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X72Y158        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y158        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.478 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[10]/Q
                         net (fo=2, routed)           0.207     1.685    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[10]
    SLICE_X74Y158        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.992     1.157    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X74Y158        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[10]/C
                         clock pessimism              0.000     1.157    
    SLICE_X74Y158        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.213    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_cntl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.368%)  route 0.204ns (80.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.143ns (routing 0.515ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.237ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.143     1.427    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X75Y161        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_cntl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.476 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_cntl_reg[0]/Q
                         net (fo=2, routed)           0.204     1.680    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc[0]
    SLICE_X79Y160        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.980     1.145    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X79Y160        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg_reg[0]/C
                         clock pessimism              0.000     1.145    
    SLICE_X79Y160        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.200    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[58]/C
                            (rising edge-triggered cell FDSE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_phy_ch0_txusrclk2_out rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.049ns (19.522%)  route 0.202ns (80.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.141ns (routing 0.515ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.237ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.141     1.425    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/tx_clk
    SLICE_X74Y161        FDSE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y161        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.474 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst/mac_phy_ten_gig_eth_mac_ch0_0_core/tx/tx_mux_final/xgmii_data_reg[58]/Q
                         net (fo=2, routed)           0.202     1.676    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd[58]
    SLICE_X77Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_phy_ch0_txusrclk2_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_out[0]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=3042, routed)        0.976     1.141    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X77Y166        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[58]/C
                         clock pessimism              0.000     1.141    
    SLICE_X77Y166        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.196    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
From Clock:  rxrecclk_out
  To Clock:  mac_phy_ch0_txusrclk2_out

Setup :            0  Failing Endpoints,  Worst Slack        2.543ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.617ns  (logic 0.117ns (18.963%)  route 0.500ns (81.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y175                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
    SLICE_X83Y175        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/Q
                         net (fo=2, routed)           0.500     0.617    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[3]
    SLICE_X82Y177        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X82Y177        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.510ns  (logic 0.116ns (22.745%)  route 0.394ns (77.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y175                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
    SLICE_X83Y175        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/Q
                         net (fo=2, routed)           0.394     0.510    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[1]
    SLICE_X84Y176        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X84Y176        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.447ns  (logic 0.114ns (25.503%)  route 0.333ns (74.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y175                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
    SLICE_X83Y175        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/Q
                         net (fo=2, routed)           0.333     0.447    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[4]
    SLICE_X84Y175        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X84Y175        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.435ns  (logic 0.118ns (27.126%)  route 0.317ns (72.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y175                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
    SLICE_X82Y175        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/Q
                         net (fo=2, routed)           0.317     0.435    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[0]
    SLICE_X82Y175        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X82Y175        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.399ns  (logic 0.114ns (28.571%)  route 0.285ns (71.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y175                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
    SLICE_X83Y175        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/Q
                         net (fo=2, routed)           0.285     0.399    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[2]
    SLICE_X84Y176        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X84Y176        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.163    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  2.764    





---------------------------------------------------------------------------------------------------
From Clock:  ten_gig_eth_pcs_pma_ch1_n_0
  To Clock:  mac_phy_ch0_txusrclk2_out

Setup :            0  Failing Endpoints,  Worst Slack        2.429ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.734ns  (logic 0.114ns (15.531%)  route 0.620ns (84.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
    SLICE_X83Y126        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/Q
                         net (fo=2, routed)           0.620     0.734    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[0]
    SLICE_X85Y124        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X85Y124        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.163    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.596ns  (logic 0.114ns (19.128%)  route 0.482ns (80.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
    SLICE_X83Y126        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/Q
                         net (fo=2, routed)           0.482     0.596    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[4]
    SLICE_X81Y125        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X81Y125        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.163    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.571ns  (logic 0.114ns (19.965%)  route 0.457ns (80.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
    SLICE_X83Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/Q
                         net (fo=2, routed)           0.457     0.571    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[2]
    SLICE_X81Y124        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X81Y124        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.163    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.567ns  (logic 0.118ns (20.811%)  route 0.449ns (79.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
    SLICE_X83Y126        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/Q
                         net (fo=2, routed)           0.449     0.567    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[3]
    SLICE_X82Y124        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X82Y124        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ten_gig_eth_pcs_pma_ch1_n_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mac_phy_ch0_txusrclk2_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mac_phy_ch0_txusrclk2_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.503ns  (logic 0.117ns (23.260%)  route 0.386ns (76.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126                                     0.000     0.000 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
    SLICE_X83Y126        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/Q
                         net (fo=2, routed)           0.386     0.503    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[1]
    SLICE_X83Y123        FDRE                                         r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X83Y123        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  2.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.439ns (20.562%)  route 1.696ns (79.438%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.781     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X64Y111        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 30.657    

Slack (MET) :             30.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.439ns (20.562%)  route 1.696ns (79.438%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.781     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X64Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X64Y111        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 30.657    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.439ns (20.591%)  route 1.693ns (79.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.778     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X65Y111        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.439ns (20.591%)  route 1.693ns (79.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.778     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X65Y111        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.439ns (20.591%)  route 1.693ns (79.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.778     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X65Y111        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.439ns (20.591%)  route 1.693ns (79.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.778     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X65Y111        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.439ns (20.591%)  route 1.693ns (79.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.778     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X65Y111        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.439ns (20.591%)  route 1.693ns (79.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.778     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X65Y111        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.439ns (20.591%)  route 1.693ns (79.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.778     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X65Y111        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.439ns (20.591%)  route 1.693ns (79.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 36.026 - 33.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.335ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.752     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.742     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.470     4.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X55Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.445     4.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y113        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.778     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.377    34.377    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.574    36.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.460    36.486    
                         clock uncertainty           -0.035    36.451    
    SLICE_X65Y111        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 30.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.048ns (21.719%)  route 0.173ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.742ns (routing 0.127ns, distribution 0.615ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.142ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.742     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.173     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X69Y103        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.892     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.373     1.683    
    SLICE_X69Y103        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.049ns (21.030%)  route 0.184ns (78.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.747ns (routing 0.127ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.142ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.747     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.184     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X69Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.900     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.373     1.691    
    SLICE_X69Y101        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.049ns (21.030%)  route 0.184ns (78.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.747ns (routing 0.127ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.142ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.747     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.184     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X69Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.900     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.373     1.691    
    SLICE_X69Y101        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      0.746ns (routing 0.127ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.142ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.746     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.173     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X67Y105        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.907     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X67Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.412     1.659    
    SLICE_X67Y105        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      0.746ns (routing 0.127ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.142ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.746     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.173     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X67Y105        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.907     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X67Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.412     1.659    
    SLICE_X67Y105        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      0.746ns (routing 0.127ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.142ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.746     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.173     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X67Y105        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.907     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X67Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.412     1.659    
    SLICE_X67Y105        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                      0.005     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      0.746ns (routing 0.127ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.142ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.746     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.173     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X67Y105        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.907     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X67Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.412     1.659    
    SLICE_X67Y105        FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                      0.005     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      0.746ns (routing 0.127ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.142ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.746     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.176     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X67Y105        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.909     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X67Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.412     1.661    
    SLICE_X67Y105        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      0.746ns (routing 0.127ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.142ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.746     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.176     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X67Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.909     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X67Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.412     1.661    
    SLICE_X67Y105        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.750     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y103        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.162     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X72Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.894     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.413     1.645    
    SLICE_X72Y102        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  refclk_p
  To Clock:  refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.114ns (8.131%)  route 1.288ns (91.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.133 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.886ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.288     4.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y110        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.195     9.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.366     9.499    
                         clock uncertainty           -0.035     9.463    
    SLICE_X69Y110        FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.082     9.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.114ns (10.035%)  route 1.022ns (89.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 9.138 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.886ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.022     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.200     9.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.366     9.504    
                         clock uncertainty           -0.035     9.468    
    SLICE_X69Y109        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     9.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.114ns (10.035%)  route 1.022ns (89.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 9.138 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.886ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.022     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X69Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.200     9.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.366     9.504    
                         clock uncertainty           -0.035     9.468    
    SLICE_X69Y109        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     9.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.114ns (10.526%)  route 0.969ns (89.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.137 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.886ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.969     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X68Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.199     9.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.366     9.503    
                         clock uncertainty           -0.035     9.467    
    SLICE_X68Y110        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.114ns (10.526%)  route 0.969ns (89.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.137 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.886ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.969     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X68Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.199     9.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.366     9.503    
                         clock uncertainty           -0.035     9.467    
    SLICE_X68Y110        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.114ns (10.734%)  route 0.948ns (89.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 9.131 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.193ns (routing 0.886ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.948     4.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.193     9.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.366     9.497    
                         clock uncertainty           -0.035     9.461    
    SLICE_X67Y109        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     9.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.114ns (10.734%)  route 0.948ns (89.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 9.131 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.193ns (routing 0.886ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.948     4.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.193     9.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.366     9.497    
                         clock uncertainty           -0.035     9.461    
    SLICE_X67Y109        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     9.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.114ns (10.734%)  route 0.948ns (89.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 9.131 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.193ns (routing 0.886ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.948     4.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.193     9.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.366     9.497    
                         clock uncertainty           -0.035     9.461    
    SLICE_X67Y109        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     9.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.114ns (10.795%)  route 0.942ns (89.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.130 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.192ns (routing 0.886ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.942     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.192     9.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.366     9.496    
                         clock uncertainty           -0.035     9.460    
    SLICE_X67Y109        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk_p rise@6.400ns - refclk_p rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.114ns (10.795%)  route 0.942ns (89.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.130 - 6.400 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.972ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.192ns (routing 0.886ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.457     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.942     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  refclk_p (IN)
                         net (fo=0)                   0.000     6.400    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       2.192     9.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.366     9.496    
                         clock uncertainty           -0.035     9.460    
    SLICE_X67Y109        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  5.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.581ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y106        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.170     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y106        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.370     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y106        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.253     1.536    
    SLICE_X70Y106        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.581ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y105        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.358     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.253     1.524    
    SLICE_X70Y105        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.581ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.358     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.253     1.524    
    SLICE_X70Y105        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.581ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.358     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.253     1.524    
    SLICE_X70Y105        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.581ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.358     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.253     1.524    
    SLICE_X70Y105        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.581ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.358     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.253     1.524    
    SLICE_X70Y105        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.581ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.358     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.253     1.524    
    SLICE_X70Y105        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.581ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.358     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.253     1.524    
    SLICE_X70Y105        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.581ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.358     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.253     1.524    
    SLICE_X70Y105        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_p rise@0.000ns - refclk_p rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.153ns (routing 0.515ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.581ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.153     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X70Y105        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  refclk_p (IN)
                         net (fo=0)                   0.000     0.000    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclkcopy
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i/O
    X2Y2 (CLOCK_ROOT)    net (fo=12704, routed)       1.361     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.253     1.527    
    SLICE_X70Y105        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  refclk_p
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.809ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.591ns  (logic 0.114ns (19.289%)  route 0.477ns (80.711%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X67Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.477     0.591    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[7]
    SLICE_X68Y129        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X68Y129        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][7]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.586ns  (logic 0.114ns (19.454%)  route 0.472ns (80.546%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.472     0.586    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X72Y127        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X72Y127        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.520ns  (logic 0.114ns (21.923%)  route 0.406ns (78.077%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y130                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X71Y130        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.406     0.520    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X71Y130        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X71Y130        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.510ns  (logic 0.114ns (22.353%)  route 0.396ns (77.647%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X73Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.396     0.510    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X72Y131        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X72Y131        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.507ns  (logic 0.114ns (22.485%)  route 0.393ns (77.515%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X67Y129        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.393     0.507    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[9]
    SLICE_X66Y129        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X66Y129        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][9]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.504ns  (logic 0.114ns (22.619%)  route 0.390ns (77.381%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X73Y125        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.390     0.504    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X73Y125        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X73Y125        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.495ns  (logic 0.114ns (23.030%)  route 0.381ns (76.970%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y127                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X70Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.381     0.495    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[2]
    SLICE_X69Y130        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y130        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][2]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.488ns  (logic 0.117ns (23.975%)  route 0.371ns (76.025%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X67Y129        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.371     0.488    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[8]
    SLICE_X67Y130        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X67Y130        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][8]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.487ns  (logic 0.117ns (24.025%)  route 0.370ns (75.975%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X67Y128        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.370     0.487    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/async_path[6]
    SLICE_X67Y128        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X67Y128        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_graysync_ff_reg[0][6]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.487ns  (logic 0.117ns (24.025%)  route 0.370ns (75.975%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126                                     0.000     0.000 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X73Y126        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.370     0.487    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X72Y126        FDRE                                         r  kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X72Y126        FDRE                         0.000     6.400    kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
                         output delay                -0.000     6.400    
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  5.913    





