{
  "module_name": "cn23xx_pf_regs.h",
  "hash_id": "462925d8409a40c3b4abe8860d47c0c6d11c7c86377a2cf312dae862ae9d0fbe",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/cavium/liquidio/cn23xx_pf_regs.h",
  "human_readable_source": " \n \n\n#ifndef __CN23XX_PF_REGS_H__\n#define __CN23XX_PF_REGS_H__\n\n#define     CN23XX_CONFIG_VENDOR_ID\t0x00\n#define     CN23XX_CONFIG_DEVICE_ID\t0x02\n\n#define     CN23XX_CONFIG_XPANSION_BAR             0x38\n\n#define     CN23XX_CONFIG_MSIX_CAP\t\t   0x50\n#define     CN23XX_CONFIG_MSIX_LMSI\t\t   0x54\n#define     CN23XX_CONFIG_MSIX_UMSI\t\t   0x58\n#define     CN23XX_CONFIG_MSIX_MSIMD\t\t   0x5C\n#define     CN23XX_CONFIG_MSIX_MSIMM\t\t   0x60\n#define     CN23XX_CONFIG_MSIX_MSIMP\t\t   0x64\n\n#define     CN23XX_CONFIG_PCIE_CAP                 0x70\n#define     CN23XX_CONFIG_PCIE_DEVCAP              0x74\n#define     CN23XX_CONFIG_PCIE_DEVCTL              0x78\n#define     CN23XX_CONFIG_PCIE_LINKCAP             0x7C\n#define     CN23XX_CONFIG_PCIE_LINKCTL             0x80\n#define     CN23XX_CONFIG_PCIE_SLOTCAP             0x84\n#define     CN23XX_CONFIG_PCIE_SLOTCTL             0x88\n#define     CN23XX_CONFIG_PCIE_DEVCTL2             0x98\n#define     CN23XX_CONFIG_PCIE_LINKCTL2            0xA0\n#define     CN23XX_CONFIG_PCIE_UNCORRECT_ERR_MASK  0x108\n#define     CN23XX_CONFIG_PCIE_CORRECT_ERR_STATUS  0x110\n#define     CN23XX_CONFIG_PCIE_DEVCTL_MASK         0x00040000\n\n#define     CN23XX_PCIE_SRIOV_FDL\t\t   0x188\n#define     CN23XX_PCIE_SRIOV_FDL_BIT_POS\t   0x10\n#define     CN23XX_PCIE_SRIOV_FDL_MASK\t\t   0xFF\n\n#define     CN23XX_CONFIG_PCIE_FLTMSK              0x720\n\n#define     CN23XX_CONFIG_SRIOV_VFDEVID            0x190\n\n#define     CN23XX_CONFIG_SRIOV_BAR_START\t   0x19C\n#define     CN23XX_CONFIG_SRIOV_BARX(i)\t\t\\\n\t\t(CN23XX_CONFIG_SRIOV_BAR_START + ((i) * 4))\n#define     CN23XX_CONFIG_SRIOV_BAR_PF\t\t   0x08\n#define     CN23XX_CONFIG_SRIOV_BAR_64BIT\t   0x04\n#define     CN23XX_CONFIG_SRIOV_BAR_IO\t\t   0x01\n\n \n\n#define    CN23XX_SLI_CTL_PORT_START               0x286E0\n#define    CN23XX_PORT_OFFSET                      0x10\n\n#define    CN23XX_SLI_CTL_PORT(p)                  \\\n\t\t(CN23XX_SLI_CTL_PORT_START + ((p) * CN23XX_PORT_OFFSET))\n\n \n#define    CN23XX_SLI_WINDOW_CTL                   0x282E0\n#define    CN23XX_SLI_SCRATCH1                     0x283C0\n#define    CN23XX_SLI_SCRATCH2                     0x283D0\n#define    CN23XX_SLI_WINDOW_CTL_DEFAULT           0x200000ULL\n\n \n#define    CN23XX_SLI_CTL_STATUS                   0x28570\n\n \n#define    CN23XX_SLI_PKT_IN_JABBER                0x29170\n \n#define    CN23XX_DEFAULT_INPUT_JABBER             0xEA60  \n\n#define    CN23XX_WIN_WR_ADDR_LO                   0x20000\n#define    CN23XX_WIN_WR_ADDR_HI                   0x20004\n#define    CN23XX_WIN_WR_ADDR64                    CN23XX_WIN_WR_ADDR_LO\n\n#define    CN23XX_WIN_RD_ADDR_LO                   0x20010\n#define    CN23XX_WIN_RD_ADDR_HI                   0x20014\n#define    CN23XX_WIN_RD_ADDR64                    CN23XX_WIN_RD_ADDR_LO\n\n#define    CN23XX_WIN_WR_DATA_LO                   0x20020\n#define    CN23XX_WIN_WR_DATA_HI                   0x20024\n#define    CN23XX_WIN_WR_DATA64                    CN23XX_WIN_WR_DATA_LO\n\n#define    CN23XX_WIN_RD_DATA_LO                   0x20040\n#define    CN23XX_WIN_RD_DATA_HI                   0x20044\n#define    CN23XX_WIN_RD_DATA64                    CN23XX_WIN_RD_DATA_LO\n\n#define    CN23XX_WIN_WR_MASK_LO                   0x20030\n#define    CN23XX_WIN_WR_MASK_HI                   0x20034\n#define    CN23XX_WIN_WR_MASK_REG                  CN23XX_WIN_WR_MASK_LO\n#define    CN23XX_SLI_MAC_CREDIT_CNT               0x23D70\n\n \n#define    CN23XX_SLI_PKT_MAC_RINFO_START64       0x29030\n\n \n#define    CN23XX_SLI_PKT_IOQ_RING_RST            0x291E0\n\n \n#define    CN23XX_IQ_OFFSET                       0x20000\n\n#define    CN23XX_MAC_RINFO_OFFSET                0x20\n#define    CN23XX_PF_RINFO_OFFSET                 0x10\n\n#define CN23XX_SLI_PKT_MAC_RINFO64(mac, pf)\t\t\\\n\t\t(CN23XX_SLI_PKT_MAC_RINFO_START64 +     \\\n\t\t ((mac) * CN23XX_MAC_RINFO_OFFSET) +\t\\\n\t\t ((pf) * CN23XX_PF_RINFO_OFFSET))\n\n \n#define    CN23XX_PKT_MAC_CTL_RINFO_TRS               BIT_ULL(16)\n \n#define    CN23XX_PKT_MAC_CTL_RINFO_SRN               (0x7F)\n\n \n#define    CN23XX_PKT_MAC_CTL_RINFO_TRS_BIT_POS     16\n \n#define    CN23XX_PKT_MAC_CTL_RINFO_SRN_BIT_POS     0\n \n#define    CN23XX_PKT_MAC_CTL_RINFO_RPVF_BIT_POS     32\n \n#define    CN23XX_PKT_MAC_CTL_RINFO_NVFS_BIT_POS     48\n\n \n\n \n#define    CN23XX_SLI_IQ_INSTR_COUNT_START64     0x10040\n\n \n#define    CN23XX_SLI_IQ_BASE_ADDR_START64       0x10010\n\n \n#define    CN23XX_SLI_IQ_DOORBELL_START          0x10020\n\n \n#define    CN23XX_SLI_IQ_SIZE_START              0x10030\n\n \n#define    CN23XX_SLI_IQ_PKT_CONTROL_START64    0x10000\n\n \n#define    CN23XX_SLI_IQ_PKT_CONTROL64(iq)          \\\n\t\t(CN23XX_SLI_IQ_PKT_CONTROL_START64 + ((iq) * CN23XX_IQ_OFFSET))\n\n#define    CN23XX_SLI_IQ_BASE_ADDR64(iq)          \\\n\t\t(CN23XX_SLI_IQ_BASE_ADDR_START64 + ((iq) * CN23XX_IQ_OFFSET))\n\n#define    CN23XX_SLI_IQ_SIZE(iq)                 \\\n\t\t(CN23XX_SLI_IQ_SIZE_START + ((iq) * CN23XX_IQ_OFFSET))\n\n#define    CN23XX_SLI_IQ_DOORBELL(iq)             \\\n\t\t(CN23XX_SLI_IQ_DOORBELL_START + ((iq) * CN23XX_IQ_OFFSET))\n\n#define    CN23XX_SLI_IQ_INSTR_COUNT64(iq)          \\\n\t\t(CN23XX_SLI_IQ_INSTR_COUNT_START64 + ((iq) * CN23XX_IQ_OFFSET))\n\n \n#define    CN23XX_PKT_INPUT_CTL_VF_NUM                  BIT_ULL(32)\n#define    CN23XX_PKT_INPUT_CTL_MAC_NUM                 BIT(29)\n \n#define    CN23XX_PKT_INPUT_CTL_RDSIZE                  (3 << 25)\n#define    CN23XX_PKT_INPUT_CTL_IS_64B                  BIT(24)\n#define    CN23XX_PKT_INPUT_CTL_RST                     BIT(23)\n#define    CN23XX_PKT_INPUT_CTL_QUIET                   BIT(28)\n#define    CN23XX_PKT_INPUT_CTL_RING_ENB                BIT(22)\n#define    CN23XX_PKT_INPUT_CTL_DATA_NS                 BIT(8)\n#define    CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP        BIT(6)\n#define    CN23XX_PKT_INPUT_CTL_DATA_RO                 BIT(5)\n#define    CN23XX_PKT_INPUT_CTL_USE_CSR                 BIT(4)\n#define    CN23XX_PKT_INPUT_CTL_GATHER_NS               BIT(3)\n#define    CN23XX_PKT_INPUT_CTL_GATHER_ES_64B_SWAP      (2)\n#define    CN23XX_PKT_INPUT_CTL_GATHER_RO               (1)\n\n \n#define    CN23XX_PKT_INPUT_CTL_RPVF_MASK               (0x3F)\n#define    CN23XX_PKT_INPUT_CTL_RPVF_POS                (48)\n \n#define    CN23XX_PKT_INPUT_CTL_PF_NUM_MASK             (0x7)\n#define    CN23XX_PKT_INPUT_CTL_PF_NUM_POS              (45)\n \n#define    CN23XX_PKT_INPUT_CTL_VF_NUM_MASK             (0x1FFF)\n#define    CN23XX_PKT_INPUT_CTL_VF_NUM_POS              (32)\n#define    CN23XX_PKT_INPUT_CTL_MAC_NUM_MASK            (0x3)\n#define    CN23XX_PKT_INPUT_CTL_MAC_NUM_POS             (29)\n#define    CN23XX_PKT_IN_DONE_WMARK_MASK                (0xFFFFULL)\n#define    CN23XX_PKT_IN_DONE_WMARK_BIT_POS             (32)\n#define    CN23XX_PKT_IN_DONE_CNT_MASK                  (0x00000000FFFFFFFFULL)\n\n#ifdef __LITTLE_ENDIAN_BITFIELD\n#define    CN23XX_PKT_INPUT_CTL_MASK\t\t\t\t\\\n\t\t(CN23XX_PKT_INPUT_CTL_RDSIZE\t\t|\t\\\n\t\t CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP\t|\t\\\n\t\t CN23XX_PKT_INPUT_CTL_USE_CSR)\n#else\n#define    CN23XX_PKT_INPUT_CTL_MASK\t\t\t\t\\\n\t\t(CN23XX_PKT_INPUT_CTL_RDSIZE\t\t|\t\\\n\t\t CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP\t|\t\\\n\t\t CN23XX_PKT_INPUT_CTL_USE_CSR\t\t|\t\\\n\t\t CN23XX_PKT_INPUT_CTL_GATHER_ES_64B_SWAP)\n#endif\n\n \n#define    CN23XX_IN_DONE_CNTS_PI_INT               BIT_ULL(62)\n#define    CN23XX_IN_DONE_CNTS_CINT_ENB             BIT_ULL(48)\n\n \n\n \n#define    CN23XX_SLI_OQ_PKT_CONTROL_START       0x10050\n\n \n#define    CN23XX_SLI_OQ0_BUFF_INFO_SIZE         0x10060\n\n \n#define    CN23XX_SLI_OQ_BASE_ADDR_START64       0x10070\n\n \n#define    CN23XX_SLI_OQ_PKT_CREDITS_START       0x10080\n\n \n#define    CN23XX_SLI_OQ_SIZE_START              0x10090\n\n \n#define    CN23XX_SLI_OQ_PKT_SENT_START          0x100B0\n\n \n#define    CN23XX_SLI_OQ_PKT_INT_LEVELS_START64   0x100A0\n\n \n#define    CN23XX_OQ_OFFSET                      0x20000\n\n \n#define    CN23XX_SLI_OQ_WMARK                   0x29180\n\n \n#define    CN23XX_SLI_GBL_CONTROL                0x29210\n\n \n#define    CN23XX_SLI_OUT_BP_EN_W1S              0x29260\n\n \n#define    CN23XX_SLI_OUT_BP_EN2_W1S             0x29270\n\n \n#define    CN23XX_SLI_OUT_BP_EN_W1C              0x29280\n\n \n#define    CN23XX_SLI_OUT_BP_EN2_W1C             0x29290\n\n \n\n#define    CN23XX_SLI_OQ_PKT_CONTROL(oq)          \\\n\t\t(CN23XX_SLI_OQ_PKT_CONTROL_START + ((oq) * CN23XX_OQ_OFFSET))\n\n#define    CN23XX_SLI_OQ_BASE_ADDR64(oq)          \\\n\t\t(CN23XX_SLI_OQ_BASE_ADDR_START64 + ((oq) * CN23XX_OQ_OFFSET))\n\n#define    CN23XX_SLI_OQ_SIZE(oq)                 \\\n\t\t(CN23XX_SLI_OQ_SIZE_START + ((oq) * CN23XX_OQ_OFFSET))\n\n#define    CN23XX_SLI_OQ_BUFF_INFO_SIZE(oq)                 \\\n\t\t(CN23XX_SLI_OQ0_BUFF_INFO_SIZE + ((oq) * CN23XX_OQ_OFFSET))\n\n#define    CN23XX_SLI_OQ_PKTS_SENT(oq)            \\\n\t\t(CN23XX_SLI_OQ_PKT_SENT_START + ((oq) * CN23XX_OQ_OFFSET))\n\n#define    CN23XX_SLI_OQ_PKTS_CREDIT(oq)          \\\n\t\t(CN23XX_SLI_OQ_PKT_CREDITS_START + ((oq) * CN23XX_OQ_OFFSET))\n\n#define    CN23XX_SLI_OQ_PKT_INT_LEVELS(oq)\t\t\\\n\t\t(CN23XX_SLI_OQ_PKT_INT_LEVELS_START64 +\t\\\n\t\t ((oq) * CN23XX_OQ_OFFSET))\n\n \n#define    CN23XX_SLI_OQ_PKT_INT_LEVELS_CNT(oq)\t\t\\\n\t\t(CN23XX_SLI_OQ_PKT_INT_LEVELS_START64 + \\\n\t\t ((oq) * CN23XX_OQ_OFFSET))\n\n#define    CN23XX_SLI_OQ_PKT_INT_LEVELS_TIME(oq)\t\\\n\t\t(CN23XX_SLI_OQ_PKT_INT_LEVELS_START64 +\t\\\n\t\t ((oq) * CN23XX_OQ_OFFSET) + 4)\n\n \n#define    CN23XX_PKT_OUTPUT_CTL_TENB                  BIT(13)\n#define    CN23XX_PKT_OUTPUT_CTL_CENB                  BIT(12)\n#define    CN23XX_PKT_OUTPUT_CTL_IPTR                  BIT(11)\n#define    CN23XX_PKT_OUTPUT_CTL_ES                    BIT(9)\n#define    CN23XX_PKT_OUTPUT_CTL_NSR                   BIT(8)\n#define    CN23XX_PKT_OUTPUT_CTL_ROR                   BIT(7)\n#define    CN23XX_PKT_OUTPUT_CTL_DPTR                  BIT(6)\n#define    CN23XX_PKT_OUTPUT_CTL_BMODE                 BIT(5)\n#define    CN23XX_PKT_OUTPUT_CTL_ES_P                  BIT(3)\n#define    CN23XX_PKT_OUTPUT_CTL_NSR_P                 BIT(2)\n#define    CN23XX_PKT_OUTPUT_CTL_ROR_P                 BIT(1)\n#define    CN23XX_PKT_OUTPUT_CTL_RING_ENB              BIT(0)\n\n \n#define    CN23XX_SLI_PKT_MBOX_INT_START             0x10210\n#define    CN23XX_SLI_PKT_PF_VF_MBOX_SIG_START       0x10200\n#define    CN23XX_SLI_MAC_PF_MBOX_INT_START          0x27380\n\n#define    CN23XX_SLI_MBOX_OFFSET\t\t     0x20000\n#define    CN23XX_SLI_MBOX_SIG_IDX_OFFSET\t     0x8\n\n#define    CN23XX_SLI_PKT_MBOX_INT(q)          \\\n\t\t(CN23XX_SLI_PKT_MBOX_INT_START + ((q) * CN23XX_SLI_MBOX_OFFSET))\n\n#define    CN23XX_SLI_PKT_PF_VF_MBOX_SIG(q, idx)\t\t\\\n\t\t(CN23XX_SLI_PKT_PF_VF_MBOX_SIG_START +\t\t\\\n\t\t ((q) * CN23XX_SLI_MBOX_OFFSET +\t\t\\\n\t\t  (idx) * CN23XX_SLI_MBOX_SIG_IDX_OFFSET))\n\n#define    CN23XX_SLI_MAC_PF_MBOX_INT(mac, pf)\t\t\\\n\t\t(CN23XX_SLI_MAC_PF_MBOX_INT_START +\t\\\n\t\t ((mac) * CN23XX_MAC_INT_OFFSET +\t\\\n\t\t  (pf) * CN23XX_PF_INT_OFFSET))\n\n \n\n \n#define    CN23XX_DMA_CNT_START                   0x28400\n\n \n \n#define    CN23XX_DMA_TIM_START                   0x28420\n\n \n#define    CN23XX_DMA_INT_LEVEL_START             0x283E0\n\n \n#define    CN23XX_DMA_OFFSET                      0x10\n\n \n#define    CN23XX_DMA_CNT(dq)                      \\\n\t\t(CN23XX_DMA_CNT_START + ((dq) * CN23XX_DMA_OFFSET))\n\n#define    CN23XX_DMA_INT_LEVEL(dq)                \\\n\t\t(CN23XX_DMA_INT_LEVEL_START + ((dq) * CN23XX_DMA_OFFSET))\n\n#define    CN23XX_DMA_PKT_INT_LEVEL(dq)            \\\n\t\t(CN23XX_DMA_INT_LEVEL_START + ((dq) * CN23XX_DMA_OFFSET))\n\n#define    CN23XX_DMA_TIME_INT_LEVEL(dq)           \\\n\t\t(CN23XX_DMA_INT_LEVEL_START + 4 + ((dq) * CN23XX_DMA_OFFSET))\n\n#define    CN23XX_DMA_TIM(dq)                     \\\n\t\t(CN23XX_DMA_TIM_START + ((dq) * CN23XX_DMA_OFFSET))\n\n \n\n#define\tCN23XX_MSIX_TABLE_ADDR_START\t\t0x0\n#define\tCN23XX_MSIX_TABLE_DATA_START\t\t0x8\n\n#define\tCN23XX_MSIX_TABLE_SIZE\t\t\t0x10\n#define\tCN23XX_MSIX_TABLE_ENTRIES\t\t0x41\n\n#define CN23XX_MSIX_ENTRY_VECTOR_CTL\tBIT_ULL(32)\n\n#define\tCN23XX_MSIX_TABLE_ADDR(idx)\t\t\\\n\t(CN23XX_MSIX_TABLE_ADDR_START + ((idx) * CN23XX_MSIX_TABLE_SIZE))\n\n#define\tCN23XX_MSIX_TABLE_DATA(idx)\t\t\\\n\t(CN23XX_MSIX_TABLE_DATA_START + ((idx) * CN23XX_MSIX_TABLE_SIZE))\n\n \n#define CN23XX_MAC_INT_OFFSET   0x20\n#define CN23XX_PF_INT_OFFSET    0x10\n\n \n#define    CN23XX_SLI_INT_SUM64            0x27000\n\n \n#define    CN23XX_SLI_INT_ENB64            0x27080\n\n#define    CN23XX_SLI_MAC_PF_INT_SUM64(mac, pf)\t\t\t\\\n\t\t(CN23XX_SLI_INT_SUM64 +\t\t\t\t\\\n\t\t ((mac) * CN23XX_MAC_INT_OFFSET) +\t\t\\\n\t\t ((pf) * CN23XX_PF_INT_OFFSET))\n\n#define    CN23XX_SLI_MAC_PF_INT_ENB64(mac, pf)\t\t\\\n\t\t(CN23XX_SLI_INT_ENB64 +\t\t\t\\\n\t\t ((mac) * CN23XX_MAC_INT_OFFSET) +\t\\\n\t\t ((pf) * CN23XX_PF_INT_OFFSET))\n\n \n#define    CN23XX_SLI_PKT_CNT_INT                0x29130\n\n \n#define    CN23XX_SLI_PKT_TIME_INT               0x29140\n\n \n\n#define    CN23XX_INTR_PO_INT\t\t\tBIT_ULL(63)\n#define    CN23XX_INTR_PI_INT\t\t\tBIT_ULL(62)\n#define    CN23XX_INTR_MBOX_INT\t\t\tBIT_ULL(61)\n#define    CN23XX_INTR_RESEND\t\t\tBIT_ULL(60)\n\n#define    CN23XX_INTR_CINT_ENB                 BIT_ULL(48)\n#define    CN23XX_INTR_MBOX_ENB                 BIT(0)\n\n#define    CN23XX_INTR_RML_TIMEOUT_ERR           (1)\n\n#define    CN23XX_INTR_MIO_INT                   BIT(1)\n\n#define    CN23XX_INTR_RESERVED1                 (3 << 2)\n\n#define    CN23XX_INTR_PKT_COUNT                 BIT(4)\n#define    CN23XX_INTR_PKT_TIME                  BIT(5)\n\n#define    CN23XX_INTR_RESERVED2                 (3 << 6)\n\n#define    CN23XX_INTR_M0UPB0_ERR                BIT(8)\n#define    CN23XX_INTR_M0UPWI_ERR                BIT(9)\n#define    CN23XX_INTR_M0UNB0_ERR                BIT(10)\n#define    CN23XX_INTR_M0UNWI_ERR                BIT(11)\n\n#define    CN23XX_INTR_RESERVED3                 (0xFFFFFULL << 12)\n\n#define    CN23XX_INTR_DMA0_FORCE                BIT_ULL(32)\n#define    CN23XX_INTR_DMA1_FORCE                BIT_ULL(33)\n\n#define    CN23XX_INTR_DMA0_COUNT                BIT_ULL(34)\n#define    CN23XX_INTR_DMA1_COUNT                BIT_ULL(35)\n\n#define    CN23XX_INTR_DMA0_TIME                 BIT_ULL(36)\n#define    CN23XX_INTR_DMA1_TIME                 BIT_ULL(37)\n\n#define    CN23XX_INTR_RESERVED4                 (0x7FFFFULL << 38)\n\n#define    CN23XX_INTR_VF_MBOX                   BIT_ULL(57)\n#define    CN23XX_INTR_DMAVF_ERR                 BIT_ULL(58)\n#define    CN23XX_INTR_DMAPF_ERR                 BIT_ULL(59)\n\n#define    CN23XX_INTR_PKTVF_ERR                 BIT_ULL(60)\n#define    CN23XX_INTR_PKTPF_ERR                 BIT_ULL(61)\n#define    CN23XX_INTR_PPVF_ERR                  BIT_ULL(62)\n#define    CN23XX_INTR_PPPF_ERR                  BIT_ULL(63)\n\n#define    CN23XX_INTR_DMA0_DATA                 (CN23XX_INTR_DMA0_TIME)\n#define    CN23XX_INTR_DMA1_DATA                 (CN23XX_INTR_DMA1_TIME)\n\n#define    CN23XX_INTR_DMA_DATA                  \\\n\t\t(CN23XX_INTR_DMA0_DATA | CN23XX_INTR_DMA1_DATA)\n\n \n#define    CN23XX_INTR_PKT_DATA                  (CN23XX_INTR_PKT_TIME)\n \n \n\n \n#define    CN23XX_INTR_PCIE_DATA                 \\\n\t\t(CN23XX_INTR_DMA_DATA | CN23XX_INTR_PKT_DAT)\n\n \n#define    CN23XX_INTR_ERR\t\t\t\\\n\t\t(CN23XX_INTR_M0UPB0_ERR\t|\t\\\n\t\t CN23XX_INTR_M0UPWI_ERR\t|\t\\\n\t\t CN23XX_INTR_M0UNB0_ERR\t|\t\\\n\t\t CN23XX_INTR_M0UNWI_ERR\t|\t\\\n\t\t CN23XX_INTR_DMAVF_ERR\t|\t\\\n\t\t CN23XX_INTR_DMAPF_ERR\t|\t\\\n\t\t CN23XX_INTR_PKTPF_ERR\t|\t\\\n\t\t CN23XX_INTR_PPPF_ERR\t|\t\\\n\t\t CN23XX_INTR_PPVF_ERR)\n\n \n#define    CN23XX_INTR_MASK\t\t\t\\\n\t\t(CN23XX_INTR_DMA_DATA\t|\t\\\n\t\t CN23XX_INTR_DMA0_FORCE\t|\t\\\n\t\t CN23XX_INTR_DMA1_FORCE\t|\t\\\n\t\t CN23XX_INTR_MIO_INT\t|\t\\\n\t\t CN23XX_INTR_ERR)\n\n \n#define    CN23XX_SLI_S2M_PORT_CTL_START         0x23D80\n#define    CN23XX_SLI_S2M_PORTX_CTL(port)\t\\\n\t\t(CN23XX_SLI_S2M_PORT_CTL_START + ((port) * 0x10))\n\n#define    CN23XX_SLI_MAC_NUMBER                 0x20050\n\n \n#define    CN23XX_PEM_BAR1_INDEX_START             0x00011800C0000100ULL\n#define    CN23XX_PEM_OFFSET                       24\n#define    CN23XX_BAR1_INDEX_OFFSET                3\n\n#define    CN23XX_PEM_BAR1_INDEX_REG(port, idx)\t\t\\\n\t\t(CN23XX_PEM_BAR1_INDEX_START + (((u64)port) << CN23XX_PEM_OFFSET) + \\\n\t\t ((idx) << CN23XX_BAR1_INDEX_OFFSET))\n\n \n\n \n#define    CN23XX_DPI_CTL                 0x0001df0000000040ULL\n\n \n#define    CN23XX_DPI_DMA_CONTROL         0x0001df0000000048ULL\n\n \n#define    CN23XX_DPI_REQ_GBL_ENB         0x0001df0000000050ULL\n\n \n#define    CN23XX_DPI_REQ_ERR_RSP         0x0001df0000000058ULL\n\n \n#define    CN23XX_DPI_REQ_ERR_RST         0x0001df0000000060ULL\n\n \n#define    CN23XX_DPI_DMA_ENG0_ENB        0x0001df0000000080ULL\n#define    CN23XX_DPI_DMA_ENG_ENB(eng) (CN23XX_DPI_DMA_ENG0_ENB + ((eng) * 8))\n\n \n#define    CN23XX_DPI_DMA_REQQ0_CTL       0x0001df0000000180ULL\n#define    CN23XX_DPI_DMA_REQQ_CTL(q_no)\t\\\n\t\t(CN23XX_DPI_DMA_REQQ0_CTL + ((q_no) * 8))\n\n \n#define    CN23XX_DPI_DMA_ENG0_BUF        0x0001df0000000880ULL\n#define    CN23XX_DPI_DMA_ENG_BUF(eng)   \\\n\t\t(CN23XX_DPI_DMA_ENG0_BUF + ((eng) * 8))\n\n \n#define    CN23XX_DPI_SLI_PRT_CFG_START   0x0001df0000000900ULL\n#define    CN23XX_DPI_SLI_PRTX_CFG(port)        \\\n\t\t(CN23XX_DPI_SLI_PRT_CFG_START + ((port) * 0x8))\n\n \n#define    CN23XX_DPI_DMA_COMMIT_MODE     BIT_ULL(58)\n#define    CN23XX_DPI_DMA_PKT_EN          BIT_ULL(56)\n#define    CN23XX_DPI_DMA_ENB             (0x0FULL << 48)\n \n#define    CN23XX_DPI_DMA_O_ADD1          BIT(19)\n \n#define    CN23XX_DPI_DMA_O_ES            BIT(15)\n#define    CN23XX_DPI_DMA_O_MODE          BIT(14)\n\n#define    CN23XX_DPI_DMA_CTL_MASK\t\t\t\\\n\t\t(CN23XX_DPI_DMA_COMMIT_MODE\t|\t\\\n\t\t CN23XX_DPI_DMA_PKT_EN\t\t|\t\\\n\t\t CN23XX_DPI_DMA_O_ES\t\t|\t\\\n\t\t CN23XX_DPI_DMA_O_MODE)\n\n \n\n#define    CN23XX_RST_BOOT            0x0001180006001600ULL\n#define    CN23XX_RST_SOFT_RST        0x0001180006001680ULL\n\n#define    CN23XX_LMC0_RESET_CTL               0x0001180088000180ULL\n#define    CN23XX_LMC0_RESET_CTL_DDR3RST_MASK  0x0000000000000001ULL\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}