# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 24 2015 16:35:34

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
		4.2::Critical Path Report for SimpleVGA|Clock12MHz
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. SimpleVGA|Clock12MHz:R)
		5.2::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
		5.3::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: SDATA1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: Pixel
			6.2.3::Path details for port: SCLK1
			6.2.4::Path details for port: SCLK2
			6.2.5::Path details for port: SDATA2
			6.2.6::Path details for port: VSync
			6.2.7::Path details for port: nCS1
			6.2.8::Path details for port: nCS2
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: SDATA1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: Pixel
			6.5.3::Path details for port: SCLK1
			6.5.4::Path details for port: SCLK2
			6.5.5::Path details for port: SDATA2
			6.5.6::Path details for port: VSync
			6.5.7::Path details for port: nCS1
			6.5.8::Path details for port: nCS2
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 28.45 MHz   | Target: 88.07 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                    | Target: 88.07 MHz  | 
Clock: SimpleVGA|Clock12MHz              | Frequency: 165.99 MHz  | Target: 21.03 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  11355.2          -23796      N/A              N/A         N/A              N/A         N/A              N/A         
SimpleVGA|Clock12MHz            Clock50MHz.PLL_inst/PLLOUTCORE  709.701          -1429       N/A              N/A         N/A              N/A         N/A              N/A         
SimpleVGA|Clock12MHz            SimpleVGA|Clock12MHz            47550            41525       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase   
---------  ----------  -----------  ----------------------  
SDATA1     Clock12MHz  808          SimpleVGA|Clock12MHz:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase             
---------  ----------  ------------  --------------------------------  
HSync      Clock12MHz  17746         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel      Clock12MHz  17634         Clock50MHz.PLL_inst/PLLOUTCORE:R  
SCLK1      Clock12MHz  10347         SimpleVGA|Clock12MHz:R            
SCLK1      Clock12MHz  8613          SimpleVGA|Clock12MHz:F            
SCLK2      Clock12MHz  10347         SimpleVGA|Clock12MHz:R            
SCLK2      Clock12MHz  8613          SimpleVGA|Clock12MHz:F            
SDATA2     Clock12MHz  8186          SimpleVGA|Clock12MHz:R            
VSync      Clock12MHz  17444         Clock50MHz.PLL_inst/PLLOUTCORE:R  
nCS1       Clock12MHz  8677          SimpleVGA|Clock12MHz:R            
nCS2       Clock12MHz  8677          SimpleVGA|Clock12MHz:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase   
---------  ----------  ----------  ----------------------  
SDATA1     Clock12MHz  245         SimpleVGA|Clock12MHz:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase             
---------  ----------  --------------------  --------------------------------  
HSync      Clock12MHz  17333                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel      Clock12MHz  17193                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
SCLK1      Clock12MHz  8613                  SimpleVGA|Clock12MHz:F            
SCLK1      Clock12MHz  8686                  SimpleVGA|Clock12MHz:R            
SCLK2      Clock12MHz  8613                  SimpleVGA|Clock12MHz:F            
SCLK2      Clock12MHz  8686                  SimpleVGA|Clock12MHz:R            
SDATA2     Clock12MHz  7739                  SimpleVGA|Clock12MHz:R            
VSync      Clock12MHz  17018                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
nCS1       Clock12MHz  8265                  SimpleVGA|Clock12MHz:R            
nCS2       Clock12MHz  8265                  SimpleVGA|Clock12MHz:R            


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 28.45 MHz | Target: 88.07 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_2_11_4/lcout
Path End         : PixelZ0_LC_4_3_2/in2
Capture Clock    : PixelZ0_LC_4_3_2/clk
Setup Constraint : 11355p
Path slack       : -23796p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)   11355
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                        11323
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    22307

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                        11323
+ Clock To Q                                                       540
+ Data Path Delay                                                34239
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    46103
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__3183/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3183/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3184/I                                                             GlobalMux                               0              1918  RISE       1
I__3184/O                                                             GlobalMux                             154              2073  RISE       1
I__3185/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__3185/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__3197/I                                                             LocalMux                                0              2522  RISE       1
I__3197/O                                                             LocalMux                              330              2851  RISE       1
I__3199/I                                                             InMux                                   0              2851  RISE       1
I__3199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                   LogicCell40_SEQ_MODE_0000             449              3560  RISE       1
I__1863/I                                                             Odrv12                                  0              3560  RISE       1
I__1863/O                                                             Odrv12                                491              4051  RISE       1
I__1864/I                                                             Span12Mux_s7_v                          0              4051  RISE       1
I__1864/O                                                             Span12Mux_s7_v                        281              4331  RISE       1
I__1865/I                                                             Sp12to4                                 0              4331  RISE       1
I__1865/O                                                             Sp12to4                               428              4759  RISE       1
I__1866/I                                                             IoSpan4Mux                              0              4759  RISE       1
I__1866/O                                                             IoSpan4Mux                            288              5046  RISE       1
I__1867/I                                                             LocalMux                                0              5046  RISE       1
I__1867/O                                                             LocalMux                              330              5376  RISE       1
I__1868/I                                                             IoInMux                                 0              5376  RISE       1
I__1868/O                                                             IoInMux                               259              5636  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5636  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              8259  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8259  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__552/I                                                              Odrv12                                  0              8259  RISE       1
I__552/O                                                              Odrv12                                491              8750  RISE       1
I__553/I                                                              Sp12to4                                 0              8750  RISE       1
I__553/O                                                              Sp12to4                               428              9177  RISE       1
I__554/I                                                              Span4Mux_h                              0              9177  RISE       1
I__554/O                                                              Span4Mux_h                            302              9479  RISE       1
I__555/I                                                              Span4Mux_s1_h                           0              9479  RISE       1
I__555/O                                                              Span4Mux_s1_h                         175              9654  RISE       1
I__556/I                                                              LocalMux                                0              9654  RISE       1
I__556/O                                                              LocalMux                              330              9984  RISE       1
I__557/I                                                              IoInMux                                 0              9984  RISE       1
I__557/O                                                              IoInMux                               259             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617             10861  RISE      24
I__2879/I                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2879/O                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2880/I                                                             GlobalMux                               0             10861  RISE       1
I__2880/O                                                             GlobalMux                             154             11015  RISE       1
I__2882/I                                                             ClkMux                                  0             11015  RISE       1
I__2882/O                                                             ClkMux                                309             11323  RISE       1
beamX_0_LC_2_11_4/clk                                                 LogicCell40_SEQ_MODE_1000               0             11323  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_2_11_4/lcout                                                             LogicCell40_SEQ_MODE_1000    540             11864  -23796  RISE      15
I__1035/I                                                                           LocalMux                       0             11864  -23796  RISE       1
I__1035/O                                                                           LocalMux                     330             12193  -23796  RISE       1
I__1040/I                                                                           InMux                          0             12193  -23796  RISE       1
I__1040/O                                                                           InMux                        259             12453  -23796  RISE       1
un5_visiblex_cry_0_c_LC_1_11_0/in1                                                  LogicCell40_SEQ_MODE_0000      0             12453  -23796  RISE       1
un5_visiblex_cry_0_c_LC_1_11_0/carryout                                             LogicCell40_SEQ_MODE_0000    259             12712  -23796  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_1_11_1/carryin                                      LogicCell40_SEQ_MODE_0000      0             12712  -23796  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_1_11_1/carryout                                     LogicCell40_SEQ_MODE_0000    126             12838  -23796  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_1_11_2/carryin                                      LogicCell40_SEQ_MODE_0000      0             12838  -23796  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_1_11_2/carryout                                     LogicCell40_SEQ_MODE_0000    126             12965  -23796  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_1_11_3/carryin                                      LogicCell40_SEQ_MODE_0000      0             12965  -23796  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_1_11_3/carryout                                     LogicCell40_SEQ_MODE_0000    126             13091  -23796  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_1_11_4/carryin                                      LogicCell40_SEQ_MODE_0000      0             13091  -23796  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_1_11_4/carryout                                     LogicCell40_SEQ_MODE_0000    126             13217  -23796  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_1_11_5/carryin                                      LogicCell40_SEQ_MODE_0000      0             13217  -23796  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_1_11_5/carryout                                     LogicCell40_SEQ_MODE_0000    126             13343  -23796  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_1_11_6/carryin                                      LogicCell40_SEQ_MODE_0000      0             13343  -23796  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_1_11_6/carryout                                     LogicCell40_SEQ_MODE_0000    126             13470  -23796  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_1_11_7/carryin                                      LogicCell40_SEQ_MODE_0000      0             13470  -23796  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_1_11_7/carryout                                     LogicCell40_SEQ_MODE_0000    126             13596  -23796  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                                                      ICE_CARRY_IN_MUX               0             13596  -23796  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                                                     ICE_CARRY_IN_MUX             196             13792  -23796  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_1_12_0/carryin                                      LogicCell40_SEQ_MODE_0000      0             13792  -23796  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_1_12_0/carryout                                     LogicCell40_SEQ_MODE_0000    126             13918  -23796  RISE       1
I__658/I                                                                            InMux                          0             13918  -23796  RISE       1
I__658/O                                                                            InMux                        259             14178  -23796  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_1_12_1/in3                                          LogicCell40_SEQ_MODE_0000      0             14178  -23796  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_1_12_1/lcout                                        LogicCell40_SEQ_MODE_0000    316             14494  -23796  RISE      11
I__1435/I                                                                           LocalMux                       0             14494  -23796  RISE       1
I__1435/O                                                                           LocalMux                     330             14823  -23796  RISE       1
I__1442/I                                                                           InMux                          0             14823  -23796  RISE       1
I__1442/O                                                                           InMux                        259             15083  -23796  RISE       1
un5_visiblex_cry_8_c_RNI1D62_1_LC_1_13_6/in0                                        LogicCell40_SEQ_MODE_0000      0             15083  -23796  RISE       1
un5_visiblex_cry_8_c_RNI1D62_1_LC_1_13_6/lcout                                      LogicCell40_SEQ_MODE_0000    449             15532  -23796  RISE       1
I__671/I                                                                            LocalMux                       0             15532  -23796  RISE       1
I__671/O                                                                            LocalMux                     330             15861  -23796  RISE       1
I__672/I                                                                            InMux                          0             15861  -23796  RISE       1
I__672/O                                                                            InMux                        259             16121  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_1_13_2/in1                 LogicCell40_SEQ_MODE_0000      0             16121  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_1_13_2/carryout            LogicCell40_SEQ_MODE_0000    259             16380  -23796  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_1_13_3/carryin           LogicCell40_SEQ_MODE_0000      0             16380  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_1_13_3/carryout          LogicCell40_SEQ_MODE_0000    126             16506  -23796  RISE       1
I__673/I                                                                            InMux                          0             16506  -23796  RISE       1
I__673/O                                                                            InMux                        259             16766  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_1_13_4/in3               LogicCell40_SEQ_MODE_0000      0             16766  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_0000    316             17082  -23796  RISE       2
I__952/I                                                                            LocalMux                       0             17082  -23796  RISE       1
I__952/O                                                                            LocalMux                     330             17411  -23796  RISE       1
I__953/I                                                                            InMux                          0             17411  -23796  RISE       1
I__953/O                                                                            InMux                        259             17671  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_2_12_7/in3                 LogicCell40_SEQ_MODE_0000      0             17671  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_2_12_7/lcout               LogicCell40_SEQ_MODE_0000    316             17986  -23796  RISE       3
I__948/I                                                                            LocalMux                       0             17986  -23796  RISE       1
I__948/O                                                                            LocalMux                     330             18316  -23796  RISE       1
I__949/I                                                                            InMux                          0             18316  -23796  RISE       1
I__949/O                                                                            InMux                        259             18575  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_2_12_6/in3               LogicCell40_SEQ_MODE_0000      0             18575  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_2_12_6/lcout             LogicCell40_SEQ_MODE_0000    316             18891  -23796  RISE       1
I__955/I                                                                            LocalMux                       0             18891  -23796  RISE       1
I__955/O                                                                            LocalMux                     330             19221  -23796  RISE       1
I__956/I                                                                            InMux                          0             19221  -23796  RISE       1
I__956/O                                                                            InMux                        259             19480  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_2_12_3/in1                LogicCell40_SEQ_MODE_0000      0             19480  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_2_12_3/carryout           LogicCell40_SEQ_MODE_0000    259             19740  -23796  RISE       1
I__960/I                                                                            InMux                          0             19740  -23796  RISE       1
I__960/O                                                                            InMux                        259             19999  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_2_12_4/in3                 LogicCell40_SEQ_MODE_0000      0             19999  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_2_12_4/lcout               LogicCell40_SEQ_MODE_0000    316             20315  -23796  RISE       3
I__1463/I                                                                           Odrv4                          0             20315  -23796  RISE       1
I__1463/O                                                                           Odrv4                        351             20665  -23796  RISE       1
I__1466/I                                                                           LocalMux                       0             20665  -23796  RISE       1
I__1466/O                                                                           LocalMux                     330             20995  -23796  RISE       1
I__1469/I                                                                           InMux                          0             20995  -23796  RISE       1
I__1469/O                                                                           InMux                        259             21255  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_0_LC_4_12_5/in3               LogicCell40_SEQ_MODE_0000      0             21255  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_0_LC_4_12_5/lcout             LogicCell40_SEQ_MODE_0000    316             21570  -23796  RISE       2
I__1460/I                                                                           LocalMux                       0             21570  -23796  RISE       1
I__1460/O                                                                           LocalMux                     330             21900  -23796  RISE       1
I__1461/I                                                                           InMux                          0             21900  -23796  RISE       1
I__1461/O                                                                           InMux                        259             22159  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNISONU_LC_4_11_1/in1                 LogicCell40_SEQ_MODE_0000      0             22159  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNISONU_LC_4_11_1/carryout            LogicCell40_SEQ_MODE_0000    259             22419  -23796  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIUPRG1_LC_4_11_2/carryin            LogicCell40_SEQ_MODE_0000      0             22419  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIUPRG1_LC_4_11_2/carryout           LogicCell40_SEQ_MODE_0000    126             22545  -23796  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_4_11_3/carryin            LogicCell40_SEQ_MODE_0000      0             22545  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_4_11_3/carryout           LogicCell40_SEQ_MODE_0000    126             22671  -23796  RISE       1
I__1280/I                                                                           InMux                          0             22671  -23796  RISE       1
I__1280/O                                                                           InMux                        259             22931  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_4_11_4/in3                LogicCell40_SEQ_MODE_0000      0             22931  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_4_11_4/lcout              LogicCell40_SEQ_MODE_0000    316             23246  -23796  RISE       2
I__1667/I                                                                           LocalMux                       0             23246  -23796  RISE       1
I__1667/O                                                                           LocalMux                     330             23576  -23796  RISE       1
I__1669/I                                                                           InMux                          0             23576  -23796  RISE       1
I__1669/O                                                                           InMux                        259             23835  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_4_11_3/in0                LogicCell40_SEQ_MODE_0000      0             23835  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_4_11_3/lcout              LogicCell40_SEQ_MODE_0000    449             24284  -23796  RISE       1
I__1648/I                                                                           LocalMux                       0             24284  -23796  RISE       1
I__1648/O                                                                           LocalMux                     330             24614  -23796  RISE       1
I__1649/I                                                                           InMux                          0             24614  -23796  RISE       1
I__1649/O                                                                           InMux                        259             24873  -23796  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_5_10_4/in1                LogicCell40_SEQ_MODE_0000      0             24873  -23796  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_5_10_4/lcout              LogicCell40_SEQ_MODE_0000    400             25273  -23796  RISE       3
I__1641/I                                                                           LocalMux                       0             25273  -23796  RISE       1
I__1641/O                                                                           LocalMux                     330             25603  -23796  RISE       1
I__1643/I                                                                           InMux                          0             25603  -23796  RISE       1
I__1643/O                                                                           InMux                        259             25862  -23796  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNITC8D6_LC_5_9_7/in3                 LogicCell40_SEQ_MODE_0000      0             25862  -23796  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNITC8D6_LC_5_9_7/lcout               LogicCell40_SEQ_MODE_0000    316             26178  -23796  RISE       1
I__1598/I                                                                           LocalMux                       0             26178  -23796  RISE       1
I__1598/O                                                                           LocalMux                     330             26508  -23796  RISE       1
I__1599/I                                                                           InMux                          0             26508  -23796  RISE       1
I__1599/O                                                                           InMux                        259             26767  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_5_9_3/in1                 LogicCell40_SEQ_MODE_0000      0             26767  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_5_9_3/carryout            LogicCell40_SEQ_MODE_0000    259             27027  -23796  RISE       1
I__1610/I                                                                           InMux                          0             27027  -23796  RISE       1
I__1610/O                                                                           InMux                        259             27286  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_LC_5_9_4/in3                 LogicCell40_SEQ_MODE_0000      0             27286  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_LC_5_9_4/lcout               LogicCell40_SEQ_MODE_0000    316             27602  -23796  RISE       3
I__1603/I                                                                           LocalMux                       0             27602  -23796  RISE       1
I__1603/O                                                                           LocalMux                     330             27931  -23796  RISE       1
I__1606/I                                                                           InMux                          0             27931  -23796  RISE       1
I__1606/O                                                                           InMux                        259             28191  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_0_LC_4_9_5/in3               LogicCell40_SEQ_MODE_0000      0             28191  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_0_LC_4_9_5/lcout             LogicCell40_SEQ_MODE_0000    316             28506  -23796  RISE       2
I__1258/I                                                                           Odrv4                          0             28506  -23796  RISE       1
I__1258/O                                                                           Odrv4                        351             28857  -23796  RISE       1
I__1259/I                                                                           LocalMux                       0             28857  -23796  RISE       1
I__1259/O                                                                           LocalMux                     330             29187  -23796  RISE       1
I__1260/I                                                                           InMux                          0             29187  -23796  RISE       1
I__1260/O                                                                           InMux                        259             29446  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNIO7TD7_LC_2_9_1/in1                 LogicCell40_SEQ_MODE_0000      0             29446  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNIO7TD7_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_0000    259             29706  -23796  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI5AOBB_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_0000      0             29706  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI5AOBB_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_0000    126             29832  -23796  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_0000      0             29832  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_0000    126             29958  -23796  RISE       1
I__789/I                                                                            InMux                          0             29958  -23796  RISE       1
I__789/O                                                                            InMux                        259             30218  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIMRTUG_LC_2_9_4/in3                 LogicCell40_SEQ_MODE_0000      0             30218  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIMRTUG_LC_2_9_4/lcout               LogicCell40_SEQ_MODE_0000    316             30533  -23796  RISE       2
I__785/I                                                                            LocalMux                       0             30533  -23796  RISE       1
I__785/O                                                                            LocalMux                     330             30863  -23796  RISE       1
I__787/I                                                                            InMux                          0             30863  -23796  RISE       1
I__787/O                                                                            InMux                        259             31122  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_2_9_3/in0                 LogicCell40_SEQ_MODE_0000      0             31122  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_2_9_3/lcout               LogicCell40_SEQ_MODE_0000    449             31571  -23796  RISE       1
I__791/I                                                                            LocalMux                       0             31571  -23796  RISE       1
I__791/O                                                                            LocalMux                     330             31901  -23796  RISE       1
I__792/I                                                                            InMux                          0             31901  -23796  RISE       1
I__792/O                                                                            InMux                        259             32160  -23796  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNITFFAU_LC_2_8_4/in1                 LogicCell40_SEQ_MODE_0000      0             32160  -23796  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNITFFAU_LC_2_8_4/lcout               LogicCell40_SEQ_MODE_0000    400             32560  -23796  RISE       3
I__756/I                                                                            Odrv4                          0             32560  -23796  RISE       1
I__756/O                                                                            Odrv4                        351             32911  -23796  RISE       1
I__758/I                                                                            LocalMux                       0             32911  -23796  RISE       1
I__758/O                                                                            LocalMux                     330             33241  -23796  RISE       1
I__760/I                                                                            InMux                          0             33241  -23796  RISE       1
I__760/O                                                                            InMux                        259             33500  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_2_6_3/in3                      LogicCell40_SEQ_MODE_0000      0             33500  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_2_6_3/lcout                    LogicCell40_SEQ_MODE_0000    316             33816  -23796  RISE       2
I__730/I                                                                            LocalMux                       0             33816  -23796  RISE       1
I__730/O                                                                            LocalMux                     330             34145  -23796  RISE       1
I__731/I                                                                            InMux                          0             34145  -23796  RISE       1
I__731/O                                                                            InMux                        259             34405  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_2_6_1/in1                  LogicCell40_SEQ_MODE_0000      0             34405  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_2_6_1/carryout             LogicCell40_SEQ_MODE_0000    259             34664  -23796  RISE       2
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIHM9PF1_LC_2_6_2/carryin            LogicCell40_SEQ_MODE_0000      0             34664  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIHM9PF1_LC_2_6_2/carryout           LogicCell40_SEQ_MODE_0000    126             34791  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_2_6_3/carryin                  LogicCell40_SEQ_MODE_0000      0             34791  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_2_6_3/carryout                 LogicCell40_SEQ_MODE_0000    126             34917  -23796  RISE       1
I__729/I                                                                            InMux                          0             34917  -23796  RISE       1
I__729/O                                                                            InMux                        259             35176  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNI5E63R1_LC_2_6_4/in3                LogicCell40_SEQ_MODE_0000      0             35176  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNI5E63R1_LC_2_6_4/lcout              LogicCell40_SEQ_MODE_0000    316             35492  -23796  RISE       6
I__719/I                                                                            LocalMux                       0             35492  -23796  RISE       1
I__719/O                                                                            LocalMux                     330             35821  -23796  RISE       1
I__722/I                                                                            InMux                          0             35821  -23796  RISE       1
I__722/O                                                                            InMux                        259             36081  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNO_LC_2_5_6/in3             LogicCell40_SEQ_MODE_0000      0             36081  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNO_LC_2_5_6/lcout           LogicCell40_SEQ_MODE_0000    316             36397  -23796  RISE       1
I__751/I                                                                            LocalMux                       0             36397  -23796  RISE       1
I__751/O                                                                            LocalMux                     330             36726  -23796  RISE       1
I__752/I                                                                            InMux                          0             36726  -23796  RISE       1
I__752/O                                                                            InMux                        259             36986  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0             36986  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259             37245  -23796  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI1VADB3_LC_1_5_1/carryin   LogicCell40_SEQ_MODE_0000      0             37245  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI1VADB3_LC_1_5_1/carryout  LogicCell40_SEQ_MODE_0000    126             37371  -23796  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_2_c_RNI21CDB3_LC_1_5_2/carryin   LogicCell40_SEQ_MODE_0000      0             37371  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_2_c_RNI21CDB3_LC_1_5_2/carryout  LogicCell40_SEQ_MODE_0000    126             37498  -23796  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0             37498  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126             37624  -23796  RISE       1
I__585/I                                                                            InMux                          0             37624  -23796  RISE       1
I__585/O                                                                            InMux                        259             37883  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_1_5_4/in3       LogicCell40_SEQ_MODE_0000      0             37883  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_1_5_4/lcout     LogicCell40_SEQ_MODE_0000    316             38199  -23796  RISE       2
I__581/I                                                                            LocalMux                       0             38199  -23796  RISE       1
I__581/O                                                                            LocalMux                     330             38529  -23796  RISE       1
I__582/I                                                                            InMux                          0             38529  -23796  RISE       1
I__582/O                                                                            InMux                        259             38788  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_1_4_6/in3         LogicCell40_SEQ_MODE_0000      0             38788  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_1_4_6/lcout       LogicCell40_SEQ_MODE_0000    316             39104  -23796  RISE       3
I__561/I                                                                            LocalMux                       0             39104  -23796  RISE       1
I__561/O                                                                            LocalMux                     330             39433  -23796  RISE       1
I__562/I                                                                            InMux                          0             39433  -23796  RISE       1
I__562/O                                                                            InMux                        259             39693  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_1_4_3/in3             LogicCell40_SEQ_MODE_0000      0             39693  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_1_4_3/lcout           LogicCell40_SEQ_MODE_0000    316             40009  -23796  RISE       1
I__568/I                                                                            LocalMux                       0             40009  -23796  RISE       1
I__568/O                                                                            LocalMux                     330             40338  -23796  RISE       1
I__569/I                                                                            InMux                          0             40338  -23796  RISE       1
I__569/O                                                                            InMux                        259             40598  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_1_4_3/in1             LogicCell40_SEQ_MODE_0000      0             40598  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_1_4_3/carryout        LogicCell40_SEQ_MODE_0000    259             40857  -23796  RISE       1
I__567/I                                                                            InMux                          0             40857  -23796  RISE       1
I__567/O                                                                            InMux                        259             41117  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNIFTKPB3_LC_1_4_4/in3       LogicCell40_SEQ_MODE_0000      0             41117  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNIFTKPB3_LC_1_4_4/lcout     LogicCell40_SEQ_MODE_0000    316             41432  -23796  RISE      12
I__978/I                                                                            Odrv4                          0             41432  -23796  RISE       1
I__978/O                                                                            Odrv4                        351             41783  -23796  RISE       1
I__984/I                                                                            Span4Mux_h                     0             41783  -23796  RISE       1
I__984/O                                                                            Span4Mux_h                   302             42085  -23796  RISE       1
I__995/I                                                                            LocalMux                       0             42085  -23796  RISE       1
I__995/O                                                                            LocalMux                     330             42414  -23796  RISE       1
I__998/I                                                                            InMux                          0             42414  -23796  RISE       1
I__998/O                                                                            InMux                        259             42674  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIAQ1S27_LC_4_2_0/in3       LogicCell40_SEQ_MODE_0000      0             42674  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIAQ1S27_LC_4_2_0/lcout     LogicCell40_SEQ_MODE_0000    316             42989  -23796  RISE       1
I__970/I                                                                            LocalMux                       0             42989  -23796  RISE       1
I__970/O                                                                            LocalMux                     330             43319  -23796  RISE       1
I__971/I                                                                            InMux                          0             43319  -23796  RISE       1
I__971/O                                                                            InMux                        259             43578  -23796  RISE       1
Pixel_RNO_60_LC_4_2_5/in0                                                           LogicCell40_SEQ_MODE_0000      0             43578  -23796  RISE       1
Pixel_RNO_60_LC_4_2_5/ltout                                                         LogicCell40_SEQ_MODE_0000    386             43964  -23796  FALL       1
I__968/I                                                                            CascadeMux                     0             43964  -23796  FALL       1
I__968/O                                                                            CascadeMux                     0             43964  -23796  FALL       1
Pixel_RNO_35_LC_4_2_6/in2                                                           LogicCell40_SEQ_MODE_0000      0             43964  -23796  FALL       1
Pixel_RNO_35_LC_4_2_6/lcout                                                         LogicCell40_SEQ_MODE_0000    379             44343  -23796  RISE       1
I__1080/I                                                                           LocalMux                       0             44343  -23796  RISE       1
I__1080/O                                                                           LocalMux                     330             44672  -23796  RISE       1
I__1081/I                                                                           InMux                          0             44672  -23796  RISE       1
I__1081/O                                                                           InMux                        259             44932  -23796  RISE       1
Pixel_RNO_12_LC_4_3_4/in3                                                           LogicCell40_SEQ_MODE_0000      0             44932  -23796  RISE       1
Pixel_RNO_12_LC_4_3_4/lcout                                                         LogicCell40_SEQ_MODE_0000    316             45248  -23796  RISE       1
I__1078/I                                                                           LocalMux                       0             45248  -23796  RISE       1
I__1078/O                                                                           LocalMux                     330             45577  -23796  RISE       1
I__1079/I                                                                           InMux                          0             45577  -23796  RISE       1
I__1079/O                                                                           InMux                        259             45837  -23796  RISE       1
Pixel_RNO_3_LC_4_3_1/in3                                                            LogicCell40_SEQ_MODE_0000      0             45837  -23796  RISE       1
Pixel_RNO_3_LC_4_3_1/ltout                                                          LogicCell40_SEQ_MODE_0000    267             46103  -23796  RISE       1
I__1096/I                                                                           CascadeMux                     0             46103  -23796  RISE       1
I__1096/O                                                                           CascadeMux                     0             46103  -23796  RISE       1
PixelZ0_LC_4_3_2/in2                                                                LogicCell40_SEQ_MODE_1000      0             46103  -23796  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__3183/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3183/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3184/I                                                             GlobalMux                               0              1918  RISE       1
I__3184/O                                                             GlobalMux                             154              2073  RISE       1
I__3185/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__3185/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__3197/I                                                             LocalMux                                0              2522  RISE       1
I__3197/O                                                             LocalMux                              330              2851  RISE       1
I__3199/I                                                             InMux                                   0              2851  RISE       1
I__3199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                   LogicCell40_SEQ_MODE_0000             449              3560  RISE       1
I__1863/I                                                             Odrv12                                  0              3560  RISE       1
I__1863/O                                                             Odrv12                                491              4051  RISE       1
I__1864/I                                                             Span12Mux_s7_v                          0              4051  RISE       1
I__1864/O                                                             Span12Mux_s7_v                        281              4331  RISE       1
I__1865/I                                                             Sp12to4                                 0              4331  RISE       1
I__1865/O                                                             Sp12to4                               428              4759  RISE       1
I__1866/I                                                             IoSpan4Mux                              0              4759  RISE       1
I__1866/O                                                             IoSpan4Mux                            288              5046  RISE       1
I__1867/I                                                             LocalMux                                0              5046  RISE       1
I__1867/O                                                             LocalMux                              330              5376  RISE       1
I__1868/I                                                             IoInMux                                 0              5376  RISE       1
I__1868/O                                                             IoInMux                               259              5636  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5636  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              8259  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8259  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__552/I                                                              Odrv12                                  0              8259  RISE       1
I__552/O                                                              Odrv12                                491              8750  RISE       1
I__553/I                                                              Sp12to4                                 0              8750  RISE       1
I__553/O                                                              Sp12to4                               428              9177  RISE       1
I__554/I                                                              Span4Mux_h                              0              9177  RISE       1
I__554/O                                                              Span4Mux_h                            302              9479  RISE       1
I__555/I                                                              Span4Mux_s1_h                           0              9479  RISE       1
I__555/O                                                              Span4Mux_s1_h                         175              9654  RISE       1
I__556/I                                                              LocalMux                                0              9654  RISE       1
I__556/O                                                              LocalMux                              330              9984  RISE       1
I__557/I                                                              IoInMux                                 0              9984  RISE       1
I__557/O                                                              IoInMux                               259             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617             10861  RISE      24
I__2879/I                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2879/O                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2880/I                                                             GlobalMux                               0             10861  RISE       1
I__2880/O                                                             GlobalMux                             154             11015  RISE       1
I__2886/I                                                             ClkMux                                  0             11015  RISE       1
I__2886/O                                                             ClkMux                                309             11323  RISE       1
PixelZ0_LC_4_3_2/clk                                                  LogicCell40_SEQ_MODE_1000               0             11323  RISE       1


===================================================================== 
4.2::Critical Path Report for SimpleVGA|Clock12MHz
**************************************************
Clock: SimpleVGA|Clock12MHz
Frequency: 165.99 MHz | Target: 21.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_8_13_3/lcout
Path End         : content_content_ram8__e_0_0_LC_8_11_2/ce
Capture Clock    : content_content_ram8__e_0_0_LC_8_11_2/clk
Setup Constraint : 47550p
Path slack       : 41525p

Capture Clock Arrival Time (SimpleVGA|Clock12MHz:R#2)   47550
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2381
- Setup Time                                                0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          49931

Launch Clock Arrival Time (SimpleVGA|Clock12MHz:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      5485
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          8406
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__3183/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__3183/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__3184/I                                                GlobalMux                      0              1918  RISE       1
I__3184/O                                                GlobalMux                    154              2073  RISE       1
I__3192/I                                                ClkMux                         0              2073  RISE       1
I__3192/O                                                ClkMux                       309              2381  RISE       1
counter_1_LC_8_13_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_8_13_3/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  41525  RISE      12
I__3101/I                                        LocalMux                       0              2921  41525  RISE       1
I__3101/O                                        LocalMux                     330              3251  41525  RISE       1
I__3108/I                                        InMux                          0              3251  41525  RISE       1
I__3108/O                                        InMux                        259              3510  41525  RISE       1
counter_RNIRAS9_2_LC_9_13_0/in0                  LogicCell40_SEQ_MODE_0000      0              3510  41525  RISE       1
counter_RNIRAS9_2_LC_9_13_0/lcout                LogicCell40_SEQ_MODE_0000    449              3959  41525  RISE       4
I__3131/I                                        LocalMux                       0              3959  41525  RISE       1
I__3131/O                                        LocalMux                     330              4289  41525  RISE       1
I__3135/I                                        InMux                          0              4289  41525  RISE       1
I__3135/O                                        InMux                        259              4548  41525  RISE       1
counter_RNI9UU01_5_LC_9_13_5/in1                 LogicCell40_SEQ_MODE_0000      0              4548  41525  RISE       1
counter_RNI9UU01_5_LC_9_13_5/lcout               LogicCell40_SEQ_MODE_0000    400              4948  41525  RISE       3
I__3206/I                                        LocalMux                       0              4948  41525  RISE       1
I__3206/O                                        LocalMux                     330              5278  41525  RISE       1
I__3209/I                                        InMux                          0              5278  41525  RISE       1
I__3209/O                                        InMux                        259              5537  41525  RISE       1
counter_RNIVRML1_0_2_LC_9_12_2/in3               LogicCell40_SEQ_MODE_0000      0              5537  41525  RISE       1
counter_RNIVRML1_0_2_LC_9_12_2/lcout             LogicCell40_SEQ_MODE_0000    316              5853  41525  RISE       6
I__2991/I                                        LocalMux                       0              5853  41525  RISE       1
I__2991/O                                        LocalMux                     330              6183  41525  RISE       1
I__2994/I                                        InMux                          0              6183  41525  RISE       1
I__2994/O                                        InMux                        259              6442  41525  RISE       1
I__3000/I                                        CascadeMux                     0              6442  41525  RISE       1
I__3000/O                                        CascadeMux                     0              6442  41525  RISE       1
content_content_ram8__e_0_RNO_0_LC_8_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6442  41525  RISE       1
content_content_ram8__e_0_RNO_0_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              6821  41525  RISE       1
I__2238/I                                        Odrv4                          0              6821  41525  RISE       1
I__2238/O                                        Odrv4                        351              7172  41525  RISE       1
I__2239/I                                        Span4Mux_h                     0              7172  41525  RISE       1
I__2239/O                                        Span4Mux_h                   302              7473  41525  RISE       1
I__2240/I                                        LocalMux                       0              7473  41525  RISE       1
I__2240/O                                        LocalMux                     330              7803  41525  RISE       1
I__2241/I                                        CEMux                          0              7803  41525  RISE       1
I__2241/O                                        CEMux                        603              8406  41525  RISE       1
content_content_ram8__e_0_0_LC_8_11_2/ce         LogicCell40_SEQ_MODE_1000      0              8406  41525  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__3183/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__3183/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__3184/I                                                GlobalMux                      0              1918  RISE       1
I__3184/O                                                GlobalMux                    154              2073  RISE       1
I__3188/I                                                ClkMux                         0              2073  RISE       1
I__3188/O                                                ClkMux                       309              2381  RISE       1
content_content_ram8__e_0_0_LC_8_11_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. SimpleVGA|Clock12MHz:R)
*********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_8_13_3/lcout
Path End         : content_content_ram8__e_0_0_LC_8_11_2/ce
Capture Clock    : content_content_ram8__e_0_0_LC_8_11_2/clk
Setup Constraint : 47550p
Path slack       : 41525p

Capture Clock Arrival Time (SimpleVGA|Clock12MHz:R#2)   47550
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2381
- Setup Time                                                0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          49931

Launch Clock Arrival Time (SimpleVGA|Clock12MHz:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              2381
+ Clock To Q                                            540
+ Data Path Delay                                      5485
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          8406
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__3183/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__3183/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__3184/I                                                GlobalMux                      0              1918  RISE       1
I__3184/O                                                GlobalMux                    154              2073  RISE       1
I__3192/I                                                ClkMux                         0              2073  RISE       1
I__3192/O                                                ClkMux                       309              2381  RISE       1
counter_1_LC_8_13_3/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_8_13_3/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  41525  RISE      12
I__3101/I                                        LocalMux                       0              2921  41525  RISE       1
I__3101/O                                        LocalMux                     330              3251  41525  RISE       1
I__3108/I                                        InMux                          0              3251  41525  RISE       1
I__3108/O                                        InMux                        259              3510  41525  RISE       1
counter_RNIRAS9_2_LC_9_13_0/in0                  LogicCell40_SEQ_MODE_0000      0              3510  41525  RISE       1
counter_RNIRAS9_2_LC_9_13_0/lcout                LogicCell40_SEQ_MODE_0000    449              3959  41525  RISE       4
I__3131/I                                        LocalMux                       0              3959  41525  RISE       1
I__3131/O                                        LocalMux                     330              4289  41525  RISE       1
I__3135/I                                        InMux                          0              4289  41525  RISE       1
I__3135/O                                        InMux                        259              4548  41525  RISE       1
counter_RNI9UU01_5_LC_9_13_5/in1                 LogicCell40_SEQ_MODE_0000      0              4548  41525  RISE       1
counter_RNI9UU01_5_LC_9_13_5/lcout               LogicCell40_SEQ_MODE_0000    400              4948  41525  RISE       3
I__3206/I                                        LocalMux                       0              4948  41525  RISE       1
I__3206/O                                        LocalMux                     330              5278  41525  RISE       1
I__3209/I                                        InMux                          0              5278  41525  RISE       1
I__3209/O                                        InMux                        259              5537  41525  RISE       1
counter_RNIVRML1_0_2_LC_9_12_2/in3               LogicCell40_SEQ_MODE_0000      0              5537  41525  RISE       1
counter_RNIVRML1_0_2_LC_9_12_2/lcout             LogicCell40_SEQ_MODE_0000    316              5853  41525  RISE       6
I__2991/I                                        LocalMux                       0              5853  41525  RISE       1
I__2991/O                                        LocalMux                     330              6183  41525  RISE       1
I__2994/I                                        InMux                          0              6183  41525  RISE       1
I__2994/O                                        InMux                        259              6442  41525  RISE       1
I__3000/I                                        CascadeMux                     0              6442  41525  RISE       1
I__3000/O                                        CascadeMux                     0              6442  41525  RISE       1
content_content_ram8__e_0_RNO_0_LC_8_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6442  41525  RISE       1
content_content_ram8__e_0_RNO_0_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              6821  41525  RISE       1
I__2238/I                                        Odrv4                          0              6821  41525  RISE       1
I__2238/O                                        Odrv4                        351              7172  41525  RISE       1
I__2239/I                                        Span4Mux_h                     0              7172  41525  RISE       1
I__2239/O                                        Span4Mux_h                   302              7473  41525  RISE       1
I__2240/I                                        LocalMux                       0              7473  41525  RISE       1
I__2240/O                                        LocalMux                     330              7803  41525  RISE       1
I__2241/I                                        CEMux                          0              7803  41525  RISE       1
I__2241/O                                        CEMux                        603              8406  41525  RISE       1
content_content_ram8__e_0_0_LC_8_11_2/ce         LogicCell40_SEQ_MODE_1000      0              8406  41525  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__3183/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__3183/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__3184/I                                                GlobalMux                      0              1918  RISE       1
I__3184/O                                                GlobalMux                    154              2073  RISE       1
I__3188/I                                                ClkMux                         0              2073  RISE       1
I__3188/O                                                ClkMux                       309              2381  RISE       1
content_content_ram8__e_0_0_LC_8_11_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


5.2::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*******************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : content_content_ram1__0_LC_9_12_6/lcout
Path End         : PixelZ0_LC_4_3_2/in3
Capture Clock    : PixelZ0_LC_4_3_2/clk
Setup Constraint : 710p
Path slack       : -1429p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#22)   238460
+ Master Clock Source Latency                                           0
+ Capture Clock Path Delay                                          11323
- Setup Time                                                         -274
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     249510

Launch Clock Arrival Time (SimpleVGA|Clock12MHz:R#6)   237750
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2381
+ Clock To Q                                              540
+ Data Path Delay                                       10268
----------------------------------------------------   ------ 
End-of-path arrival time (ps)                          250939
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__3183/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__3183/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__3184/I                                                GlobalMux                      0              1918  RISE       1
I__3184/O                                                GlobalMux                    154              2073  RISE       1
I__3193/I                                                ClkMux                         0              2073  RISE       1
I__3193/O                                                ClkMux                       309              2381  RISE       1
content_content_ram1__0_LC_9_12_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
content_content_ram1__0_LC_9_12_6/lcout                LogicCell40_SEQ_MODE_1000    540              2921  -1429  RISE       3
I__2982/I                                              Odrv4                          0              2921  -1429  RISE       1
I__2982/O                                              Odrv4                        351              3272  -1429  RISE       1
I__2984/I                                              Span4Mux_h                     0              3272  -1429  RISE       1
I__2984/O                                              Span4Mux_h                   302              3574  -1429  RISE       1
I__2986/I                                              LocalMux                       0              3574  -1429  RISE       1
I__2986/O                                              LocalMux                     330              3903  -1429  RISE       1
I__2987/I                                              InMux                          0              3903  -1429  RISE       1
I__2987/O                                              InMux                        259              4163  -1429  RISE       1
I__2989/I                                              CascadeMux                     0              4163  -1429  RISE       1
I__2989/O                                              CascadeMux                     0              4163  -1429  RISE       1
content_content_ram9__e_0_RNIFBHPN1_0_LC_7_11_1/in2    LogicCell40_SEQ_MODE_0000      0              4163  -1429  RISE       1
content_content_ram9__e_0_RNIFBHPN1_0_LC_7_11_1/lcout  LogicCell40_SEQ_MODE_0000    379              4541  -1429  RISE       1
I__2100/I                                              LocalMux                       0              4541  -1429  RISE       1
I__2100/O                                              LocalMux                     330              4871  -1429  RISE       1
I__2101/I                                              InMux                          0              4871  -1429  RISE       1
I__2101/O                                              InMux                        259              5131  -1429  RISE       1
content_content_ram5__RNIEM2QF3_0_LC_7_11_3/in3        LogicCell40_SEQ_MODE_0000      0              5131  -1429  RISE       1
content_content_ram5__RNIEM2QF3_0_LC_7_11_3/lcout      LogicCell40_SEQ_MODE_0000    316              5446  -1429  RISE       1
I__2097/I                                              LocalMux                       0              5446  -1429  RISE       1
I__2097/O                                              LocalMux                     330              5776  -1429  RISE       1
I__2098/I                                              InMux                          0              5776  -1429  RISE       1
I__2098/O                                              InMux                        259              6035  -1429  RISE       1
I__2099/I                                              CascadeMux                     0              6035  -1429  RISE       1
I__2099/O                                              CascadeMux                     0              6035  -1429  RISE       1
content_content_ram5__RNIKAVJ9F_0_LC_6_10_7/in2        LogicCell40_SEQ_MODE_0000      0              6035  -1429  RISE       1
content_content_ram5__RNIKAVJ9F_0_LC_6_10_7/lcout      LogicCell40_SEQ_MODE_0000    379              6414  -1429  RISE       2
I__1883/I                                              Odrv4                          0              6414  -1429  RISE       1
I__1883/O                                              Odrv4                        351              6765  -1429  RISE       1
I__1884/I                                              Span4Mux_h                     0              6765  -1429  RISE       1
I__1884/O                                              Span4Mux_h                   302              7066  -1429  RISE       1
I__1885/I                                              LocalMux                       0              7066  -1429  RISE       1
I__1885/O                                              LocalMux                     330              7396  -1429  RISE       1
I__1886/I                                              InMux                          0              7396  -1429  RISE       1
I__1886/O                                              InMux                        259              7655  -1429  RISE       1
content_content_ram0__RNIAENOV03_0_LC_5_7_3/in3        LogicCell40_SEQ_MODE_0000      0              7655  -1429  RISE       1
content_content_ram0__RNIAENOV03_0_LC_5_7_3/lcout      LogicCell40_SEQ_MODE_0000    316              7971  -1429  RISE      14
I__1556/I                                              LocalMux                       0              7971  -1429  RISE       1
I__1556/O                                              LocalMux                     330              8301  -1429  RISE       1
I__1561/I                                              InMux                          0              8301  -1429  RISE       1
I__1561/O                                              InMux                        259              8560  -1429  RISE       1
Pixel_RNO_43_LC_5_6_5/in3                              LogicCell40_SEQ_MODE_0000      0              8560  -1429  RISE       1
Pixel_RNO_43_LC_5_6_5/lcout                            LogicCell40_SEQ_MODE_0000    316              8876  -1429  RISE       1
I__1528/I                                              LocalMux                       0              8876  -1429  RISE       1
I__1528/O                                              LocalMux                     330              9205  -1429  RISE       1
I__1529/I                                              InMux                          0              9205  -1429  RISE       1
I__1529/O                                              InMux                        259              9465  -1429  RISE       1
Pixel_RNO_21_LC_4_6_2/in3                              LogicCell40_SEQ_MODE_0000      0              9465  -1429  RISE       1
Pixel_RNO_21_LC_4_6_2/lcout                            LogicCell40_SEQ_MODE_0000    316              9781  -1429  RISE       1
I__1101/I                                              Odrv12                         0              9781  -1429  RISE       1
I__1101/O                                              Odrv12                       491             10271  -1429  RISE       1
I__1102/I                                              Span12Mux_s3_h                 0             10271  -1429  RISE       1
I__1102/O                                              Span12Mux_s3_h               168             10440  -1429  RISE       1
I__1103/I                                              LocalMux                       0             10440  -1429  RISE       1
I__1103/O                                              LocalMux                     330             10769  -1429  RISE       1
I__1104/I                                              InMux                          0             10769  -1429  RISE       1
I__1104/O                                              InMux                        259             11029  -1429  RISE       1
Pixel_RNO_6_LC_2_4_7/in3                               LogicCell40_SEQ_MODE_0000      0             11029  -1429  RISE       1
Pixel_RNO_6_LC_2_4_7/lcout                             LogicCell40_SEQ_MODE_0000    316             11345  -1429  RISE       1
I__707/I                                               LocalMux                       0             11345  -1429  RISE       1
I__707/O                                               LocalMux                     330             11674  -1429  RISE       1
I__708/I                                               InMux                          0             11674  -1429  RISE       1
I__708/O                                               InMux                        259             11934  -1429  RISE       1
Pixel_RNO_0_LC_1_3_4/in3                               LogicCell40_SEQ_MODE_0000      0             11934  -1429  RISE       1
Pixel_RNO_0_LC_1_3_4/lcout                             LogicCell40_SEQ_MODE_0000    316             12249  -1429  RISE       1
I__1093/I                                              Odrv4                          0             12249  -1429  RISE       1
I__1093/O                                              Odrv4                        351             12600  -1429  RISE       1
I__1094/I                                              LocalMux                       0             12600  -1429  RISE       1
I__1094/O                                              LocalMux                     330             12930  -1429  RISE       1
I__1095/I                                              InMux                          0             12930  -1429  RISE       1
I__1095/O                                              InMux                        259             13189  -1429  RISE       1
PixelZ0_LC_4_3_2/in3                                   LogicCell40_SEQ_MODE_1000      0             13189  -1429  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__3183/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3183/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3184/I                                                             GlobalMux                               0              1918  RISE       1
I__3184/O                                                             GlobalMux                             154              2073  RISE       1
I__3185/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__3185/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__3197/I                                                             LocalMux                                0              2522  RISE       1
I__3197/O                                                             LocalMux                              330              2851  RISE       1
I__3199/I                                                             InMux                                   0              2851  RISE       1
I__3199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                   LogicCell40_SEQ_MODE_0000             449              3560  RISE       1
I__1863/I                                                             Odrv12                                  0              3560  RISE       1
I__1863/O                                                             Odrv12                                491              4051  RISE       1
I__1864/I                                                             Span12Mux_s7_v                          0              4051  RISE       1
I__1864/O                                                             Span12Mux_s7_v                        281              4331  RISE       1
I__1865/I                                                             Sp12to4                                 0              4331  RISE       1
I__1865/O                                                             Sp12to4                               428              4759  RISE       1
I__1866/I                                                             IoSpan4Mux                              0              4759  RISE       1
I__1866/O                                                             IoSpan4Mux                            288              5046  RISE       1
I__1867/I                                                             LocalMux                                0              5046  RISE       1
I__1867/O                                                             LocalMux                              330              5376  RISE       1
I__1868/I                                                             IoInMux                                 0              5376  RISE       1
I__1868/O                                                             IoInMux                               259              5636  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5636  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              8259  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8259  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__552/I                                                              Odrv12                                  0              8259  RISE       1
I__552/O                                                              Odrv12                                491              8750  RISE       1
I__553/I                                                              Sp12to4                                 0              8750  RISE       1
I__553/O                                                              Sp12to4                               428              9177  RISE       1
I__554/I                                                              Span4Mux_h                              0              9177  RISE       1
I__554/O                                                              Span4Mux_h                            302              9479  RISE       1
I__555/I                                                              Span4Mux_s1_h                           0              9479  RISE       1
I__555/O                                                              Span4Mux_s1_h                         175              9654  RISE       1
I__556/I                                                              LocalMux                                0              9654  RISE       1
I__556/O                                                              LocalMux                              330              9984  RISE       1
I__557/I                                                              IoInMux                                 0              9984  RISE       1
I__557/O                                                              IoInMux                               259             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617             10861  RISE      24
I__2879/I                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2879/O                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2880/I                                                             GlobalMux                               0             10861  RISE       1
I__2880/O                                                             GlobalMux                             154             11015  RISE       1
I__2886/I                                                             ClkMux                                  0             11015  RISE       1
I__2886/O                                                             ClkMux                                309             11323  RISE       1
PixelZ0_LC_4_3_2/clk                                                  LogicCell40_SEQ_MODE_1000               0             11323  RISE       1


5.3::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_2_11_4/lcout
Path End         : PixelZ0_LC_4_3_2/in2
Capture Clock    : PixelZ0_LC_4_3_2/clk
Setup Constraint : 11355p
Path slack       : -23796p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)   11355
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                        11323
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    22307

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                        11323
+ Clock To Q                                                       540
+ Data Path Delay                                                34239
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    46103
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__3183/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3183/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3184/I                                                             GlobalMux                               0              1918  RISE       1
I__3184/O                                                             GlobalMux                             154              2073  RISE       1
I__3185/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__3185/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__3197/I                                                             LocalMux                                0              2522  RISE       1
I__3197/O                                                             LocalMux                              330              2851  RISE       1
I__3199/I                                                             InMux                                   0              2851  RISE       1
I__3199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                   LogicCell40_SEQ_MODE_0000             449              3560  RISE       1
I__1863/I                                                             Odrv12                                  0              3560  RISE       1
I__1863/O                                                             Odrv12                                491              4051  RISE       1
I__1864/I                                                             Span12Mux_s7_v                          0              4051  RISE       1
I__1864/O                                                             Span12Mux_s7_v                        281              4331  RISE       1
I__1865/I                                                             Sp12to4                                 0              4331  RISE       1
I__1865/O                                                             Sp12to4                               428              4759  RISE       1
I__1866/I                                                             IoSpan4Mux                              0              4759  RISE       1
I__1866/O                                                             IoSpan4Mux                            288              5046  RISE       1
I__1867/I                                                             LocalMux                                0              5046  RISE       1
I__1867/O                                                             LocalMux                              330              5376  RISE       1
I__1868/I                                                             IoInMux                                 0              5376  RISE       1
I__1868/O                                                             IoInMux                               259              5636  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5636  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              8259  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8259  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__552/I                                                              Odrv12                                  0              8259  RISE       1
I__552/O                                                              Odrv12                                491              8750  RISE       1
I__553/I                                                              Sp12to4                                 0              8750  RISE       1
I__553/O                                                              Sp12to4                               428              9177  RISE       1
I__554/I                                                              Span4Mux_h                              0              9177  RISE       1
I__554/O                                                              Span4Mux_h                            302              9479  RISE       1
I__555/I                                                              Span4Mux_s1_h                           0              9479  RISE       1
I__555/O                                                              Span4Mux_s1_h                         175              9654  RISE       1
I__556/I                                                              LocalMux                                0              9654  RISE       1
I__556/O                                                              LocalMux                              330              9984  RISE       1
I__557/I                                                              IoInMux                                 0              9984  RISE       1
I__557/O                                                              IoInMux                               259             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617             10861  RISE      24
I__2879/I                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2879/O                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2880/I                                                             GlobalMux                               0             10861  RISE       1
I__2880/O                                                             GlobalMux                             154             11015  RISE       1
I__2882/I                                                             ClkMux                                  0             11015  RISE       1
I__2882/O                                                             ClkMux                                309             11323  RISE       1
beamX_0_LC_2_11_4/clk                                                 LogicCell40_SEQ_MODE_1000               0             11323  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_2_11_4/lcout                                                             LogicCell40_SEQ_MODE_1000    540             11864  -23796  RISE      15
I__1035/I                                                                           LocalMux                       0             11864  -23796  RISE       1
I__1035/O                                                                           LocalMux                     330             12193  -23796  RISE       1
I__1040/I                                                                           InMux                          0             12193  -23796  RISE       1
I__1040/O                                                                           InMux                        259             12453  -23796  RISE       1
un5_visiblex_cry_0_c_LC_1_11_0/in1                                                  LogicCell40_SEQ_MODE_0000      0             12453  -23796  RISE       1
un5_visiblex_cry_0_c_LC_1_11_0/carryout                                             LogicCell40_SEQ_MODE_0000    259             12712  -23796  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_1_11_1/carryin                                      LogicCell40_SEQ_MODE_0000      0             12712  -23796  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_1_11_1/carryout                                     LogicCell40_SEQ_MODE_0000    126             12838  -23796  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_1_11_2/carryin                                      LogicCell40_SEQ_MODE_0000      0             12838  -23796  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_1_11_2/carryout                                     LogicCell40_SEQ_MODE_0000    126             12965  -23796  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_1_11_3/carryin                                      LogicCell40_SEQ_MODE_0000      0             12965  -23796  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_1_11_3/carryout                                     LogicCell40_SEQ_MODE_0000    126             13091  -23796  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_1_11_4/carryin                                      LogicCell40_SEQ_MODE_0000      0             13091  -23796  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_1_11_4/carryout                                     LogicCell40_SEQ_MODE_0000    126             13217  -23796  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_1_11_5/carryin                                      LogicCell40_SEQ_MODE_0000      0             13217  -23796  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_1_11_5/carryout                                     LogicCell40_SEQ_MODE_0000    126             13343  -23796  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_1_11_6/carryin                                      LogicCell40_SEQ_MODE_0000      0             13343  -23796  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_1_11_6/carryout                                     LogicCell40_SEQ_MODE_0000    126             13470  -23796  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_1_11_7/carryin                                      LogicCell40_SEQ_MODE_0000      0             13470  -23796  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_1_11_7/carryout                                     LogicCell40_SEQ_MODE_0000    126             13596  -23796  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin                                                      ICE_CARRY_IN_MUX               0             13596  -23796  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout                                                     ICE_CARRY_IN_MUX             196             13792  -23796  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_1_12_0/carryin                                      LogicCell40_SEQ_MODE_0000      0             13792  -23796  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_1_12_0/carryout                                     LogicCell40_SEQ_MODE_0000    126             13918  -23796  RISE       1
I__658/I                                                                            InMux                          0             13918  -23796  RISE       1
I__658/O                                                                            InMux                        259             14178  -23796  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_1_12_1/in3                                          LogicCell40_SEQ_MODE_0000      0             14178  -23796  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_1_12_1/lcout                                        LogicCell40_SEQ_MODE_0000    316             14494  -23796  RISE      11
I__1435/I                                                                           LocalMux                       0             14494  -23796  RISE       1
I__1435/O                                                                           LocalMux                     330             14823  -23796  RISE       1
I__1442/I                                                                           InMux                          0             14823  -23796  RISE       1
I__1442/O                                                                           InMux                        259             15083  -23796  RISE       1
un5_visiblex_cry_8_c_RNI1D62_1_LC_1_13_6/in0                                        LogicCell40_SEQ_MODE_0000      0             15083  -23796  RISE       1
un5_visiblex_cry_8_c_RNI1D62_1_LC_1_13_6/lcout                                      LogicCell40_SEQ_MODE_0000    449             15532  -23796  RISE       1
I__671/I                                                                            LocalMux                       0             15532  -23796  RISE       1
I__671/O                                                                            LocalMux                     330             15861  -23796  RISE       1
I__672/I                                                                            InMux                          0             15861  -23796  RISE       1
I__672/O                                                                            InMux                        259             16121  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_1_13_2/in1                 LogicCell40_SEQ_MODE_0000      0             16121  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_1_13_2/carryout            LogicCell40_SEQ_MODE_0000    259             16380  -23796  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_1_13_3/carryin           LogicCell40_SEQ_MODE_0000      0             16380  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_1_13_3/carryout          LogicCell40_SEQ_MODE_0000    126             16506  -23796  RISE       1
I__673/I                                                                            InMux                          0             16506  -23796  RISE       1
I__673/O                                                                            InMux                        259             16766  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_1_13_4/in3               LogicCell40_SEQ_MODE_0000      0             16766  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_1_13_4/lcout             LogicCell40_SEQ_MODE_0000    316             17082  -23796  RISE       2
I__952/I                                                                            LocalMux                       0             17082  -23796  RISE       1
I__952/O                                                                            LocalMux                     330             17411  -23796  RISE       1
I__953/I                                                                            InMux                          0             17411  -23796  RISE       1
I__953/O                                                                            InMux                        259             17671  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_2_12_7/in3                 LogicCell40_SEQ_MODE_0000      0             17671  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_2_12_7/lcout               LogicCell40_SEQ_MODE_0000    316             17986  -23796  RISE       3
I__948/I                                                                            LocalMux                       0             17986  -23796  RISE       1
I__948/O                                                                            LocalMux                     330             18316  -23796  RISE       1
I__949/I                                                                            InMux                          0             18316  -23796  RISE       1
I__949/O                                                                            InMux                        259             18575  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_2_12_6/in3               LogicCell40_SEQ_MODE_0000      0             18575  -23796  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_2_12_6/lcout             LogicCell40_SEQ_MODE_0000    316             18891  -23796  RISE       1
I__955/I                                                                            LocalMux                       0             18891  -23796  RISE       1
I__955/O                                                                            LocalMux                     330             19221  -23796  RISE       1
I__956/I                                                                            InMux                          0             19221  -23796  RISE       1
I__956/O                                                                            InMux                        259             19480  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_2_12_3/in1                LogicCell40_SEQ_MODE_0000      0             19480  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_2_12_3/carryout           LogicCell40_SEQ_MODE_0000    259             19740  -23796  RISE       1
I__960/I                                                                            InMux                          0             19740  -23796  RISE       1
I__960/O                                                                            InMux                        259             19999  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_2_12_4/in3                 LogicCell40_SEQ_MODE_0000      0             19999  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_2_12_4/lcout               LogicCell40_SEQ_MODE_0000    316             20315  -23796  RISE       3
I__1463/I                                                                           Odrv4                          0             20315  -23796  RISE       1
I__1463/O                                                                           Odrv4                        351             20665  -23796  RISE       1
I__1466/I                                                                           LocalMux                       0             20665  -23796  RISE       1
I__1466/O                                                                           LocalMux                     330             20995  -23796  RISE       1
I__1469/I                                                                           InMux                          0             20995  -23796  RISE       1
I__1469/O                                                                           InMux                        259             21255  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_0_LC_4_12_5/in3               LogicCell40_SEQ_MODE_0000      0             21255  -23796  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_0_LC_4_12_5/lcout             LogicCell40_SEQ_MODE_0000    316             21570  -23796  RISE       2
I__1460/I                                                                           LocalMux                       0             21570  -23796  RISE       1
I__1460/O                                                                           LocalMux                     330             21900  -23796  RISE       1
I__1461/I                                                                           InMux                          0             21900  -23796  RISE       1
I__1461/O                                                                           InMux                        259             22159  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNISONU_LC_4_11_1/in1                 LogicCell40_SEQ_MODE_0000      0             22159  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNISONU_LC_4_11_1/carryout            LogicCell40_SEQ_MODE_0000    259             22419  -23796  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIUPRG1_LC_4_11_2/carryin            LogicCell40_SEQ_MODE_0000      0             22419  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIUPRG1_LC_4_11_2/carryout           LogicCell40_SEQ_MODE_0000    126             22545  -23796  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_4_11_3/carryin            LogicCell40_SEQ_MODE_0000      0             22545  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_4_11_3/carryout           LogicCell40_SEQ_MODE_0000    126             22671  -23796  RISE       1
I__1280/I                                                                           InMux                          0             22671  -23796  RISE       1
I__1280/O                                                                           InMux                        259             22931  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_4_11_4/in3                LogicCell40_SEQ_MODE_0000      0             22931  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_4_11_4/lcout              LogicCell40_SEQ_MODE_0000    316             23246  -23796  RISE       2
I__1667/I                                                                           LocalMux                       0             23246  -23796  RISE       1
I__1667/O                                                                           LocalMux                     330             23576  -23796  RISE       1
I__1669/I                                                                           InMux                          0             23576  -23796  RISE       1
I__1669/O                                                                           InMux                        259             23835  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_4_11_3/in0                LogicCell40_SEQ_MODE_0000      0             23835  -23796  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_4_11_3/lcout              LogicCell40_SEQ_MODE_0000    449             24284  -23796  RISE       1
I__1648/I                                                                           LocalMux                       0             24284  -23796  RISE       1
I__1648/O                                                                           LocalMux                     330             24614  -23796  RISE       1
I__1649/I                                                                           InMux                          0             24614  -23796  RISE       1
I__1649/O                                                                           InMux                        259             24873  -23796  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_5_10_4/in1                LogicCell40_SEQ_MODE_0000      0             24873  -23796  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_5_10_4/lcout              LogicCell40_SEQ_MODE_0000    400             25273  -23796  RISE       3
I__1641/I                                                                           LocalMux                       0             25273  -23796  RISE       1
I__1641/O                                                                           LocalMux                     330             25603  -23796  RISE       1
I__1643/I                                                                           InMux                          0             25603  -23796  RISE       1
I__1643/O                                                                           InMux                        259             25862  -23796  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNITC8D6_LC_5_9_7/in3                 LogicCell40_SEQ_MODE_0000      0             25862  -23796  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNITC8D6_LC_5_9_7/lcout               LogicCell40_SEQ_MODE_0000    316             26178  -23796  RISE       1
I__1598/I                                                                           LocalMux                       0             26178  -23796  RISE       1
I__1598/O                                                                           LocalMux                     330             26508  -23796  RISE       1
I__1599/I                                                                           InMux                          0             26508  -23796  RISE       1
I__1599/O                                                                           InMux                        259             26767  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_5_9_3/in1                 LogicCell40_SEQ_MODE_0000      0             26767  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI57HTG_LC_5_9_3/carryout            LogicCell40_SEQ_MODE_0000    259             27027  -23796  RISE       1
I__1610/I                                                                           InMux                          0             27027  -23796  RISE       1
I__1610/O                                                                           InMux                        259             27286  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_LC_5_9_4/in3                 LogicCell40_SEQ_MODE_0000      0             27286  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_LC_5_9_4/lcout               LogicCell40_SEQ_MODE_0000    316             27602  -23796  RISE       3
I__1603/I                                                                           LocalMux                       0             27602  -23796  RISE       1
I__1603/O                                                                           LocalMux                     330             27931  -23796  RISE       1
I__1606/I                                                                           InMux                          0             27931  -23796  RISE       1
I__1606/O                                                                           InMux                        259             28191  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_0_LC_4_9_5/in3               LogicCell40_SEQ_MODE_0000      0             28191  -23796  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJRIA7_0_LC_4_9_5/lcout             LogicCell40_SEQ_MODE_0000    316             28506  -23796  RISE       2
I__1258/I                                                                           Odrv4                          0             28506  -23796  RISE       1
I__1258/O                                                                           Odrv4                        351             28857  -23796  RISE       1
I__1259/I                                                                           LocalMux                       0             28857  -23796  RISE       1
I__1259/O                                                                           LocalMux                     330             29187  -23796  RISE       1
I__1260/I                                                                           InMux                          0             29187  -23796  RISE       1
I__1260/O                                                                           InMux                        259             29446  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNIO7TD7_LC_2_9_1/in1                 LogicCell40_SEQ_MODE_0000      0             29446  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNIO7TD7_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_0000    259             29706  -23796  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI5AOBB_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_0000      0             29706  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI5AOBB_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_0000    126             29832  -23796  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_0000      0             29832  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_0000    126             29958  -23796  RISE       1
I__789/I                                                                            InMux                          0             29958  -23796  RISE       1
I__789/O                                                                            InMux                        259             30218  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIMRTUG_LC_2_9_4/in3                 LogicCell40_SEQ_MODE_0000      0             30218  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIMRTUG_LC_2_9_4/lcout               LogicCell40_SEQ_MODE_0000    316             30533  -23796  RISE       2
I__785/I                                                                            LocalMux                       0             30533  -23796  RISE       1
I__785/O                                                                            LocalMux                     330             30863  -23796  RISE       1
I__787/I                                                                            InMux                          0             30863  -23796  RISE       1
I__787/O                                                                            InMux                        259             31122  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_2_9_3/in0                 LogicCell40_SEQ_MODE_0000      0             31122  -23796  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNI57I6U_LC_2_9_3/lcout               LogicCell40_SEQ_MODE_0000    449             31571  -23796  RISE       1
I__791/I                                                                            LocalMux                       0             31571  -23796  RISE       1
I__791/O                                                                            LocalMux                     330             31901  -23796  RISE       1
I__792/I                                                                            InMux                          0             31901  -23796  RISE       1
I__792/O                                                                            InMux                        259             32160  -23796  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNITFFAU_LC_2_8_4/in1                 LogicCell40_SEQ_MODE_0000      0             32160  -23796  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNITFFAU_LC_2_8_4/lcout               LogicCell40_SEQ_MODE_0000    400             32560  -23796  RISE       3
I__756/I                                                                            Odrv4                          0             32560  -23796  RISE       1
I__756/O                                                                            Odrv4                        351             32911  -23796  RISE       1
I__758/I                                                                            LocalMux                       0             32911  -23796  RISE       1
I__758/O                                                                            LocalMux                     330             33241  -23796  RISE       1
I__760/I                                                                            InMux                          0             33241  -23796  RISE       1
I__760/O                                                                            InMux                        259             33500  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_2_6_3/in3                      LogicCell40_SEQ_MODE_0000      0             33500  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_2_6_3/lcout                    LogicCell40_SEQ_MODE_0000    316             33816  -23796  RISE       2
I__730/I                                                                            LocalMux                       0             33816  -23796  RISE       1
I__730/O                                                                            LocalMux                     330             34145  -23796  RISE       1
I__731/I                                                                            InMux                          0             34145  -23796  RISE       1
I__731/O                                                                            InMux                        259             34405  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_2_6_1/in1                  LogicCell40_SEQ_MODE_0000      0             34405  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_2_6_1/carryout             LogicCell40_SEQ_MODE_0000    259             34664  -23796  RISE       2
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIHM9PF1_LC_2_6_2/carryin            LogicCell40_SEQ_MODE_0000      0             34664  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIHM9PF1_LC_2_6_2/carryout           LogicCell40_SEQ_MODE_0000    126             34791  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_2_6_3/carryin                  LogicCell40_SEQ_MODE_0000      0             34791  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_2_6_3/carryout                 LogicCell40_SEQ_MODE_0000    126             34917  -23796  RISE       1
I__729/I                                                                            InMux                          0             34917  -23796  RISE       1
I__729/O                                                                            InMux                        259             35176  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNI5E63R1_LC_2_6_4/in3                LogicCell40_SEQ_MODE_0000      0             35176  -23796  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNI5E63R1_LC_2_6_4/lcout              LogicCell40_SEQ_MODE_0000    316             35492  -23796  RISE       6
I__719/I                                                                            LocalMux                       0             35492  -23796  RISE       1
I__719/O                                                                            LocalMux                     330             35821  -23796  RISE       1
I__722/I                                                                            InMux                          0             35821  -23796  RISE       1
I__722/O                                                                            InMux                        259             36081  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNO_LC_2_5_6/in3             LogicCell40_SEQ_MODE_0000      0             36081  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNO_LC_2_5_6/lcout           LogicCell40_SEQ_MODE_0000    316             36397  -23796  RISE       1
I__751/I                                                                            LocalMux                       0             36397  -23796  RISE       1
I__751/O                                                                            LocalMux                     330             36726  -23796  RISE       1
I__752/I                                                                            InMux                          0             36726  -23796  RISE       1
I__752/O                                                                            InMux                        259             36986  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_LC_1_5_0/in1                 LogicCell40_SEQ_MODE_0000      0             36986  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_LC_1_5_0/carryout            LogicCell40_SEQ_MODE_0000    259             37245  -23796  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI1VADB3_LC_1_5_1/carryin   LogicCell40_SEQ_MODE_0000      0             37245  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI1VADB3_LC_1_5_1/carryout  LogicCell40_SEQ_MODE_0000    126             37371  -23796  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_2_c_RNI21CDB3_LC_1_5_2/carryin   LogicCell40_SEQ_MODE_0000      0             37371  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_2_c_RNI21CDB3_LC_1_5_2/carryout  LogicCell40_SEQ_MODE_0000    126             37498  -23796  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_1_5_3/carryin   LogicCell40_SEQ_MODE_0000      0             37498  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_0000    126             37624  -23796  RISE       1
I__585/I                                                                            InMux                          0             37624  -23796  RISE       1
I__585/O                                                                            InMux                        259             37883  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_1_5_4/in3       LogicCell40_SEQ_MODE_0000      0             37883  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_1_5_4/lcout     LogicCell40_SEQ_MODE_0000    316             38199  -23796  RISE       2
I__581/I                                                                            LocalMux                       0             38199  -23796  RISE       1
I__581/O                                                                            LocalMux                     330             38529  -23796  RISE       1
I__582/I                                                                            InMux                          0             38529  -23796  RISE       1
I__582/O                                                                            InMux                        259             38788  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_1_4_6/in3         LogicCell40_SEQ_MODE_0000      0             38788  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_1_4_6/lcout       LogicCell40_SEQ_MODE_0000    316             39104  -23796  RISE       3
I__561/I                                                                            LocalMux                       0             39104  -23796  RISE       1
I__561/O                                                                            LocalMux                     330             39433  -23796  RISE       1
I__562/I                                                                            InMux                          0             39433  -23796  RISE       1
I__562/O                                                                            InMux                        259             39693  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_1_4_3/in3             LogicCell40_SEQ_MODE_0000      0             39693  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_1_4_3/lcout           LogicCell40_SEQ_MODE_0000    316             40009  -23796  RISE       1
I__568/I                                                                            LocalMux                       0             40009  -23796  RISE       1
I__568/O                                                                            LocalMux                     330             40338  -23796  RISE       1
I__569/I                                                                            InMux                          0             40338  -23796  RISE       1
I__569/O                                                                            InMux                        259             40598  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_1_4_3/in1             LogicCell40_SEQ_MODE_0000      0             40598  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_1_4_3/carryout        LogicCell40_SEQ_MODE_0000    259             40857  -23796  RISE       1
I__567/I                                                                            InMux                          0             40857  -23796  RISE       1
I__567/O                                                                            InMux                        259             41117  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNIFTKPB3_LC_1_4_4/in3       LogicCell40_SEQ_MODE_0000      0             41117  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNIFTKPB3_LC_1_4_4/lcout     LogicCell40_SEQ_MODE_0000    316             41432  -23796  RISE      12
I__978/I                                                                            Odrv4                          0             41432  -23796  RISE       1
I__978/O                                                                            Odrv4                        351             41783  -23796  RISE       1
I__984/I                                                                            Span4Mux_h                     0             41783  -23796  RISE       1
I__984/O                                                                            Span4Mux_h                   302             42085  -23796  RISE       1
I__995/I                                                                            LocalMux                       0             42085  -23796  RISE       1
I__995/O                                                                            LocalMux                     330             42414  -23796  RISE       1
I__998/I                                                                            InMux                          0             42414  -23796  RISE       1
I__998/O                                                                            InMux                        259             42674  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIAQ1S27_LC_4_2_0/in3       LogicCell40_SEQ_MODE_0000      0             42674  -23796  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_1_c_RNIAQ1S27_LC_4_2_0/lcout     LogicCell40_SEQ_MODE_0000    316             42989  -23796  RISE       1
I__970/I                                                                            LocalMux                       0             42989  -23796  RISE       1
I__970/O                                                                            LocalMux                     330             43319  -23796  RISE       1
I__971/I                                                                            InMux                          0             43319  -23796  RISE       1
I__971/O                                                                            InMux                        259             43578  -23796  RISE       1
Pixel_RNO_60_LC_4_2_5/in0                                                           LogicCell40_SEQ_MODE_0000      0             43578  -23796  RISE       1
Pixel_RNO_60_LC_4_2_5/ltout                                                         LogicCell40_SEQ_MODE_0000    386             43964  -23796  FALL       1
I__968/I                                                                            CascadeMux                     0             43964  -23796  FALL       1
I__968/O                                                                            CascadeMux                     0             43964  -23796  FALL       1
Pixel_RNO_35_LC_4_2_6/in2                                                           LogicCell40_SEQ_MODE_0000      0             43964  -23796  FALL       1
Pixel_RNO_35_LC_4_2_6/lcout                                                         LogicCell40_SEQ_MODE_0000    379             44343  -23796  RISE       1
I__1080/I                                                                           LocalMux                       0             44343  -23796  RISE       1
I__1080/O                                                                           LocalMux                     330             44672  -23796  RISE       1
I__1081/I                                                                           InMux                          0             44672  -23796  RISE       1
I__1081/O                                                                           InMux                        259             44932  -23796  RISE       1
Pixel_RNO_12_LC_4_3_4/in3                                                           LogicCell40_SEQ_MODE_0000      0             44932  -23796  RISE       1
Pixel_RNO_12_LC_4_3_4/lcout                                                         LogicCell40_SEQ_MODE_0000    316             45248  -23796  RISE       1
I__1078/I                                                                           LocalMux                       0             45248  -23796  RISE       1
I__1078/O                                                                           LocalMux                     330             45577  -23796  RISE       1
I__1079/I                                                                           InMux                          0             45577  -23796  RISE       1
I__1079/O                                                                           InMux                        259             45837  -23796  RISE       1
Pixel_RNO_3_LC_4_3_1/in3                                                            LogicCell40_SEQ_MODE_0000      0             45837  -23796  RISE       1
Pixel_RNO_3_LC_4_3_1/ltout                                                          LogicCell40_SEQ_MODE_0000    267             46103  -23796  RISE       1
I__1096/I                                                                           CascadeMux                     0             46103  -23796  RISE       1
I__1096/O                                                                           CascadeMux                     0             46103  -23796  RISE       1
PixelZ0_LC_4_3_2/in2                                                                LogicCell40_SEQ_MODE_1000      0             46103  -23796  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__3183/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3183/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__3184/I                                                             GlobalMux                               0              1918  RISE       1
I__3184/O                                                             GlobalMux                             154              2073  RISE       1
I__3185/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__3185/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__3197/I                                                             LocalMux                                0              2522  RISE       1
I__3197/O                                                             LocalMux                              330              2851  RISE       1
I__3199/I                                                             InMux                                   0              2851  RISE       1
I__3199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                   LogicCell40_SEQ_MODE_0000             449              3560  RISE       1
I__1863/I                                                             Odrv12                                  0              3560  RISE       1
I__1863/O                                                             Odrv12                                491              4051  RISE       1
I__1864/I                                                             Span12Mux_s7_v                          0              4051  RISE       1
I__1864/O                                                             Span12Mux_s7_v                        281              4331  RISE       1
I__1865/I                                                             Sp12to4                                 0              4331  RISE       1
I__1865/O                                                             Sp12to4                               428              4759  RISE       1
I__1866/I                                                             IoSpan4Mux                              0              4759  RISE       1
I__1866/O                                                             IoSpan4Mux                            288              5046  RISE       1
I__1867/I                                                             LocalMux                                0              5046  RISE       1
I__1867/O                                                             LocalMux                              330              5376  RISE       1
I__1868/I                                                             IoInMux                                 0              5376  RISE       1
I__1868/O                                                             IoInMux                               259              5636  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              5636  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              8259  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              8259  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__552/I                                                              Odrv12                                  0              8259  RISE       1
I__552/O                                                              Odrv12                                491              8750  RISE       1
I__553/I                                                              Sp12to4                                 0              8750  RISE       1
I__553/O                                                              Sp12to4                               428              9177  RISE       1
I__554/I                                                              Span4Mux_h                              0              9177  RISE       1
I__554/O                                                              Span4Mux_h                            302              9479  RISE       1
I__555/I                                                              Span4Mux_s1_h                           0              9479  RISE       1
I__555/O                                                              Span4Mux_s1_h                         175              9654  RISE       1
I__556/I                                                              LocalMux                                0              9654  RISE       1
I__556/O                                                              LocalMux                              330              9984  RISE       1
I__557/I                                                              IoInMux                                 0              9984  RISE       1
I__557/O                                                              IoInMux                               259             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0             10243  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617             10861  RISE      24
I__2879/I                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2879/O                                                             gio2CtrlBuf                             0             10861  RISE       1
I__2880/I                                                             GlobalMux                               0             10861  RISE       1
I__2880/O                                                             GlobalMux                             154             11015  RISE       1
I__2886/I                                                             ClkMux                                  0             11015  RISE       1
I__2886/O                                                             ClkMux                                309             11323  RISE       1
PixelZ0_LC_4_3_2/clk                                                  LogicCell40_SEQ_MODE_1000               0             11323  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: SDATA1    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SDATA1
Clock Port        : Clock12MHz
Clock Reference   : SimpleVGA|Clock12MHz:R
Setup Time        : 808


Data Path Delay                2719
+ Setup Time                    470
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                  808

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
SDATA1                                 SimpleVGA                  0      0                  RISE  1       
SDATA1_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  RISE  1       
SDATA1_ibuf_iopad/DOUT                 IO_PAD                     510    510                RISE  1       
SDATA1_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SDATA1_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__3229/I                              Odrv4                      0      1127               RISE  1       
I__3229/O                              Odrv4                      351    1478               RISE  1       
I__3233/I                              Span4Mux_v                 0      1478               RISE  1       
I__3233/O                              Span4Mux_v                 351    1829               RISE  1       
I__3239/I                              Span4Mux_h                 0      1829               RISE  1       
I__3239/O                              Span4Mux_h                 302    2130               RISE  1       
I__3247/I                              LocalMux                   0      2130               RISE  1       
I__3247/O                              LocalMux                   330    2460               RISE  1       
I__3260/I                              InMux                      0      2460               RISE  1       
I__3260/O                              InMux                      259    2719               RISE  1       
content_content_ram3__0_LC_8_12_1/in0  LogicCell40_SEQ_MODE_1000  0      2719               RISE  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3189/I                                                ClkMux                     0      2073               RISE  1       
I__3189/O                                                ClkMux                     309    2381               RISE  1       
content_content_ram3__0_LC_8_12_1/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17746


Launch Clock Path Delay       11323
+ Clock To Q Delay              540
+ Data Path Delay              5882
---------------------------- ------
Clock To Out Delay            17746

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3183/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3183/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3184/I                                                               GlobalMux                           0      1918               RISE  1       
I__3184/O                                                               GlobalMux                           154    2073               RISE  1       
I__3185/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3185/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3197/I                                                               LocalMux                            0      2522               RISE  1       
I__3197/O                                                               LocalMux                            330    2851               RISE  1       
I__3199/I                                                               InMux                               0      2851               RISE  1       
I__3199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                     LogicCell40_SEQ_MODE_0000           449    3560               RISE  1       
I__1863/I                                                               Odrv12                              0      3560               RISE  1       
I__1863/O                                                               Odrv12                              491    4051               RISE  1       
I__1864/I                                                               Span12Mux_s7_v                      0      4051               RISE  1       
I__1864/O                                                               Span12Mux_s7_v                      281    4331               RISE  1       
I__1865/I                                                               Sp12to4                             0      4331               RISE  1       
I__1865/O                                                               Sp12to4                             428    4759               RISE  1       
I__1866/I                                                               IoSpan4Mux                          0      4759               RISE  1       
I__1866/O                                                               IoSpan4Mux                          288    5046               RISE  1       
I__1867/I                                                               LocalMux                            0      5046               RISE  1       
I__1867/O                                                               LocalMux                            330    5376               RISE  1       
I__1868/I                                                               IoInMux                             0      5376               RISE  1       
I__1868/O                                                               IoInMux                             259    5636               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5636               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   8259                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8259               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__552/I                                                                Odrv12                              0      8259               RISE  1       
I__552/O                                                                Odrv12                              491    8750               RISE  1       
I__553/I                                                                Sp12to4                             0      8750               RISE  1       
I__553/O                                                                Sp12to4                             428    9177               RISE  1       
I__554/I                                                                Span4Mux_h                          0      9177               RISE  1       
I__554/O                                                                Span4Mux_h                          302    9479               RISE  1       
I__555/I                                                                Span4Mux_s1_h                       0      9479               RISE  1       
I__555/O                                                                Span4Mux_s1_h                       175    9654               RISE  1       
I__556/I                                                                LocalMux                            0      9654               RISE  1       
I__556/O                                                                LocalMux                            330    9984               RISE  1       
I__557/I                                                                IoInMux                             0      9984               RISE  1       
I__557/O                                                                IoInMux                             259    10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10861              RISE  24      
I__2879/I                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2879/O                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2880/I                                                               GlobalMux                           0      10861              RISE  1       
I__2880/O                                                               GlobalMux                           154    11015              RISE  1       
I__2883/I                                                               ClkMux                              0      11015              RISE  1       
I__2883/O                                                               ClkMux                              309    11323              RISE  1       
HSyncZ0_LC_4_6_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      11323              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSyncZ0_LC_4_6_6/lcout           LogicCell40_SEQ_MODE_1000  540    11864              RISE  1       
I__1194/I                        Odrv4                      0      11864              RISE  1       
I__1194/O                        Odrv4                      351    12214              RISE  1       
I__1195/I                        Span4Mux_h                 0      12214              RISE  1       
I__1195/O                        Span4Mux_h                 302    12516              RISE  1       
I__1196/I                        Span4Mux_s3_v              0      12516              RISE  1       
I__1196/O                        Span4Mux_s3_v              316    12831              RISE  1       
I__1197/I                        LocalMux                   0      12831              RISE  1       
I__1197/O                        LocalMux                   330    13161              RISE  1       
I__1198/I                        IoInMux                    0      13161              RISE  1       
I__1198/O                        IoInMux                    259    13421              RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13421              RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   15658              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      15658              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   17746              FALL  1       
HSync                            SimpleVGA                  0      17746              FALL  1       

6.2.2::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17634


Launch Clock Path Delay       11323
+ Clock To Q Delay              540
+ Data Path Delay              5770
---------------------------- ------
Clock To Out Delay            17634

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3183/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3183/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3184/I                                                               GlobalMux                           0      1918               RISE  1       
I__3184/O                                                               GlobalMux                           154    2073               RISE  1       
I__3185/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3185/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3197/I                                                               LocalMux                            0      2522               RISE  1       
I__3197/O                                                               LocalMux                            330    2851               RISE  1       
I__3199/I                                                               InMux                               0      2851               RISE  1       
I__3199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                     LogicCell40_SEQ_MODE_0000           449    3560               RISE  1       
I__1863/I                                                               Odrv12                              0      3560               RISE  1       
I__1863/O                                                               Odrv12                              491    4051               RISE  1       
I__1864/I                                                               Span12Mux_s7_v                      0      4051               RISE  1       
I__1864/O                                                               Span12Mux_s7_v                      281    4331               RISE  1       
I__1865/I                                                               Sp12to4                             0      4331               RISE  1       
I__1865/O                                                               Sp12to4                             428    4759               RISE  1       
I__1866/I                                                               IoSpan4Mux                          0      4759               RISE  1       
I__1866/O                                                               IoSpan4Mux                          288    5046               RISE  1       
I__1867/I                                                               LocalMux                            0      5046               RISE  1       
I__1867/O                                                               LocalMux                            330    5376               RISE  1       
I__1868/I                                                               IoInMux                             0      5376               RISE  1       
I__1868/O                                                               IoInMux                             259    5636               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5636               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   8259                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8259               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__552/I                                                                Odrv12                              0      8259               RISE  1       
I__552/O                                                                Odrv12                              491    8750               RISE  1       
I__553/I                                                                Sp12to4                             0      8750               RISE  1       
I__553/O                                                                Sp12to4                             428    9177               RISE  1       
I__554/I                                                                Span4Mux_h                          0      9177               RISE  1       
I__554/O                                                                Span4Mux_h                          302    9479               RISE  1       
I__555/I                                                                Span4Mux_s1_h                       0      9479               RISE  1       
I__555/O                                                                Span4Mux_s1_h                       175    9654               RISE  1       
I__556/I                                                                LocalMux                            0      9654               RISE  1       
I__556/O                                                                LocalMux                            330    9984               RISE  1       
I__557/I                                                                IoInMux                             0      9984               RISE  1       
I__557/O                                                                IoInMux                             259    10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10861              RISE  24      
I__2879/I                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2879/O                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2880/I                                                               GlobalMux                           0      10861              RISE  1       
I__2880/O                                                               GlobalMux                           154    11015              RISE  1       
I__2886/I                                                               ClkMux                              0      11015              RISE  1       
I__2886/O                                                               ClkMux                              309    11323              RISE  1       
PixelZ0_LC_4_3_2/clk                                                    LogicCell40_SEQ_MODE_1000           0      11323              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_4_3_2/lcout           LogicCell40_SEQ_MODE_1000  540    11864              RISE  1       
I__1088/I                        Odrv4                      0      11864              RISE  1       
I__1088/O                        Odrv4                      351    12214              RISE  1       
I__1089/I                        Span4Mux_h                 0      12214              RISE  1       
I__1089/O                        Span4Mux_h                 302    12516              RISE  1       
I__1090/I                        Span4Mux_s1_v              0      12516              RISE  1       
I__1090/O                        Span4Mux_s1_v              203    12719              RISE  1       
I__1091/I                        LocalMux                   0      12719              RISE  1       
I__1091/O                        LocalMux                   330    13049              RISE  1       
I__1092/I                        IoInMux                    0      13049              RISE  1       
I__1092/O                        IoInMux                    259    13308              RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13308              RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   15546              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      15546              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   17634              FALL  1       
Pixel                            SimpleVGA                  0      17634              FALL  1       

6.2.3::Path details for port: SCLK1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 10347


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              7426
---------------------------- ------
Clock To Out Delay            10347

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3196/I                                                ClkMux                     0      2073               RISE  1       
I__3196/O                                                ClkMux                     309    2381               RISE  1       
counter_4_LC_9_14_3/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_4_LC_9_14_3/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  4       
I__3025/I                            LocalMux                   0      2921               RISE  1       
I__3025/O                            LocalMux                   330    3251               RISE  1       
I__3028/I                            InMux                      0      3251               RISE  1       
I__3028/O                            InMux                      259    3510               RISE  1       
counter_RNIN1J6_4_LC_9_13_2/in1      LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
counter_RNIN1J6_4_LC_9_13_2/lcout    LogicCell40_SEQ_MODE_0000  400    3910               RISE  2       
I__3126/I                            LocalMux                   0      3910               RISE  1       
I__3126/O                            LocalMux                   330    4240               RISE  1       
I__3128/I                            InMux                      0      4240               RISE  1       
I__3128/O                            InMux                      259    4499               RISE  1       
slaveselect_RNIK7MV_LC_9_13_7/in3    LogicCell40_SEQ_MODE_0000  0      4499               RISE  1       
slaveselect_RNIK7MV_LC_9_13_7/lcout  LogicCell40_SEQ_MODE_0000  288    4787               FALL  2       
I__3120/I                            Odrv4                      0      4787               FALL  1       
I__3120/O                            Odrv4                      372    5159               FALL  1       
I__3121/I                            Span4Mux_s3_v              0      5159               FALL  1       
I__3121/O                            Span4Mux_s3_v              337    5495               FALL  1       
I__3123/I                            LocalMux                   0      5495               FALL  1       
I__3123/O                            LocalMux                   309    5804               FALL  1       
I__3125/I                            IoInMux                    0      5804               FALL  1       
I__3125/O                            IoInMux                    217    6021               FALL  1       
SCLK1_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6021               FALL  1       
SCLK1_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8259               FALL  1       
SCLK1_obuf_iopad/DIN                 IO_PAD                     0      8259               FALL  1       
SCLK1_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2088   10347              FALL  1       
SCLK1                                SimpleVGA                  0      10347              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8613


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8613
---------------------------- ------
Clock To Out Delay             8613

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__3183/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__3183/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__3184/I                                                GlobalMux                  0      1714               FALL  1       
I__3184/O                                                GlobalMux                  77     1791               FALL  1       
I__3195/I                                                Glb2LocalMux               0      1791               FALL  1       
I__3195/O                                                Glb2LocalMux               358    2149               FALL  1       
I__3198/I                                                LocalMux                   0      2149               FALL  1       
I__3198/O                                                LocalMux                   309    2458               FALL  1       
I__3200/I                                                InMux                      0      2458               FALL  1       
I__3200/O                                                InMux                      217    2675               FALL  1       
slaveselect_RNIK7MV_LC_9_13_7/in1                        LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
slaveselect_RNIK7MV_LC_9_13_7/lcout                      LogicCell40_SEQ_MODE_0000  379    3054               FALL  2       
I__3120/I                                                Odrv4                      0      3054               FALL  1       
I__3120/O                                                Odrv4                      372    3425               FALL  1       
I__3121/I                                                Span4Mux_s3_v              0      3425               FALL  1       
I__3121/O                                                Span4Mux_s3_v              337    3762               FALL  1       
I__3123/I                                                LocalMux                   0      3762               FALL  1       
I__3123/O                                                LocalMux                   309    4071               FALL  1       
I__3125/I                                                IoInMux                    0      4071               FALL  1       
I__3125/O                                                IoInMux                    217    4288               FALL  1       
SCLK1_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4288               FALL  1       
SCLK1_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2237   6525               FALL  1       
SCLK1_obuf_iopad/DIN                                     IO_PAD                     0      6525               FALL  1       
SCLK1_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     2088   8613               FALL  1       
SCLK1                                                    SimpleVGA                  0      8613               FALL  1       

6.2.4::Path details for port: SCLK2     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 10347


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              7426
---------------------------- ------
Clock To Out Delay            10347

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3196/I                                                ClkMux                     0      2073               RISE  1       
I__3196/O                                                ClkMux                     309    2381               RISE  1       
counter_4_LC_9_14_3/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_4_LC_9_14_3/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  4       
I__3025/I                            LocalMux                   0      2921               RISE  1       
I__3025/O                            LocalMux                   330    3251               RISE  1       
I__3028/I                            InMux                      0      3251               RISE  1       
I__3028/O                            InMux                      259    3510               RISE  1       
counter_RNIN1J6_4_LC_9_13_2/in1      LogicCell40_SEQ_MODE_0000  0      3510               RISE  1       
counter_RNIN1J6_4_LC_9_13_2/lcout    LogicCell40_SEQ_MODE_0000  400    3910               RISE  2       
I__3126/I                            LocalMux                   0      3910               RISE  1       
I__3126/O                            LocalMux                   330    4240               RISE  1       
I__3128/I                            InMux                      0      4240               RISE  1       
I__3128/O                            InMux                      259    4499               RISE  1       
slaveselect_RNIK7MV_LC_9_13_7/in3    LogicCell40_SEQ_MODE_0000  0      4499               RISE  1       
slaveselect_RNIK7MV_LC_9_13_7/lcout  LogicCell40_SEQ_MODE_0000  288    4787               FALL  2       
I__3120/I                            Odrv4                      0      4787               FALL  1       
I__3120/O                            Odrv4                      372    5159               FALL  1       
I__3121/I                            Span4Mux_s3_v              0      5159               FALL  1       
I__3121/O                            Span4Mux_s3_v              337    5495               FALL  1       
I__3122/I                            LocalMux                   0      5495               FALL  1       
I__3122/O                            LocalMux                   309    5804               FALL  1       
I__3124/I                            IoInMux                    0      5804               FALL  1       
I__3124/O                            IoInMux                    217    6021               FALL  1       
SCLK2_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6021               FALL  1       
SCLK2_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8259               FALL  1       
SCLK2_obuf_iopad/DIN                 IO_PAD                     0      8259               FALL  1       
SCLK2_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2088   10347              FALL  1       
SCLK2                                SimpleVGA                  0      10347              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8613


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8613
---------------------------- ------
Clock To Out Delay             8613

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__3183/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__3183/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__3184/I                                                GlobalMux                  0      1714               FALL  1       
I__3184/O                                                GlobalMux                  77     1791               FALL  1       
I__3195/I                                                Glb2LocalMux               0      1791               FALL  1       
I__3195/O                                                Glb2LocalMux               358    2149               FALL  1       
I__3198/I                                                LocalMux                   0      2149               FALL  1       
I__3198/O                                                LocalMux                   309    2458               FALL  1       
I__3200/I                                                InMux                      0      2458               FALL  1       
I__3200/O                                                InMux                      217    2675               FALL  1       
slaveselect_RNIK7MV_LC_9_13_7/in1                        LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
slaveselect_RNIK7MV_LC_9_13_7/lcout                      LogicCell40_SEQ_MODE_0000  379    3054               FALL  2       
I__3120/I                                                Odrv4                      0      3054               FALL  1       
I__3120/O                                                Odrv4                      372    3425               FALL  1       
I__3121/I                                                Span4Mux_s3_v              0      3425               FALL  1       
I__3121/O                                                Span4Mux_s3_v              337    3762               FALL  1       
I__3122/I                                                LocalMux                   0      3762               FALL  1       
I__3122/O                                                LocalMux                   309    4071               FALL  1       
I__3124/I                                                IoInMux                    0      4071               FALL  1       
I__3124/O                                                IoInMux                    217    4288               FALL  1       
SCLK2_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4288               FALL  1       
SCLK2_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2237   6525               FALL  1       
SCLK2_obuf_iopad/DIN                                     IO_PAD                     0      6525               FALL  1       
SCLK2_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     2088   8613               FALL  1       
SCLK2                                                    SimpleVGA                  0      8613               FALL  1       

6.2.5::Path details for port: SDATA2    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDATA2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3196/I                                                ClkMux                     0      2073               RISE  1       
I__3196/O                                                ClkMux                     309    2381               RISE  1       
SDATAZ0Z2_LC_9_14_6/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SDATAZ0Z2_LC_9_14_6/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__3202/I                         Odrv4                      0      2921               RISE  1       
I__3202/O                         Odrv4                      351    3272               RISE  1       
I__3204/I                         LocalMux                   0      3272               RISE  1       
I__3204/O                         LocalMux                   330    3602               RISE  1       
I__3205/I                         IoInMux                    0      3602               RISE  1       
I__3205/O                         IoInMux                    259    3861               RISE  1       
SDATA2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
SDATA2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
SDATA2_obuf_iopad/DIN             IO_PAD                     0      6098               FALL  1       
SDATA2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
SDATA2                            SimpleVGA                  0      8186               FALL  1       

6.2.6::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17444


Launch Clock Path Delay       11323
+ Clock To Q Delay              540
+ Data Path Delay              5580
---------------------------- ------
Clock To Out Delay            17444

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3183/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3183/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3184/I                                                               GlobalMux                           0      1918               RISE  1       
I__3184/O                                                               GlobalMux                           154    2073               RISE  1       
I__3185/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3185/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3197/I                                                               LocalMux                            0      2522               RISE  1       
I__3197/O                                                               LocalMux                            330    2851               RISE  1       
I__3199/I                                                               InMux                               0      2851               RISE  1       
I__3199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                     LogicCell40_SEQ_MODE_0000           449    3560               RISE  1       
I__1863/I                                                               Odrv12                              0      3560               RISE  1       
I__1863/O                                                               Odrv12                              491    4051               RISE  1       
I__1864/I                                                               Span12Mux_s7_v                      0      4051               RISE  1       
I__1864/O                                                               Span12Mux_s7_v                      281    4331               RISE  1       
I__1865/I                                                               Sp12to4                             0      4331               RISE  1       
I__1865/O                                                               Sp12to4                             428    4759               RISE  1       
I__1866/I                                                               IoSpan4Mux                          0      4759               RISE  1       
I__1866/O                                                               IoSpan4Mux                          288    5046               RISE  1       
I__1867/I                                                               LocalMux                            0      5046               RISE  1       
I__1867/O                                                               LocalMux                            330    5376               RISE  1       
I__1868/I                                                               IoInMux                             0      5376               RISE  1       
I__1868/O                                                               IoInMux                             259    5636               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5636               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   8259                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8259               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__552/I                                                                Odrv12                              0      8259               RISE  1       
I__552/O                                                                Odrv12                              491    8750               RISE  1       
I__553/I                                                                Sp12to4                             0      8750               RISE  1       
I__553/O                                                                Sp12to4                             428    9177               RISE  1       
I__554/I                                                                Span4Mux_h                          0      9177               RISE  1       
I__554/O                                                                Span4Mux_h                          302    9479               RISE  1       
I__555/I                                                                Span4Mux_s1_h                       0      9479               RISE  1       
I__555/O                                                                Span4Mux_s1_h                       175    9654               RISE  1       
I__556/I                                                                LocalMux                            0      9654               RISE  1       
I__556/O                                                                LocalMux                            330    9984               RISE  1       
I__557/I                                                                IoInMux                             0      9984               RISE  1       
I__557/O                                                                IoInMux                             259    10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10861              RISE  24      
I__2879/I                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2879/O                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2880/I                                                               GlobalMux                           0      10861              RISE  1       
I__2880/O                                                               GlobalMux                           154    11015              RISE  1       
I__2888/I                                                               ClkMux                              0      11015              RISE  1       
I__2888/O                                                               ClkMux                              309    11323              RISE  1       
VSyncZ0_LC_7_5_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      11323              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSyncZ0_LC_7_5_7/lcout           LogicCell40_SEQ_MODE_1000  540    11864              RISE  1       
I__1995/I                        Odrv4                      0      11864              RISE  1       
I__1995/O                        Odrv4                      351    12214              RISE  1       
I__1996/I                        Span4Mux_s3_v              0      12214              RISE  1       
I__1996/O                        Span4Mux_s3_v              316    12530              RISE  1       
I__1997/I                        LocalMux                   0      12530              RISE  1       
I__1997/O                        LocalMux                   330    12859              RISE  1       
I__1998/I                        IoInMux                    0      12859              RISE  1       
I__1998/O                        IoInMux                    259    13119              RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13119              RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   15356              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      15356              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   17444              FALL  1       
VSync                            SimpleVGA                  0      17444              FALL  1       

6.2.7::Path details for port: nCS1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8677


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5756
---------------------------- ------
Clock To Out Delay             8677

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3191/I                                                ClkMux                     0      2073               RISE  1       
I__3191/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_7_14_0/clk                                     LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_7_14_0/lcout          LogicCell40_SEQ_MODE_1001  540    2921               RISE  3       
I__2080/I                       Odrv4                      0      2921               RISE  1       
I__2080/O                       Odrv4                      351    3272               RISE  1       
I__2082/I                       Span4Mux_s2_h              0      3272               RISE  1       
I__2082/O                       Span4Mux_s2_h              203    3475               RISE  1       
I__2083/I                       IoSpan4Mux                 0      3475               RISE  1       
I__2083/O                       IoSpan4Mux                 288    3763               RISE  1       
I__2085/I                       LocalMux                   0      3763               RISE  1       
I__2085/O                       LocalMux                   330    4093               RISE  1       
I__2087/I                       IoInMux                    0      4093               RISE  1       
I__2087/O                       IoInMux                    259    4352               RISE  1       
nCS1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4352               RISE  1       
nCS1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6589               FALL  1       
nCS1_obuf_iopad/DIN             IO_PAD                     0      6589               FALL  1       
nCS1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8677               FALL  1       
nCS1                            SimpleVGA                  0      8677               FALL  1       

6.2.8::Path details for port: nCS2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8677


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5756
---------------------------- ------
Clock To Out Delay             8677

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3191/I                                                ClkMux                     0      2073               RISE  1       
I__3191/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_7_14_0/clk                                     LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_7_14_0/lcout          LogicCell40_SEQ_MODE_1001  540    2921               RISE  3       
I__2080/I                       Odrv4                      0      2921               RISE  1       
I__2080/O                       Odrv4                      351    3272               RISE  1       
I__2082/I                       Span4Mux_s2_h              0      3272               RISE  1       
I__2082/O                       Span4Mux_s2_h              203    3475               RISE  1       
I__2083/I                       IoSpan4Mux                 0      3475               RISE  1       
I__2083/O                       IoSpan4Mux                 288    3763               RISE  1       
I__2084/I                       LocalMux                   0      3763               RISE  1       
I__2084/O                       LocalMux                   330    4093               RISE  1       
I__2086/I                       IoInMux                    0      4093               RISE  1       
I__2086/O                       IoInMux                    259    4352               RISE  1       
nCS2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4352               RISE  1       
nCS2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6589               FALL  1       
nCS2_obuf_iopad/DIN             IO_PAD                     0      6589               FALL  1       
nCS2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8677               FALL  1       
nCS2                            SimpleVGA                  0      8677               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: SDATA1    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SDATA1
Clock Port        : Clock12MHz
Clock Reference   : SimpleVGA|Clock12MHz:R
Hold Time         : 245


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2136
---------------------------- ------
Hold Time                       245

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
SDATA1                                 SimpleVGA                  0      0                  FALL  1       
SDATA1_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  FALL  1       
SDATA1_ibuf_iopad/DOUT                 IO_PAD                     460    460                FALL  1       
SDATA1_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SDATA1_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__3230/I                              Odrv4                      0      923                FALL  1       
I__3230/O                              Odrv4                      372    1295               FALL  1       
I__3234/I                              Span4Mux_h                 0      1295               FALL  1       
I__3234/O                              Span4Mux_h                 316    1610               FALL  1       
I__3240/I                              LocalMux                   0      1610               FALL  1       
I__3240/O                              LocalMux                   309    1919               FALL  1       
I__3249/I                              InMux                      0      1919               FALL  1       
I__3249/O                              InMux                      217    2136               FALL  1       
content_content_ram6__0_LC_8_14_2/in1  LogicCell40_SEQ_MODE_1000  0      2136               FALL  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3194/I                                                ClkMux                     0      2073               RISE  1       
I__3194/O                                                ClkMux                     309    2381               RISE  1       
content_content_ram6__0_LC_8_14_2/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17333


Launch Clock Path Delay       11323
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay            17333

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3183/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3183/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3184/I                                                               GlobalMux                           0      1918               RISE  1       
I__3184/O                                                               GlobalMux                           154    2073               RISE  1       
I__3185/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3185/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3197/I                                                               LocalMux                            0      2522               RISE  1       
I__3197/O                                                               LocalMux                            330    2851               RISE  1       
I__3199/I                                                               InMux                               0      2851               RISE  1       
I__3199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                     LogicCell40_SEQ_MODE_0000           449    3560               RISE  1       
I__1863/I                                                               Odrv12                              0      3560               RISE  1       
I__1863/O                                                               Odrv12                              491    4051               RISE  1       
I__1864/I                                                               Span12Mux_s7_v                      0      4051               RISE  1       
I__1864/O                                                               Span12Mux_s7_v                      281    4331               RISE  1       
I__1865/I                                                               Sp12to4                             0      4331               RISE  1       
I__1865/O                                                               Sp12to4                             428    4759               RISE  1       
I__1866/I                                                               IoSpan4Mux                          0      4759               RISE  1       
I__1866/O                                                               IoSpan4Mux                          288    5046               RISE  1       
I__1867/I                                                               LocalMux                            0      5046               RISE  1       
I__1867/O                                                               LocalMux                            330    5376               RISE  1       
I__1868/I                                                               IoInMux                             0      5376               RISE  1       
I__1868/O                                                               IoInMux                             259    5636               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5636               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   8259                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8259               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__552/I                                                                Odrv12                              0      8259               RISE  1       
I__552/O                                                                Odrv12                              491    8750               RISE  1       
I__553/I                                                                Sp12to4                             0      8750               RISE  1       
I__553/O                                                                Sp12to4                             428    9177               RISE  1       
I__554/I                                                                Span4Mux_h                          0      9177               RISE  1       
I__554/O                                                                Span4Mux_h                          302    9479               RISE  1       
I__555/I                                                                Span4Mux_s1_h                       0      9479               RISE  1       
I__555/O                                                                Span4Mux_s1_h                       175    9654               RISE  1       
I__556/I                                                                LocalMux                            0      9654               RISE  1       
I__556/O                                                                LocalMux                            330    9984               RISE  1       
I__557/I                                                                IoInMux                             0      9984               RISE  1       
I__557/O                                                                IoInMux                             259    10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10861              RISE  24      
I__2879/I                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2879/O                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2880/I                                                               GlobalMux                           0      10861              RISE  1       
I__2880/O                                                               GlobalMux                           154    11015              RISE  1       
I__2883/I                                                               ClkMux                              0      11015              RISE  1       
I__2883/O                                                               ClkMux                              309    11323              RISE  1       
HSyncZ0_LC_4_6_6/clk                                                    LogicCell40_SEQ_MODE_1000           0      11323              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSyncZ0_LC_4_6_6/lcout           LogicCell40_SEQ_MODE_1000  540    11864              FALL  1       
I__1194/I                        Odrv4                      0      11864              FALL  1       
I__1194/O                        Odrv4                      372    12235              FALL  1       
I__1195/I                        Span4Mux_h                 0      12235              FALL  1       
I__1195/O                        Span4Mux_h                 316    12551              FALL  1       
I__1196/I                        Span4Mux_s3_v              0      12551              FALL  1       
I__1196/O                        Span4Mux_s3_v              337    12887              FALL  1       
I__1197/I                        LocalMux                   0      12887              FALL  1       
I__1197/O                        LocalMux                   309    13196              FALL  1       
I__1198/I                        IoInMux                    0      13196              FALL  1       
I__1198/O                        IoInMux                    217    13413              FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13413              FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   15419              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      15419              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   17333              RISE  1       
HSync                            SimpleVGA                  0      17333              RISE  1       

6.5.2::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17193


Launch Clock Path Delay       11323
+ Clock To Q Delay              540
+ Data Path Delay              5329
---------------------------- ------
Clock To Out Delay            17193

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3183/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3183/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3184/I                                                               GlobalMux                           0      1918               RISE  1       
I__3184/O                                                               GlobalMux                           154    2073               RISE  1       
I__3185/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3185/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3197/I                                                               LocalMux                            0      2522               RISE  1       
I__3197/O                                                               LocalMux                            330    2851               RISE  1       
I__3199/I                                                               InMux                               0      2851               RISE  1       
I__3199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                     LogicCell40_SEQ_MODE_0000           449    3560               RISE  1       
I__1863/I                                                               Odrv12                              0      3560               RISE  1       
I__1863/O                                                               Odrv12                              491    4051               RISE  1       
I__1864/I                                                               Span12Mux_s7_v                      0      4051               RISE  1       
I__1864/O                                                               Span12Mux_s7_v                      281    4331               RISE  1       
I__1865/I                                                               Sp12to4                             0      4331               RISE  1       
I__1865/O                                                               Sp12to4                             428    4759               RISE  1       
I__1866/I                                                               IoSpan4Mux                          0      4759               RISE  1       
I__1866/O                                                               IoSpan4Mux                          288    5046               RISE  1       
I__1867/I                                                               LocalMux                            0      5046               RISE  1       
I__1867/O                                                               LocalMux                            330    5376               RISE  1       
I__1868/I                                                               IoInMux                             0      5376               RISE  1       
I__1868/O                                                               IoInMux                             259    5636               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5636               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   8259                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8259               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__552/I                                                                Odrv12                              0      8259               RISE  1       
I__552/O                                                                Odrv12                              491    8750               RISE  1       
I__553/I                                                                Sp12to4                             0      8750               RISE  1       
I__553/O                                                                Sp12to4                             428    9177               RISE  1       
I__554/I                                                                Span4Mux_h                          0      9177               RISE  1       
I__554/O                                                                Span4Mux_h                          302    9479               RISE  1       
I__555/I                                                                Span4Mux_s1_h                       0      9479               RISE  1       
I__555/O                                                                Span4Mux_s1_h                       175    9654               RISE  1       
I__556/I                                                                LocalMux                            0      9654               RISE  1       
I__556/O                                                                LocalMux                            330    9984               RISE  1       
I__557/I                                                                IoInMux                             0      9984               RISE  1       
I__557/O                                                                IoInMux                             259    10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10861              RISE  24      
I__2879/I                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2879/O                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2880/I                                                               GlobalMux                           0      10861              RISE  1       
I__2880/O                                                               GlobalMux                           154    11015              RISE  1       
I__2886/I                                                               ClkMux                              0      11015              RISE  1       
I__2886/O                                                               ClkMux                              309    11323              RISE  1       
PixelZ0_LC_4_3_2/clk                                                    LogicCell40_SEQ_MODE_1000           0      11323              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_4_3_2/lcout           LogicCell40_SEQ_MODE_1000  540    11864              FALL  1       
I__1088/I                        Odrv4                      0      11864              FALL  1       
I__1088/O                        Odrv4                      372    12235              FALL  1       
I__1089/I                        Span4Mux_h                 0      12235              FALL  1       
I__1089/O                        Span4Mux_h                 316    12551              FALL  1       
I__1090/I                        Span4Mux_s1_v              0      12551              FALL  1       
I__1090/O                        Span4Mux_s1_v              196    12747              FALL  1       
I__1091/I                        LocalMux                   0      12747              FALL  1       
I__1091/O                        LocalMux                   309    13056              FALL  1       
I__1092/I                        IoInMux                    0      13056              FALL  1       
I__1092/O                        IoInMux                    217    13273              FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13273              FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   15279              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      15279              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   17193              RISE  1       
Pixel                            SimpleVGA                  0      17193              RISE  1       

6.5.3::Path details for port: SCLK1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8613


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8613
---------------------------- ------
Clock To Out Delay             8613

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__3183/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__3183/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__3184/I                                                GlobalMux                  0      1714               FALL  1       
I__3184/O                                                GlobalMux                  77     1791               FALL  1       
I__3195/I                                                Glb2LocalMux               0      1791               FALL  1       
I__3195/O                                                Glb2LocalMux               358    2149               FALL  1       
I__3198/I                                                LocalMux                   0      2149               FALL  1       
I__3198/O                                                LocalMux                   309    2458               FALL  1       
I__3200/I                                                InMux                      0      2458               FALL  1       
I__3200/O                                                InMux                      217    2675               FALL  1       
slaveselect_RNIK7MV_LC_9_13_7/in1                        LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
slaveselect_RNIK7MV_LC_9_13_7/lcout                      LogicCell40_SEQ_MODE_0000  379    3054               FALL  2       
I__3120/I                                                Odrv4                      0      3054               FALL  1       
I__3120/O                                                Odrv4                      372    3425               FALL  1       
I__3121/I                                                Span4Mux_s3_v              0      3425               FALL  1       
I__3121/O                                                Span4Mux_s3_v              337    3762               FALL  1       
I__3123/I                                                LocalMux                   0      3762               FALL  1       
I__3123/O                                                LocalMux                   309    4071               FALL  1       
I__3125/I                                                IoInMux                    0      4071               FALL  1       
I__3125/O                                                IoInMux                    217    4288               FALL  1       
SCLK1_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4288               FALL  1       
SCLK1_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2237   6525               FALL  1       
SCLK1_obuf_iopad/DIN                                     IO_PAD                     0      6525               FALL  1       
SCLK1_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     2088   8613               FALL  1       
SCLK1                                                    SimpleVGA                  0      8613               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8686


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8686
---------------------------- ------
Clock To Out Delay             8686

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3195/I                                                Glb2LocalMux               0      2073               RISE  1       
I__3195/O                                                Glb2LocalMux               449    2522               RISE  1       
I__3198/I                                                LocalMux                   0      2522               RISE  1       
I__3198/O                                                LocalMux                   330    2851               RISE  1       
I__3200/I                                                InMux                      0      2851               RISE  1       
I__3200/O                                                InMux                      259    3111               RISE  1       
slaveselect_RNIK7MV_LC_9_13_7/in1                        LogicCell40_SEQ_MODE_0000  0      3111               RISE  1       
slaveselect_RNIK7MV_LC_9_13_7/lcout                      LogicCell40_SEQ_MODE_0000  400    3510               RISE  2       
I__3120/I                                                Odrv4                      0      3510               RISE  1       
I__3120/O                                                Odrv4                      351    3861               RISE  1       
I__3121/I                                                Span4Mux_s3_v              0      3861               RISE  1       
I__3121/O                                                Span4Mux_s3_v              316    4177               RISE  1       
I__3123/I                                                LocalMux                   0      4177               RISE  1       
I__3123/O                                                LocalMux                   330    4506               RISE  1       
I__3125/I                                                IoInMux                    0      4506               RISE  1       
I__3125/O                                                IoInMux                    259    4766               RISE  1       
SCLK1_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4766               RISE  1       
SCLK1_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2006   6772               RISE  1       
SCLK1_obuf_iopad/DIN                                     IO_PAD                     0      6772               RISE  1       
SCLK1_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     1914   8686               RISE  1       
SCLK1                                                    SimpleVGA                  0      8686               RISE  1       

6.5.4::Path details for port: SCLK2     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8613


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8613
---------------------------- ------
Clock To Out Delay             8613

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__3183/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__3183/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__3184/I                                                GlobalMux                  0      1714               FALL  1       
I__3184/O                                                GlobalMux                  77     1791               FALL  1       
I__3195/I                                                Glb2LocalMux               0      1791               FALL  1       
I__3195/O                                                Glb2LocalMux               358    2149               FALL  1       
I__3198/I                                                LocalMux                   0      2149               FALL  1       
I__3198/O                                                LocalMux                   309    2458               FALL  1       
I__3200/I                                                InMux                      0      2458               FALL  1       
I__3200/O                                                InMux                      217    2675               FALL  1       
slaveselect_RNIK7MV_LC_9_13_7/in1                        LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
slaveselect_RNIK7MV_LC_9_13_7/lcout                      LogicCell40_SEQ_MODE_0000  379    3054               FALL  2       
I__3120/I                                                Odrv4                      0      3054               FALL  1       
I__3120/O                                                Odrv4                      372    3425               FALL  1       
I__3121/I                                                Span4Mux_s3_v              0      3425               FALL  1       
I__3121/O                                                Span4Mux_s3_v              337    3762               FALL  1       
I__3122/I                                                LocalMux                   0      3762               FALL  1       
I__3122/O                                                LocalMux                   309    4071               FALL  1       
I__3124/I                                                IoInMux                    0      4071               FALL  1       
I__3124/O                                                IoInMux                    217    4288               FALL  1       
SCLK2_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4288               FALL  1       
SCLK2_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2237   6525               FALL  1       
SCLK2_obuf_iopad/DIN                                     IO_PAD                     0      6525               FALL  1       
SCLK2_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     2088   8613               FALL  1       
SCLK2                                                    SimpleVGA                  0      8613               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8686


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8686
---------------------------- ------
Clock To Out Delay             8686

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3195/I                                                Glb2LocalMux               0      2073               RISE  1       
I__3195/O                                                Glb2LocalMux               449    2522               RISE  1       
I__3198/I                                                LocalMux                   0      2522               RISE  1       
I__3198/O                                                LocalMux                   330    2851               RISE  1       
I__3200/I                                                InMux                      0      2851               RISE  1       
I__3200/O                                                InMux                      259    3111               RISE  1       
slaveselect_RNIK7MV_LC_9_13_7/in1                        LogicCell40_SEQ_MODE_0000  0      3111               RISE  1       
slaveselect_RNIK7MV_LC_9_13_7/lcout                      LogicCell40_SEQ_MODE_0000  400    3510               RISE  2       
I__3120/I                                                Odrv4                      0      3510               RISE  1       
I__3120/O                                                Odrv4                      351    3861               RISE  1       
I__3121/I                                                Span4Mux_s3_v              0      3861               RISE  1       
I__3121/O                                                Span4Mux_s3_v              316    4177               RISE  1       
I__3122/I                                                LocalMux                   0      4177               RISE  1       
I__3122/O                                                LocalMux                   330    4506               RISE  1       
I__3124/I                                                IoInMux                    0      4506               RISE  1       
I__3124/O                                                IoInMux                    259    4766               RISE  1       
SCLK2_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4766               RISE  1       
SCLK2_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2006   6772               RISE  1       
SCLK2_obuf_iopad/DIN                                     IO_PAD                     0      6772               RISE  1       
SCLK2_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     1914   8686               RISE  1       
SCLK2                                                    SimpleVGA                  0      8686               RISE  1       

6.5.5::Path details for port: SDATA2    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDATA2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3196/I                                                ClkMux                     0      2073               RISE  1       
I__3196/O                                                ClkMux                     309    2381               RISE  1       
SDATAZ0Z2_LC_9_14_6/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SDATAZ0Z2_LC_9_14_6/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__3202/I                         Odrv4                      0      2921               FALL  1       
I__3202/O                         Odrv4                      372    3293               FALL  1       
I__3204/I                         LocalMux                   0      3293               FALL  1       
I__3204/O                         LocalMux                   309    3602               FALL  1       
I__3205/I                         IoInMux                    0      3602               FALL  1       
I__3205/O                         IoInMux                    217    3819               FALL  1       
SDATA2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
SDATA2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
SDATA2_obuf_iopad/DIN             IO_PAD                     0      5825               RISE  1       
SDATA2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
SDATA2                            SimpleVGA                  0      7739               RISE  1       

6.5.6::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17018


Launch Clock Path Delay       11323
+ Clock To Q Delay              540
+ Data Path Delay              5154
---------------------------- ------
Clock To Out Delay            17018

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__3183/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3183/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__3184/I                                                               GlobalMux                           0      1918               RISE  1       
I__3184/O                                                               GlobalMux                           154    2073               RISE  1       
I__3185/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__3185/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__3197/I                                                               LocalMux                            0      2522               RISE  1       
I__3197/O                                                               LocalMux                            330    2851               RISE  1       
I__3199/I                                                               InMux                               0      2851               RISE  1       
I__3199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/in0                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_6_8_6/lcout                     LogicCell40_SEQ_MODE_0000           449    3560               RISE  1       
I__1863/I                                                               Odrv12                              0      3560               RISE  1       
I__1863/O                                                               Odrv12                              491    4051               RISE  1       
I__1864/I                                                               Span12Mux_s7_v                      0      4051               RISE  1       
I__1864/O                                                               Span12Mux_s7_v                      281    4331               RISE  1       
I__1865/I                                                               Sp12to4                             0      4331               RISE  1       
I__1865/O                                                               Sp12to4                             428    4759               RISE  1       
I__1866/I                                                               IoSpan4Mux                          0      4759               RISE  1       
I__1866/O                                                               IoSpan4Mux                          288    5046               RISE  1       
I__1867/I                                                               LocalMux                            0      5046               RISE  1       
I__1867/O                                                               LocalMux                            330    5376               RISE  1       
I__1868/I                                                               IoInMux                             0      5376               RISE  1       
I__1868/O                                                               IoInMux                             259    5636               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      5636               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   8259                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      8259               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__552/I                                                                Odrv12                              0      8259               RISE  1       
I__552/O                                                                Odrv12                              491    8750               RISE  1       
I__553/I                                                                Sp12to4                             0      8750               RISE  1       
I__553/O                                                                Sp12to4                             428    9177               RISE  1       
I__554/I                                                                Span4Mux_h                          0      9177               RISE  1       
I__554/O                                                                Span4Mux_h                          302    9479               RISE  1       
I__555/I                                                                Span4Mux_s1_h                       0      9479               RISE  1       
I__555/O                                                                Span4Mux_s1_h                       175    9654               RISE  1       
I__556/I                                                                LocalMux                            0      9654               RISE  1       
I__556/O                                                                LocalMux                            330    9984               RISE  1       
I__557/I                                                                IoInMux                             0      9984               RISE  1       
I__557/O                                                                IoInMux                             259    10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      10243              RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    10861              RISE  24      
I__2879/I                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2879/O                                                               gio2CtrlBuf                         0      10861              RISE  1       
I__2880/I                                                               GlobalMux                           0      10861              RISE  1       
I__2880/O                                                               GlobalMux                           154    11015              RISE  1       
I__2888/I                                                               ClkMux                              0      11015              RISE  1       
I__2888/O                                                               ClkMux                              309    11323              RISE  1       
VSyncZ0_LC_7_5_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      11323              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSyncZ0_LC_7_5_7/lcout           LogicCell40_SEQ_MODE_1000  540    11864              FALL  1       
I__1995/I                        Odrv4                      0      11864              FALL  1       
I__1995/O                        Odrv4                      372    12235              FALL  1       
I__1996/I                        Span4Mux_s3_v              0      12235              FALL  1       
I__1996/O                        Span4Mux_s3_v              337    12572              FALL  1       
I__1997/I                        LocalMux                   0      12572              FALL  1       
I__1997/O                        LocalMux                   309    12880              FALL  1       
I__1998/I                        IoInMux                    0      12880              FALL  1       
I__1998/O                        IoInMux                    217    13098              FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13098              FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   15104              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      15104              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   17018              RISE  1       
VSync                            SimpleVGA                  0      17018              RISE  1       

6.5.7::Path details for port: nCS1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8265


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5344
---------------------------- ------
Clock To Out Delay             8265

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3191/I                                                ClkMux                     0      2073               RISE  1       
I__3191/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_7_14_0/clk                                     LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_7_14_0/lcout          LogicCell40_SEQ_MODE_1001  540    2921               FALL  3       
I__2080/I                       Odrv4                      0      2921               FALL  1       
I__2080/O                       Odrv4                      372    3293               FALL  1       
I__2082/I                       Span4Mux_s2_h              0      3293               FALL  1       
I__2082/O                       Span4Mux_s2_h              203    3496               FALL  1       
I__2083/I                       IoSpan4Mux                 0      3496               FALL  1       
I__2083/O                       IoSpan4Mux                 323    3819               FALL  1       
I__2085/I                       LocalMux                   0      3819               FALL  1       
I__2085/O                       LocalMux                   309    4128               FALL  1       
I__2087/I                       IoInMux                    0      4128               FALL  1       
I__2087/O                       IoInMux                    217    4345               FALL  1       
nCS1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4345               FALL  1       
nCS1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6351               RISE  1       
nCS1_obuf_iopad/DIN             IO_PAD                     0      6351               RISE  1       
nCS1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8265               RISE  1       
nCS1                            SimpleVGA                  0      8265               RISE  1       

6.5.8::Path details for port: nCS2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8265


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5344
---------------------------- ------
Clock To Out Delay             8265

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__3183/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__3183/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__3184/I                                                GlobalMux                  0      1918               RISE  1       
I__3184/O                                                GlobalMux                  154    2073               RISE  1       
I__3191/I                                                ClkMux                     0      2073               RISE  1       
I__3191/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_7_14_0/clk                                     LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_7_14_0/lcout          LogicCell40_SEQ_MODE_1001  540    2921               FALL  3       
I__2080/I                       Odrv4                      0      2921               FALL  1       
I__2080/O                       Odrv4                      372    3293               FALL  1       
I__2082/I                       Span4Mux_s2_h              0      3293               FALL  1       
I__2082/O                       Span4Mux_s2_h              203    3496               FALL  1       
I__2083/I                       IoSpan4Mux                 0      3496               FALL  1       
I__2083/O                       IoSpan4Mux                 323    3819               FALL  1       
I__2084/I                       LocalMux                   0      3819               FALL  1       
I__2084/O                       LocalMux                   309    4128               FALL  1       
I__2086/I                       IoInMux                    0      4128               FALL  1       
I__2086/O                       IoInMux                    217    4345               FALL  1       
nCS2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4345               FALL  1       
nCS2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6351               RISE  1       
nCS2_obuf_iopad/DIN             IO_PAD                     0      6351               RISE  1       
nCS2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8265               RISE  1       
nCS2                            SimpleVGA                  0      8265               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

