
Template_407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a2c  0800f370  0800f370  0001f370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd9c  0800fd9c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd9c  0800fd9c  0001fd9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fda4  0800fda4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fda4  0800fda4  0001fda4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fda8  0800fda8  0001fda8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800fdac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ec  2**0
                  CONTENTS
 10 .bss          00004e44  200001f0  200001f0  000201f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20005034  20005034  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020ac8  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000052d6  00000000  00000000  00040ce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001990  00000000  00000000  00045fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001768  00000000  00000000  00047950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00009075  00000000  00000000  000490b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022073  00000000  00000000  0005212d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6b16  00000000  00000000  000741a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015acb6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007e60  00000000  00000000  0015ad08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f358 	.word	0x0800f358

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800f358 	.word	0x0800f358

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  HAL_Init();
 8000ffe:	f001 ffd1 	bl	8002fa4 <HAL_Init>
  //MX_GPIO_Init();
  sys_stm32_clock_init(336, 8, 2, 7);
 8001002:	2307      	movs	r3, #7
 8001004:	2202      	movs	r2, #2
 8001006:	2108      	movs	r1, #8
 8001008:	f44f 70a8 	mov.w	r0, #336	; 0x150
 800100c:	f006 f928 	bl	8007260 <sys_stm32_clock_init>
  delay_init(168);
 8001010:	20a8      	movs	r0, #168	; 0xa8
 8001012:	f006 f8a1 	bl	8007158 <delay_init>
  led_init();
 8001016:	f001 f9c9 	bl	80023ac <led_init>
  key_init();                              /*  */
 800101a:	f001 f967 	bl	80022ec <key_init>
  usart_init(115200);
 800101e:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8001022:	f006 f9a9 	bl	8007378 <usart_init>
  //rs232_init(9600);                       /* RS232 */

  debug_init();
 8001026:	f006 fdf1 	bl	8007c0c <debug_init>
  stepper_init(0xFFFF-1, 84 - 1);      		/*TIM8		   */
 800102a:	2153      	movs	r1, #83	; 0x53
 800102c:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8001030:	f001 faf6 	bl	8002620 <stepper_init>
  gtim_timx_encoder_chy_init(0xffff, 0);	/*TIM3()*/
 8001034:	2100      	movs	r1, #0
 8001036:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800103a:	f001 fd13 	bl	8002a64 <gtim_timx_encoder_chy_init>
  btim_timx_int_init(1000-1, 84-1);			/*TIM620ms*/
 800103e:	2153      	movs	r1, #83	; 0x53
 8001040:	f240 30e7 	movw	r0, #999	; 0x3e7
 8001044:	f001 fcb2 	bl	80029ac <btim_timx_int_init>

  /*MCU*/
  debug_structSize();
 8001048:	f006 faa4 	bl	8007594 <debug_structSize>
  pid_init();
 800104c:	f001 f9f6 	bl	800243c <pid_init>
//  stepper_star(STEPPER_MOTOR_1);
//  stepper_star(STEPPER_MOTOR_2);
#endif

  //rs232_send_data((uint8_t *)("\r\n hello world\r\n \0"), 20);
  xTaskCreate(start_task,
 8001050:	4b07      	ldr	r3, [pc, #28]	; (8001070 <main+0x78>)
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	2301      	movs	r3, #1
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2300      	movs	r3, #0
 800105a:	2280      	movs	r2, #128	; 0x80
 800105c:	4905      	ldr	r1, [pc, #20]	; (8001074 <main+0x7c>)
 800105e:	4806      	ldr	r0, [pc, #24]	; (8001078 <main+0x80>)
 8001060:	f007 fc49 	bl	80088f6 <xTaskCreate>
			  START_Task_Stack,
			  NULL,
			  START_Task_Prio,
			  &Start_Handle_t);

  vTaskStartScheduler();
 8001064:	f007 fe32 	bl	8008ccc <vTaskStartScheduler>
  while(1)
  {
      delay_ms(10);
 8001068:	200a      	movs	r0, #10
 800106a:	f006 f8c5 	bl	80071f8 <delay_ms>
 800106e:	e7fb      	b.n	8001068 <main+0x70>
 8001070:	2000020c 	.word	0x2000020c
 8001074:	0800f370 	.word	0x0800f370
 8001078:	08001655 	.word	0x08001655

0800107c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_MspInit+0x54>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108a:	4a11      	ldr	r2, [pc, #68]	; (80010d0 <HAL_MspInit+0x54>)
 800108c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001090:	6453      	str	r3, [r2, #68]	; 0x44
 8001092:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <HAL_MspInit+0x54>)
 8001094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001096:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	603b      	str	r3, [r7, #0]
 80010a2:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <HAL_MspInit+0x54>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	4a0a      	ldr	r2, [pc, #40]	; (80010d0 <HAL_MspInit+0x54>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ac:	6413      	str	r3, [r2, #64]	; 0x40
 80010ae:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <HAL_MspInit+0x54>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b6:	603b      	str	r3, [r7, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010ba:	2200      	movs	r2, #0
 80010bc:	210f      	movs	r1, #15
 80010be:	f06f 0001 	mvn.w	r0, #1
 80010c2:	f002 fce4 	bl	8003a8e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40023800 	.word	0x40023800

080010d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010d8:	e7fe      	b.n	80010d8 <NMI_Handler+0x4>
	...

080010dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
	  /* Go to infinite loop when Hard Fault exception occurs */
	unsigned int lr ;

	unsigned int pc_pre_msp, pc_pre_psp;

	unsigned int StackSPIndexOffset = 6*4;//SP,STM32
 80010e2:	2318      	movs	r3, #24
 80010e4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_MSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 80010e6:	f3ef 8308 	mrs	r3, MSP
 80010ea:	607b      	str	r3, [r7, #4]
  return(result);
 80010ec:	687a      	ldr	r2, [r7, #4]

	//lr  = __return_address();


	pc_pre_msp =*(unsigned int*)( __get_MSP() + StackSPIndexOffset);
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	4413      	add	r3, r2
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80010f6:	f3ef 8309 	mrs	r3, PSP
 80010fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80010fc:	68ba      	ldr	r2, [r7, #8]


	pc_pre_psp =*(unsigned int*)( __get_PSP() + StackSPIndexOffset);
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	4413      	add	r3, r2
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	60fb      	str	r3, [r7, #12]

	printf("HardFault_Handler,pc_pre_msp = 0x%08x  pc_pre_psp = 0x%08x\n",pc_pre_msp, pc_pre_psp);
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	6939      	ldr	r1, [r7, #16]
 800110a:	4802      	ldr	r0, [pc, #8]	; (8001114 <HardFault_Handler+0x38>)
 800110c:	f00a fc3a 	bl	800b984 <iprintf>


  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001110:	e7fe      	b.n	8001110 <HardFault_Handler+0x34>
 8001112:	bf00      	nop
 8001114:	0800f378 	.word	0x0800f378

08001118 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800111c:	e7fe      	b.n	800111c <MemManage_Handler+0x4>

0800111e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001122:	e7fe      	b.n	8001122 <BusFault_Handler+0x4>

08001124 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001128:	e7fe      	b.n	8001128 <UsageFault_Handler+0x4>

0800112a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800112a:	b480      	push	{r7}
 800112c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800113c:	f001 ff84 	bl	8003048 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001140:	f008 fa1c 	bl	800957c <xTaskGetSchedulerState>
 8001144:	4603      	mov	r3, r0
 8001146:	2b01      	cmp	r3, #1
 8001148:	d001      	beq.n	800114e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800114a:	f009 f95d 	bl	800a408 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}

08001152 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0
	return 1;
 8001156:	2301      	movs	r3, #1
}
 8001158:	4618      	mov	r0, r3
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <_kill>:

int _kill(int pid, int sig)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
 800116a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800116c:	f009 fbe4 	bl	800a938 <__errno>
 8001170:	4603      	mov	r3, r0
 8001172:	2216      	movs	r2, #22
 8001174:	601a      	str	r2, [r3, #0]
	return -1;
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <_exit>:

void _exit (int status)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800118a:	f04f 31ff 	mov.w	r1, #4294967295
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f7ff ffe7 	bl	8001162 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001194:	e7fe      	b.n	8001194 <_exit+0x12>

08001196 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b086      	sub	sp, #24
 800119a:	af00      	add	r7, sp, #0
 800119c:	60f8      	str	r0, [r7, #12]
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	e00a      	b.n	80011be <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011a8:	f3af 8000 	nop.w
 80011ac:	4601      	mov	r1, r0
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	1c5a      	adds	r2, r3, #1
 80011b2:	60ba      	str	r2, [r7, #8]
 80011b4:	b2ca      	uxtb	r2, r1
 80011b6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	dbf0      	blt.n	80011a8 <_read+0x12>
	}

return len;
 80011c6:	687b      	ldr	r3, [r7, #4]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]
 80011e0:	e009      	b.n	80011f6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	1c5a      	adds	r2, r3, #1
 80011e6:	60ba      	str	r2, [r7, #8]
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f006 f8b2 	bl	8007354 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	3301      	adds	r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	dbf1      	blt.n	80011e2 <_write+0x12>
	}
	return len;
 80011fe:	687b      	ldr	r3, [r7, #4]
}
 8001200:	4618      	mov	r0, r3
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <_close>:

int _close(int file)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
	return -1;
 8001210:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001230:	605a      	str	r2, [r3, #4]
	return 0;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <_isatty>:

int _isatty(int file)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	return 1;
 8001248:	2301      	movs	r3, #1
}
 800124a:	4618      	mov	r0, r3
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001256:	b480      	push	{r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	607a      	str	r2, [r7, #4]
	return 0;
 8001262:	2300      	movs	r3, #0
}
 8001264:	4618      	mov	r0, r3
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001278:	4a14      	ldr	r2, [pc, #80]	; (80012cc <_sbrk+0x5c>)
 800127a:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <_sbrk+0x60>)
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001284:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <_sbrk+0x64>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d102      	bne.n	8001292 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <_sbrk+0x64>)
 800128e:	4a12      	ldr	r2, [pc, #72]	; (80012d8 <_sbrk+0x68>)
 8001290:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001292:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <_sbrk+0x64>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4413      	add	r3, r2
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	429a      	cmp	r2, r3
 800129e:	d207      	bcs.n	80012b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012a0:	f009 fb4a 	bl	800a938 <__errno>
 80012a4:	4603      	mov	r3, r0
 80012a6:	220c      	movs	r2, #12
 80012a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295
 80012ae:	e009      	b.n	80012c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <_sbrk+0x64>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012b6:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <_sbrk+0x64>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4413      	add	r3, r2
 80012be:	4a05      	ldr	r2, [pc, #20]	; (80012d4 <_sbrk+0x64>)
 80012c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012c2:	68fb      	ldr	r3, [r7, #12]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3718      	adds	r7, #24
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20020000 	.word	0x20020000
 80012d0:	00000400 	.word	0x00000400
 80012d4:	20000210 	.word	0x20000210
 80012d8:	20005038 	.word	0x20005038

080012dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e0:	4b06      	ldr	r3, [pc, #24]	; (80012fc <SystemInit+0x20>)
 80012e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012e6:	4a05      	ldr	r2, [pc, #20]	; (80012fc <SystemInit+0x20>)
 80012e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001300:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001338 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001304:	480d      	ldr	r0, [pc, #52]	; (800133c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001306:	490e      	ldr	r1, [pc, #56]	; (8001340 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001308:	4a0e      	ldr	r2, [pc, #56]	; (8001344 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800130a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800130c:	e002      	b.n	8001314 <LoopCopyDataInit>

0800130e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800130e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001310:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001312:	3304      	adds	r3, #4

08001314 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001314:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001316:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001318:	d3f9      	bcc.n	800130e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800131a:	4a0b      	ldr	r2, [pc, #44]	; (8001348 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800131c:	4c0b      	ldr	r4, [pc, #44]	; (800134c <LoopFillZerobss+0x26>)
  movs r3, #0
 800131e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001320:	e001      	b.n	8001326 <LoopFillZerobss>

08001322 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001322:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001324:	3204      	adds	r2, #4

08001326 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001326:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001328:	d3fb      	bcc.n	8001322 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800132a:	f7ff ffd7 	bl	80012dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800132e:	f009 fb1b 	bl	800a968 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001332:	f7ff fe61 	bl	8000ff8 <main>
  bx  lr    
 8001336:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001338:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800133c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001340:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001344:	0800fdac 	.word	0x0800fdac
  ldr r2, =_sbss
 8001348:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800134c:	20005034 	.word	0x20005034

08001350 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001350:	e7fe      	b.n	8001350 <ADC_IRQHandler>
	...

08001354 <HeartBeat_task>:

/**
 * LED
 */
void HeartBeat_task(void* arg)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
	uint8_t cnt  = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	73fb      	strb	r3, [r7, #15]
	uint32_t sum;

	float temp;
	int i;

	adc_dma_init((uint32_t)&adc_buff[0]);
 8001360:	4b16      	ldr	r3, [pc, #88]	; (80013bc <HeartBeat_task+0x68>)
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fe4e 	bl	8002004 <adc_dma_init>
	adc_dma_enable(ADC_BUF_LEN);
 8001368:	2064      	movs	r0, #100	; 0x64
 800136a:	f000 ff0f 	bl	800218c <adc_dma_enable>
	init_input_io();
 800136e:	f000 fdb9 	bl	8001ee4 <init_input_io>
	while(1)
	{
		if(cnt++%10 == 0)
 8001372:	7bfa      	ldrb	r2, [r7, #15]
 8001374:	1c53      	adds	r3, r2, #1
 8001376:	73fb      	strb	r3, [r7, #15]
 8001378:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <HeartBeat_task+0x6c>)
 800137a:	fba3 1302 	umull	r1, r3, r3, r2
 800137e:	08d9      	lsrs	r1, r3, #3
 8001380:	460b      	mov	r3, r1
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	440b      	add	r3, r1
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d111      	bne.n	80013b4 <HeartBeat_task+0x60>
		{
			LED0_TOGGLE();
 8001390:	2101      	movs	r1, #1
 8001392:	480c      	ldr	r0, [pc, #48]	; (80013c4 <HeartBeat_task+0x70>)
 8001394:	f002 fffb 	bl	800438e <HAL_GPIO_TogglePin>
//	            adc_dma_enable(ADC_BUF_LEN);                   /* ADC DMA */

//	            adcx = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
//	            printf("PA15 Input value is %d\r\n", adcx);

			taskENTER_CRITICAL();
 8001398:	f008 ffa4 	bl	800a2e4 <vPortEnterCritical>
			i = gtim_get_encode();
 800139c:	f001 fc2c 	bl	8002bf8 <gtim_get_encode>
 80013a0:	60b8      	str	r0, [r7, #8]
			printf("Encoder cnt is %d\r\n", i);
 80013a2:	68b9      	ldr	r1, [r7, #8]
 80013a4:	4808      	ldr	r0, [pc, #32]	; (80013c8 <HeartBeat_task+0x74>)
 80013a6:	f00a faed 	bl	800b984 <iprintf>
			printf("\033[1A"); //
 80013aa:	4808      	ldr	r0, [pc, #32]	; (80013cc <HeartBeat_task+0x78>)
 80013ac:	f00a faea 	bl	800b984 <iprintf>
			taskEXIT_CRITICAL();
 80013b0:	f008 ffc8 	bl	800a344 <vPortExitCritical>
//			}

		}
		vTaskDelay(30);
 80013b4:	201e      	movs	r0, #30
 80013b6:	f007 fc55 	bl	8008c64 <vTaskDelay>
		if(cnt++%10 == 0)
 80013ba:	e7da      	b.n	8001372 <HeartBeat_task+0x1e>
 80013bc:	2000024c 	.word	0x2000024c
 80013c0:	cccccccd 	.word	0xcccccccd
 80013c4:	40021000 	.word	0x40021000
 80013c8:	0800f3b4 	.word	0x0800f3b4
 80013cc:	0800f3c8 	.word	0x0800f3c8

080013d0 <UsartCommu_task>:

/**
 * ,
 */
void UsartCommu_task(void *arg)
{
 80013d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013d4:	b08e      	sub	sp, #56	; 0x38
 80013d6:	af08      	add	r7, sp, #32
 80013d8:	6078      	str	r0, [r7, #4]
	//portBASE_TYPE	xStatus;

	BaseType_t ret;
	while(1)
	{
		ret = xQueueReceive(Queue_Usart, &queue_uart_item, 100);
 80013da:	4b74      	ldr	r3, [pc, #464]	; (80015ac <UsartCommu_task+0x1dc>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f107 010b 	add.w	r1, r7, #11
 80013e2:	2264      	movs	r2, #100	; 0x64
 80013e4:	4618      	mov	r0, r3
 80013e6:	f006 ffdb 	bl	80083a0 <xQueueReceive>
 80013ea:	6178      	str	r0, [r7, #20]
		if(ret == pdPASS)
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	f040 80d9 	bne.w	80015a6 <UsartCommu_task+0x1d6>
		{
			if(debug_handle(&queue_uart_item, &g_measureCfg))
 80013f4:	f107 030b 	add.w	r3, r7, #11
 80013f8:	496d      	ldr	r1, [pc, #436]	; (80015b0 <UsartCommu_task+0x1e0>)
 80013fa:	4618      	mov	r0, r3
 80013fc:	f006 f93a 	bl	8007674 <debug_handle>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	f000 80cf 	beq.w	80015a6 <UsartCommu_task+0x1d6>
			{
				/*Toggle LED1 for indicate*/
				xTimerStart(AutoReloadTimer_Handle, 0);
 8001408:	4b6a      	ldr	r3, [pc, #424]	; (80015b4 <UsartCommu_task+0x1e4>)
 800140a:	681c      	ldr	r4, [r3, #0]
 800140c:	f007 fd70 	bl	8008ef0 <xTaskGetTickCount>
 8001410:	4602      	mov	r2, r0
 8001412:	2300      	movs	r3, #0
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	2300      	movs	r3, #0
 8001418:	2101      	movs	r1, #1
 800141a:	4620      	mov	r0, r4
 800141c:	f008 fb32 	bl	8009a84 <xTimerGenericCommand>

				/*Send queue item to Measure_task*/
				cmd_channel = g_measureCfg.cmd_channel;
 8001420:	4b63      	ldr	r3, [pc, #396]	; (80015b0 <UsartCommu_task+0x1e0>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	74fb      	strb	r3, [r7, #19]

				switch(cmd_channel)
 8001426:	7cfb      	ldrb	r3, [r7, #19]
 8001428:	3ba0      	subs	r3, #160	; 0xa0
 800142a:	2b04      	cmp	r3, #4
 800142c:	d8d5      	bhi.n	80013da <UsartCommu_task+0xa>
 800142e:	a201      	add	r2, pc, #4	; (adr r2, 8001434 <UsartCommu_task+0x64>)
 8001430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001434:	080014d1 	.word	0x080014d1
 8001438:	080014c9 	.word	0x080014c9
 800143c:	08001449 	.word	0x08001449
 8001440:	080014b5 	.word	0x080014b5
 8001444:	0800153b 	.word	0x0800153b
				{
				//
				case 0xa2:
		    		measure_id = START_MEASURE;
 8001448:	2301      	movs	r3, #1
 800144a:	72bb      	strb	r3, [r7, #10]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
		    				    				g_measureCfg.step_x,
 800144c:	4b58      	ldr	r3, [pc, #352]	; (80015b0 <UsartCommu_task+0x1e0>)
 800144e:	f8d3 3001 	ldr.w	r3, [r3, #1]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff f878 	bl	8000548 <__aeabi_f2d>
 8001458:	4682      	mov	sl, r0
 800145a:	468b      	mov	fp, r1
		    									g_measureCfg.step_y,
 800145c:	4b54      	ldr	r3, [pc, #336]	; (80015b0 <UsartCommu_task+0x1e0>)
 800145e:	f8d3 3005 	ldr.w	r3, [r3, #5]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff f870 	bl	8000548 <__aeabi_f2d>
 8001468:	4604      	mov	r4, r0
 800146a:	460d      	mov	r5, r1
		    									g_measureCfg.step_z,
 800146c:	4b50      	ldr	r3, [pc, #320]	; (80015b0 <UsartCommu_task+0x1e0>)
 800146e:	f8d3 3009 	ldr.w	r3, [r3, #9]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff f868 	bl	8000548 <__aeabi_f2d>
 8001478:	4680      	mov	r8, r0
 800147a:	4689      	mov	r9, r1
		    									g_measureCfg.amplifier_current);
 800147c:	4b4c      	ldr	r3, [pc, #304]	; (80015b0 <UsartCommu_task+0x1e0>)
 800147e:	f8d3 300d 	ldr.w	r3, [r3, #13]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff f860 	bl	8000548 <__aeabi_f2d>
 8001488:	4602      	mov	r2, r0
 800148a:	460b      	mov	r3, r1
 800148c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001490:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001494:	e9cd 4500 	strd	r4, r5, [sp]
 8001498:	4652      	mov	r2, sl
 800149a:	465b      	mov	r3, fp
 800149c:	4846      	ldr	r0, [pc, #280]	; (80015b8 <UsartCommu_task+0x1e8>)
 800149e:	f00a fa71 	bl	800b984 <iprintf>

					xQueueSend(Queue_Measure, &measure_id, 1);
 80014a2:	4b46      	ldr	r3, [pc, #280]	; (80015bc <UsartCommu_task+0x1ec>)
 80014a4:	6818      	ldr	r0, [r3, #0]
 80014a6:	f107 010a 	add.w	r1, r7, #10
 80014aa:	2300      	movs	r3, #0
 80014ac:	2201      	movs	r2, #1
 80014ae:	f006 fddd 	bl	800806c <xQueueGenericSend>
					break;
 80014b2:	e079      	b.n	80015a8 <UsartCommu_task+0x1d8>

				//
				case 0xa3:
					//measure_id = STOP_MEASURE;
					//xQueueSend(Queue_Measure, &measure_id, 1);
					notify_value = NOTIFY_STOP_MEASURE;
 80014b4:	2305      	movs	r3, #5
 80014b6:	60fb      	str	r3, [r7, #12]
					xTaskNotify(Measure_Handle_t, notify_value, eSetValueWithOverwrite);
 80014b8:	4b41      	ldr	r3, [pc, #260]	; (80015c0 <UsartCommu_task+0x1f0>)
 80014ba:	6818      	ldr	r0, [r3, #0]
 80014bc:	2300      	movs	r3, #0
 80014be:	2203      	movs	r2, #3
 80014c0:	68f9      	ldr	r1, [r7, #12]
 80014c2:	f008 f92f 	bl	8009724 <xTaskGenericNotify>
					break;
 80014c6:	e06f      	b.n	80015a8 <UsartCommu_task+0x1d8>

				//
				case 0xa1:
					printf("Got ReadConfig msg\r\n");
 80014c8:	483e      	ldr	r0, [pc, #248]	; (80015c4 <UsartCommu_task+0x1f4>)
 80014ca:	f00a fae1 	bl	800ba90 <puts>
					break;
 80014ce:	e06b      	b.n	80015a8 <UsartCommu_task+0x1d8>

				//
				case 0xa0:
					printf("Got SendConfig msg\r\n");
 80014d0:	483d      	ldr	r0, [pc, #244]	; (80015c8 <UsartCommu_task+0x1f8>)
 80014d2:	f00a fadd 	bl	800ba90 <puts>
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n	\
		    				dirX: %d \r\n",
		    				g_measureCfg.step_x,
 80014d6:	4b36      	ldr	r3, [pc, #216]	; (80015b0 <UsartCommu_task+0x1e0>)
 80014d8:	f8d3 3001 	ldr.w	r3, [r3, #1]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n	\
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff f833 	bl	8000548 <__aeabi_f2d>
 80014e2:	4682      	mov	sl, r0
 80014e4:	468b      	mov	fp, r1
							g_measureCfg.step_y,
 80014e6:	4b32      	ldr	r3, [pc, #200]	; (80015b0 <UsartCommu_task+0x1e0>)
 80014e8:	f8d3 3005 	ldr.w	r3, [r3, #5]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n	\
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f82b 	bl	8000548 <__aeabi_f2d>
 80014f2:	4604      	mov	r4, r0
 80014f4:	460d      	mov	r5, r1
							g_measureCfg.step_z,
 80014f6:	4b2e      	ldr	r3, [pc, #184]	; (80015b0 <UsartCommu_task+0x1e0>)
 80014f8:	f8d3 3009 	ldr.w	r3, [r3, #9]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n	\
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff f823 	bl	8000548 <__aeabi_f2d>
 8001502:	4680      	mov	r8, r0
 8001504:	4689      	mov	r9, r1
							g_measureCfg.amplifier_current,
 8001506:	4b2a      	ldr	r3, [pc, #168]	; (80015b0 <UsartCommu_task+0x1e0>)
 8001508:	f8d3 300d 	ldr.w	r3, [r3, #13]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n	\
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f81b 	bl	8000548 <__aeabi_f2d>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
							g_measureCfg.dir_x
 8001516:	4926      	ldr	r1, [pc, #152]	; (80015b0 <UsartCommu_task+0x1e0>)
 8001518:	f891 1029 	ldrb.w	r1, [r1, #41]	; 0x29
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n	\
 800151c:	9106      	str	r1, [sp, #24]
 800151e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001522:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001526:	e9cd 4500 	strd	r4, r5, [sp]
 800152a:	4652      	mov	r2, sl
 800152c:	465b      	mov	r3, fp
 800152e:	4827      	ldr	r0, [pc, #156]	; (80015cc <UsartCommu_task+0x1fc>)
 8001530:	f00a fa28 	bl	800b984 <iprintf>
							);

		    		update_stepper_params();
 8001534:	f000 fa7a 	bl	8001a2c <update_stepper_params>
					break;
 8001538:	e036      	b.n	80015a8 <UsartCommu_task+0x1d8>

				case 0xa4:
		    		measure_id = DEBUG_MOVE;
 800153a:	2303      	movs	r3, #3
 800153c:	72bb      	strb	r3, [r7, #10]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
		    				    				    				g_measureCfg.step_x,
 800153e:	4b1c      	ldr	r3, [pc, #112]	; (80015b0 <UsartCommu_task+0x1e0>)
 8001540:	f8d3 3001 	ldr.w	r3, [r3, #1]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001544:	4618      	mov	r0, r3
 8001546:	f7fe ffff 	bl	8000548 <__aeabi_f2d>
 800154a:	4682      	mov	sl, r0
 800154c:	468b      	mov	fp, r1
		    				    									g_measureCfg.step_y,
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <UsartCommu_task+0x1e0>)
 8001550:	f8d3 3005 	ldr.w	r3, [r3, #5]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001554:	4618      	mov	r0, r3
 8001556:	f7fe fff7 	bl	8000548 <__aeabi_f2d>
 800155a:	4604      	mov	r4, r0
 800155c:	460d      	mov	r5, r1
		    				    									g_measureCfg.step_z,
 800155e:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <UsartCommu_task+0x1e0>)
 8001560:	f8d3 3009 	ldr.w	r3, [r3, #9]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001564:	4618      	mov	r0, r3
 8001566:	f7fe ffef 	bl	8000548 <__aeabi_f2d>
 800156a:	4680      	mov	r8, r0
 800156c:	4689      	mov	r9, r1
		    				    									g_measureCfg.amplifier_current);
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <UsartCommu_task+0x1e0>)
 8001570:	f8d3 300d 	ldr.w	r3, [r3, #13]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001574:	4618      	mov	r0, r3
 8001576:	f7fe ffe7 	bl	8000548 <__aeabi_f2d>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001582:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001586:	e9cd 4500 	strd	r4, r5, [sp]
 800158a:	4652      	mov	r2, sl
 800158c:	465b      	mov	r3, fp
 800158e:	480a      	ldr	r0, [pc, #40]	; (80015b8 <UsartCommu_task+0x1e8>)
 8001590:	f00a f9f8 	bl	800b984 <iprintf>
					xQueueSend(Queue_Measure, &measure_id, 1);
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <UsartCommu_task+0x1ec>)
 8001596:	6818      	ldr	r0, [r3, #0]
 8001598:	f107 010a 	add.w	r1, r7, #10
 800159c:	2300      	movs	r3, #0
 800159e:	2201      	movs	r2, #1
 80015a0:	f006 fd64 	bl	800806c <xQueueGenericSend>
					break;
 80015a4:	e000      	b.n	80015a8 <UsartCommu_task+0x1d8>
				}
			}
 80015a6:	bf00      	nop
		ret = xQueueReceive(Queue_Usart, &queue_uart_item, 100);
 80015a8:	e717      	b.n	80013da <UsartCommu_task+0xa>
 80015aa:	bf00      	nop
 80015ac:	20000318 	.word	0x20000318
 80015b0:	20000214 	.word	0x20000214
 80015b4:	20000314 	.word	0x20000314
 80015b8:	0800f3d0 	.word	0x0800f3d0
 80015bc:	2000031c 	.word	0x2000031c
 80015c0:	20000248 	.word	0x20000248
 80015c4:	0800f3f0 	.word	0x0800f3f0
 80015c8:	0800f404 	.word	0x0800f404
 80015cc:	0800f418 	.word	0x0800f418

080015d0 <Measure_task>:

/**
 * PID
 */
void Measure_task(void *arg)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	uint8_t queue_recv_item;
	BaseType_t ret;
	printf("Start Measuring Task\r\n");
 80015d8:	481b      	ldr	r0, [pc, #108]	; (8001648 <Measure_task+0x78>)
 80015da:	f00a fa59 	bl	800ba90 <puts>
	for(;;)
	{
		ret = xQueueReceive(Queue_Measure, &queue_recv_item, 10);
 80015de:	4b1b      	ldr	r3, [pc, #108]	; (800164c <Measure_task+0x7c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f107 010f 	add.w	r1, r7, #15
 80015e6:	220a      	movs	r2, #10
 80015e8:	4618      	mov	r0, r3
 80015ea:	f006 fed9 	bl	80083a0 <xQueueReceive>
 80015ee:	4603      	mov	r3, r0
 80015f0:	60bb      	str	r3, [r7, #8]
		if( ret != pdTRUE)
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d125      	bne.n	8001644 <Measure_task+0x74>
		{
			continue;
		}
		else
		{
			ret = 1;
 80015f8:	2301      	movs	r3, #1
 80015fa:	60bb      	str	r3, [r7, #8]
		}

		switch(queue_recv_item)
 80015fc:	7bfb      	ldrb	r3, [r7, #15]
 80015fe:	2b03      	cmp	r3, #3
 8001600:	d00b      	beq.n	800161a <Measure_task+0x4a>
 8001602:	2b03      	cmp	r3, #3
 8001604:	dc19      	bgt.n	800163a <Measure_task+0x6a>
 8001606:	2b01      	cmp	r3, #1
 8001608:	d001      	beq.n	800160e <Measure_task+0x3e>
 800160a:	2b02      	cmp	r3, #2
				tsk_Move_Execute(&ret);
				break;

			case STOP_MEASURE:

				break;
 800160c:	e015      	b.n	800163a <Measure_task+0x6a>
				tsk_Move_Execute(&ret);
 800160e:	f107 0308 	add.w	r3, r7, #8
 8001612:	4618      	mov	r0, r3
 8001614:	f000 fafc 	bl	8001c10 <tsk_Move_Execute>
				break;
 8001618:	e00f      	b.n	800163a <Measure_task+0x6a>

			case DEBUG_MOVE:
				sliede_way_test(g_measureCfg.step_x, g_measureCfg.dir_x);
 800161a:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <Measure_task+0x80>)
 800161c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001620:	ee07 3a90 	vmov	s15, r3
 8001624:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001628:	4b09      	ldr	r3, [pc, #36]	; (8001650 <Measure_task+0x80>)
 800162a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800162e:	4619      	mov	r1, r3
 8001630:	ee17 0a90 	vmov	r0, s15
 8001634:	f000 fc7e 	bl	8001f34 <sliede_way_test>
				break;
 8001638:	bf00      	nop
		}
		vTaskDelay(1000);
 800163a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800163e:	f007 fb11 	bl	8008c64 <vTaskDelay>
 8001642:	e7cc      	b.n	80015de <Measure_task+0xe>
			continue;
 8001644:	bf00      	nop
		ret = xQueueReceive(Queue_Measure, &queue_recv_item, 10);
 8001646:	e7ca      	b.n	80015de <Measure_task+0xe>
 8001648:	0800f450 	.word	0x0800f450
 800164c:	2000031c 	.word	0x2000031c
 8001650:	20000214 	.word	0x20000214

08001654 <start_task>:
	}
}


void start_task(void *pvParameter)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af02      	add	r7, sp, #8
 800165a:	6078      	str	r0, [r7, #4]
	taskENTER_CRITICAL();
 800165c:	f008 fe42 	bl	800a2e4 <vPortEnterCritical>

	BaseType_t ret_val = pdFALSE;
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]

	tsk_init_queues();
 8001664:	f000 f892 	bl	800178c <tsk_init_queues>
//	if(Queue_MotorReady == NULL)
//	{
//		printf("Create Queue_MotorReady\r\n");
//	}

	init_measureCfg(0.2, 0.2, 0.2);
 8001668:	ed9f 1a26 	vldr	s2, [pc, #152]	; 8001704 <start_task+0xb0>
 800166c:	eddf 0a25 	vldr	s1, [pc, #148]	; 8001704 <start_task+0xb0>
 8001670:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8001704 <start_task+0xb0>
 8001674:	f000 f918 	bl	80018a8 <init_measureCfg>
	if( pdTRUE != ret_val){
		printf("Create Task %s failed\r\n", STATISTIC_TASK_NAME);
	}
#endif
	//
	ret_val = xTaskCreate(Measure_task,
 8001678:	4b23      	ldr	r3, [pc, #140]	; (8001708 <start_task+0xb4>)
 800167a:	9301      	str	r3, [sp, #4]
 800167c:	2305      	movs	r3, #5
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	2300      	movs	r3, #0
 8001682:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001686:	4921      	ldr	r1, [pc, #132]	; (800170c <start_task+0xb8>)
 8001688:	4821      	ldr	r0, [pc, #132]	; (8001710 <start_task+0xbc>)
 800168a:	f007 f934 	bl	80088f6 <xTaskCreate>
 800168e:	60f8      	str	r0, [r7, #12]
						  Measure_TASK_NAME,
						  Measure_Task_Stack,
						  NULL,
						  Measure_Task_Prio,
						  &Measure_Handle_t);
	if( pdTRUE != ret_val){
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d003      	beq.n	800169e <start_task+0x4a>
	printf("Create Task %s failed\r\n", Measure_TASK_NAME);
 8001696:	491d      	ldr	r1, [pc, #116]	; (800170c <start_task+0xb8>)
 8001698:	481e      	ldr	r0, [pc, #120]	; (8001714 <start_task+0xc0>)
 800169a:	f00a f973 	bl	800b984 <iprintf>
	}

	//
	ret_val  = xTaskCreate(HeartBeat_task,
 800169e:	4b1e      	ldr	r3, [pc, #120]	; (8001718 <start_task+0xc4>)
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	2304      	movs	r3, #4
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	2300      	movs	r3, #0
 80016a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016ac:	491b      	ldr	r1, [pc, #108]	; (800171c <start_task+0xc8>)
 80016ae:	481c      	ldr	r0, [pc, #112]	; (8001720 <start_task+0xcc>)
 80016b0:	f007 f921 	bl	80088f6 <xTaskCreate>
 80016b4:	60f8      	str	r0, [r7, #12]
						HEARTBEAT_TASK_NAME,
						HeartBeat_Task_Stack,
						NULL,
						HeartBeat_Task_Prio,
						&HeartBeat_Handle_t);
	if( pdTRUE != ret_val){
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d003      	beq.n	80016c4 <start_task+0x70>
		printf("Create Task %s failed\r\n", HEARTBEAT_TASK_NAME);
 80016bc:	4917      	ldr	r1, [pc, #92]	; (800171c <start_task+0xc8>)
 80016be:	4815      	ldr	r0, [pc, #84]	; (8001714 <start_task+0xc0>)
 80016c0:	f00a f960 	bl	800b984 <iprintf>
	}

	//
	ret_val = xTaskCreate(UsartCommu_task,
 80016c4:	4b17      	ldr	r3, [pc, #92]	; (8001724 <start_task+0xd0>)
 80016c6:	9301      	str	r3, [sp, #4]
 80016c8:	2306      	movs	r3, #6
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	2300      	movs	r3, #0
 80016ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016d2:	4915      	ldr	r1, [pc, #84]	; (8001728 <start_task+0xd4>)
 80016d4:	4815      	ldr	r0, [pc, #84]	; (800172c <start_task+0xd8>)
 80016d6:	f007 f90e 	bl	80088f6 <xTaskCreate>
 80016da:	60f8      	str	r0, [r7, #12]
						  USART_TASK_NAME,
						  Usart_Task_Stack,
						  NULL,
						  Usart_Task_Prio,
						  &Usart_Handle_t);
	if( pdTRUE != ret_val){
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d003      	beq.n	80016ea <start_task+0x96>
		printf("Create Task %s failed\r\n", USART_TASK_NAME);
 80016e2:	4911      	ldr	r1, [pc, #68]	; (8001728 <start_task+0xd4>)
 80016e4:	480b      	ldr	r0, [pc, #44]	; (8001714 <start_task+0xc0>)
 80016e6:	f00a f94d 	bl	800b984 <iprintf>
	}

	printf("Create Tasks Success\r\n");
 80016ea:	4811      	ldr	r0, [pc, #68]	; (8001730 <start_task+0xdc>)
 80016ec:	f00a f9d0 	bl	800ba90 <puts>
	vTaskDelete(NULL);
 80016f0:	2000      	movs	r0, #0
 80016f2:	f007 fa45 	bl	8008b80 <vTaskDelete>
	taskEXIT_CRITICAL();
 80016f6:	f008 fe25 	bl	800a344 <vPortExitCritical>
}
 80016fa:	bf00      	nop
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	3e4ccccd 	.word	0x3e4ccccd
 8001708:	20000248 	.word	0x20000248
 800170c:	0800f468 	.word	0x0800f468
 8001710:	080015d1 	.word	0x080015d1
 8001714:	0800f474 	.word	0x0800f474
 8001718:	20000240 	.word	0x20000240
 800171c:	0800f48c 	.word	0x0800f48c
 8001720:	08001355 	.word	0x08001355
 8001724:	20000244 	.word	0x20000244
 8001728:	0800f498 	.word	0x0800f498
 800172c:	080013d1 	.word	0x080013d1
 8001730:	0800f4a0 	.word	0x0800f4a0

08001734 <AutoReloadCallback>:

/*
 * 
 */
void AutoReloadCallback(TimerHandle_t xTimer)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af02      	add	r7, sp, #8
 800173a:	6078      	str	r0, [r7, #4]
	static int cnt = 0;
	cnt++;
 800173c:	4b10      	ldr	r3, [pc, #64]	; (8001780 <AutoReloadCallback+0x4c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3301      	adds	r3, #1
 8001742:	4a0f      	ldr	r2, [pc, #60]	; (8001780 <AutoReloadCallback+0x4c>)
 8001744:	6013      	str	r3, [r2, #0]
	if(cnt == 10)
 8001746:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <AutoReloadCallback+0x4c>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2b0a      	cmp	r3, #10
 800174c:	d110      	bne.n	8001770 <AutoReloadCallback+0x3c>
	{
		cnt = 0;
 800174e:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <AutoReloadCallback+0x4c>)
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
		xTimerStop(AutoReloadTimer_Handle, 0);
 8001754:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <AutoReloadCallback+0x50>)
 8001756:	6818      	ldr	r0, [r3, #0]
 8001758:	2300      	movs	r3, #0
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2300      	movs	r3, #0
 800175e:	2200      	movs	r2, #0
 8001760:	2103      	movs	r1, #3
 8001762:	f008 f98f 	bl	8009a84 <xTimerGenericCommand>
		LED1(0);
 8001766:	2200      	movs	r2, #0
 8001768:	2102      	movs	r1, #2
 800176a:	4807      	ldr	r0, [pc, #28]	; (8001788 <AutoReloadCallback+0x54>)
 800176c:	f002 fdf6 	bl	800435c <HAL_GPIO_WritePin>
	}
	LED1_TOGGLE();
 8001770:	2102      	movs	r1, #2
 8001772:	4805      	ldr	r0, [pc, #20]	; (8001788 <AutoReloadCallback+0x54>)
 8001774:	f002 fe0b 	bl	800438e <HAL_GPIO_TogglePin>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000324 	.word	0x20000324
 8001784:	20000314 	.word	0x20000314
 8001788:	40021000 	.word	0x40021000

0800178c <tsk_init_queues>:


void tsk_init_queues(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af02      	add	r7, sp, #8
	//, 100ms(100 ),
	AutoReloadTimer_Handle=xTimerCreate((const char*            )"AutoReloadTimer",
 8001792:	4b1d      	ldr	r3, [pc, #116]	; (8001808 <tsk_init_queues+0x7c>)
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	2301      	movs	r3, #1
 8001798:	2201      	movs	r2, #1
 800179a:	2164      	movs	r1, #100	; 0x64
 800179c:	481b      	ldr	r0, [pc, #108]	; (800180c <tsk_init_queues+0x80>)
 800179e:	f008 f915 	bl	80099cc <xTimerCreate>
 80017a2:	4603      	mov	r3, r0
 80017a4:	4a1a      	ldr	r2, [pc, #104]	; (8001810 <tsk_init_queues+0x84>)
 80017a6:	6013      	str	r3, [r2, #0]
										(UBaseType_t            )pdTRUE,
										(void*)1,
										(TimerCallbackFunction_t)AutoReloadCallback);

	//
	Queue_Usart = xQueueCreate(Usart_QUEUE_LENGTH, QUEUE_SIZE);
 80017a8:	2200      	movs	r2, #0
 80017aa:	2101      	movs	r1, #1
 80017ac:	2032      	movs	r0, #50	; 0x32
 80017ae:	f006 fbff 	bl	8007fb0 <xQueueGenericCreate>
 80017b2:	4603      	mov	r3, r0
 80017b4:	4a17      	ldr	r2, [pc, #92]	; (8001814 <tsk_init_queues+0x88>)
 80017b6:	6013      	str	r3, [r2, #0]
	if(Queue_Usart == NULL)
 80017b8:	4b16      	ldr	r3, [pc, #88]	; (8001814 <tsk_init_queues+0x88>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d102      	bne.n	80017c6 <tsk_init_queues+0x3a>
	{
		printf("Create Queue_Usart failed\r\n");
 80017c0:	4815      	ldr	r0, [pc, #84]	; (8001818 <tsk_init_queues+0x8c>)
 80017c2:	f00a f965 	bl	800ba90 <puts>
	}

	Queue_Measure = xQueueCreate(Measure_QUEUE_LENGTH, QUEUE_SIZE);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2101      	movs	r1, #1
 80017ca:	2005      	movs	r0, #5
 80017cc:	f006 fbf0 	bl	8007fb0 <xQueueGenericCreate>
 80017d0:	4603      	mov	r3, r0
 80017d2:	4a12      	ldr	r2, [pc, #72]	; (800181c <tsk_init_queues+0x90>)
 80017d4:	6013      	str	r3, [r2, #0]

	if(Queue_Measure == NULL)
 80017d6:	4b11      	ldr	r3, [pc, #68]	; (800181c <tsk_init_queues+0x90>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d102      	bne.n	80017e4 <tsk_init_queues+0x58>
	{
		printf("Create Queue_Measure failed\r\n");
 80017de:	4810      	ldr	r0, [pc, #64]	; (8001820 <tsk_init_queues+0x94>)
 80017e0:	f00a f956 	bl	800ba90 <puts>
	}

	/*1X&&Y&&ZPID*/
	Queue_MotorReady = xQueueCreate(MotorReady_QUEUE_LENGTH, QUEUE_SIZE);
 80017e4:	2200      	movs	r2, #0
 80017e6:	2101      	movs	r1, #1
 80017e8:	2001      	movs	r0, #1
 80017ea:	f006 fbe1 	bl	8007fb0 <xQueueGenericCreate>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4a0c      	ldr	r2, [pc, #48]	; (8001824 <tsk_init_queues+0x98>)
 80017f2:	6013      	str	r3, [r2, #0]
	if(Queue_MotorReady == NULL)
 80017f4:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <tsk_init_queues+0x98>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d102      	bne.n	8001802 <tsk_init_queues+0x76>
	{
		printf("Create Queue_MotorReady\r\n");
 80017fc:	480a      	ldr	r0, [pc, #40]	; (8001828 <tsk_init_queues+0x9c>)
 80017fe:	f00a f947 	bl	800ba90 <puts>
	}
}
 8001802:	bf00      	nop
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	08001735 	.word	0x08001735
 800180c:	0800f4b8 	.word	0x0800f4b8
 8001810:	20000314 	.word	0x20000314
 8001814:	20000318 	.word	0x20000318
 8001818:	0800f4c8 	.word	0x0800f4c8
 800181c:	2000031c 	.word	0x2000031c
 8001820:	0800f4e4 	.word	0x0800f4e4
 8001824:	20000320 	.word	0x20000320
 8001828:	0800f504 	.word	0x0800f504

0800182c <tsk_WaitMoveComplete>:
float *MOTOR_X_GO = (float*)(&g_location_pid.SetPoint);
float *MOTOR_Y_GO = (float*)(&g_location_pid.SetPoint);
float *MOTOR_Z_GO = (float*)(&g_location_pid.SetPoint);

bool tsk_WaitMoveComplete(uint8_t axis_id)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	71fb      	strb	r3, [r7, #7]
	bool ret;
	int queue_recv_item;
	//,
	ret = xQueueReceive(Queue_MotorReady, &queue_recv_item, portMAX_DELAY);
 8001836:	4b18      	ldr	r3, [pc, #96]	; (8001898 <tsk_WaitMoveComplete+0x6c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f107 0108 	add.w	r1, r7, #8
 800183e:	f04f 32ff 	mov.w	r2, #4294967295
 8001842:	4618      	mov	r0, r3
 8001844:	f006 fdac 	bl	80083a0 <xQueueReceive>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	bf14      	ite	ne
 800184e:	2301      	movne	r3, #1
 8001850:	2300      	moveq	r3, #0
 8001852:	73fb      	strb	r3, [r7, #15]
	if(pdPASS != ret)
 8001854:	7bfb      	ldrb	r3, [r7, #15]
 8001856:	f083 0301 	eor.w	r3, r3, #1
 800185a:	b2db      	uxtb	r3, r3
 800185c:	2b00      	cmp	r3, #0
 800185e:	d003      	beq.n	8001868 <tsk_WaitMoveComplete+0x3c>
	{
		printf("Waiting for motor ready queue failed\r\n");
 8001860:	480e      	ldr	r0, [pc, #56]	; (800189c <tsk_WaitMoveComplete+0x70>)
 8001862:	f00a f915 	bl	800ba90 <puts>
 8001866:	e004      	b.n	8001872 <tsk_WaitMoveComplete+0x46>
	}
	else
	{
		printf("Waiting motor ready success %d\r\n", queue_recv_item);
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	4619      	mov	r1, r3
 800186c:	480c      	ldr	r0, [pc, #48]	; (80018a0 <tsk_WaitMoveComplete+0x74>)
 800186e:	f00a f889 	bl	800b984 <iprintf>
	}

	switch(axis_id)
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	2b02      	cmp	r3, #2
 8001876:	d809      	bhi.n	800188c <tsk_WaitMoveComplete+0x60>
	{
	case Axis_x:
	case Axis_y:
	case Axis_z:
		if(queue_recv_item == axis_id)
 8001878:	79fa      	ldrb	r2, [r7, #7]
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	429a      	cmp	r2, r3
 800187e:	d102      	bne.n	8001886 <tsk_WaitMoveComplete+0x5a>
		{
			ret = true;
 8001880:	2301      	movs	r3, #1
 8001882:	73fb      	strb	r3, [r7, #15]
		}
		else
		{
			ret = false;
		}
		break;
 8001884:	e001      	b.n	800188a <tsk_WaitMoveComplete+0x5e>
			ret = false;
 8001886:	2300      	movs	r3, #0
 8001888:	73fb      	strb	r3, [r7, #15]
		break;
 800188a:	bf00      	nop
	}

	return ret;
 800188c:	7bfb      	ldrb	r3, [r7, #15]
}
 800188e:	4618      	mov	r0, r3
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000320 	.word	0x20000320
 800189c:	0800f520 	.word	0x0800f520
 80018a0:	0800f548 	.word	0x0800f548
 80018a4:	00000000 	.word	0x00000000

080018a8 <init_measureCfg>:
/**
 * XYZmm
 *  @x, @y, @z 0~10mm2
 */
void init_measureCfg(float x, float y, float z)
{
 80018a8:	b590      	push	{r4, r7, lr}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80018b2:	edc7 0a02 	vstr	s1, [r7, #8]
 80018b6:	ed87 1a01 	vstr	s2, [r7, #4]
	assert(0 < x && x < 10.01);
 80018ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80018be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c6:	bfcc      	ite	gt
 80018c8:	2301      	movgt	r3, #1
 80018ca:	2300      	movle	r3, #0
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	f083 0301 	eor.w	r3, r3, #1
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d114      	bne.n	8001902 <init_measureCfg+0x5a>
 80018d8:	68f8      	ldr	r0, [r7, #12]
 80018da:	f7fe fe35 	bl	8000548 <__aeabi_f2d>
 80018de:	2301      	movs	r3, #1
 80018e0:	461c      	mov	r4, r3
 80018e2:	a33d      	add	r3, pc, #244	; (adr r3, 80019d8 <init_measureCfg+0x130>)
 80018e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e8:	f7ff f8f8 	bl	8000adc <__aeabi_dcmplt>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <init_measureCfg+0x4e>
 80018f2:	2300      	movs	r3, #0
 80018f4:	461c      	mov	r4, r3
 80018f6:	b2e3      	uxtb	r3, r4
 80018f8:	f083 0301 	eor.w	r3, r3, #1
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d005      	beq.n	800190e <init_measureCfg+0x66>
 8001902:	4b37      	ldr	r3, [pc, #220]	; (80019e0 <init_measureCfg+0x138>)
 8001904:	4a37      	ldr	r2, [pc, #220]	; (80019e4 <init_measureCfg+0x13c>)
 8001906:	21d8      	movs	r1, #216	; 0xd8
 8001908:	4837      	ldr	r0, [pc, #220]	; (80019e8 <init_measureCfg+0x140>)
 800190a:	f008 fff7 	bl	800a8fc <__assert_func>
	assert(0 < y && y < 10.01);
 800190e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001912:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191a:	bfcc      	ite	gt
 800191c:	2301      	movgt	r3, #1
 800191e:	2300      	movle	r3, #0
 8001920:	b2db      	uxtb	r3, r3
 8001922:	f083 0301 	eor.w	r3, r3, #1
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2b00      	cmp	r3, #0
 800192a:	d114      	bne.n	8001956 <init_measureCfg+0xae>
 800192c:	68b8      	ldr	r0, [r7, #8]
 800192e:	f7fe fe0b 	bl	8000548 <__aeabi_f2d>
 8001932:	2301      	movs	r3, #1
 8001934:	461c      	mov	r4, r3
 8001936:	a328      	add	r3, pc, #160	; (adr r3, 80019d8 <init_measureCfg+0x130>)
 8001938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193c:	f7ff f8ce 	bl	8000adc <__aeabi_dcmplt>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <init_measureCfg+0xa2>
 8001946:	2300      	movs	r3, #0
 8001948:	461c      	mov	r4, r3
 800194a:	b2e3      	uxtb	r3, r4
 800194c:	f083 0301 	eor.w	r3, r3, #1
 8001950:	b2db      	uxtb	r3, r3
 8001952:	2b00      	cmp	r3, #0
 8001954:	d005      	beq.n	8001962 <init_measureCfg+0xba>
 8001956:	4b25      	ldr	r3, [pc, #148]	; (80019ec <init_measureCfg+0x144>)
 8001958:	4a22      	ldr	r2, [pc, #136]	; (80019e4 <init_measureCfg+0x13c>)
 800195a:	21d9      	movs	r1, #217	; 0xd9
 800195c:	4822      	ldr	r0, [pc, #136]	; (80019e8 <init_measureCfg+0x140>)
 800195e:	f008 ffcd 	bl	800a8fc <__assert_func>
	assert(0 < z && z < 10.01);
 8001962:	edd7 7a01 	vldr	s15, [r7, #4]
 8001966:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800196a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196e:	bfcc      	ite	gt
 8001970:	2301      	movgt	r3, #1
 8001972:	2300      	movle	r3, #0
 8001974:	b2db      	uxtb	r3, r3
 8001976:	f083 0301 	eor.w	r3, r3, #1
 800197a:	b2db      	uxtb	r3, r3
 800197c:	2b00      	cmp	r3, #0
 800197e:	d114      	bne.n	80019aa <init_measureCfg+0x102>
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7fe fde1 	bl	8000548 <__aeabi_f2d>
 8001986:	2301      	movs	r3, #1
 8001988:	461c      	mov	r4, r3
 800198a:	a313      	add	r3, pc, #76	; (adr r3, 80019d8 <init_measureCfg+0x130>)
 800198c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001990:	f7ff f8a4 	bl	8000adc <__aeabi_dcmplt>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <init_measureCfg+0xf6>
 800199a:	2300      	movs	r3, #0
 800199c:	461c      	mov	r4, r3
 800199e:	b2e3      	uxtb	r3, r4
 80019a0:	f083 0301 	eor.w	r3, r3, #1
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d005      	beq.n	80019b6 <init_measureCfg+0x10e>
 80019aa:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <init_measureCfg+0x148>)
 80019ac:	4a0d      	ldr	r2, [pc, #52]	; (80019e4 <init_measureCfg+0x13c>)
 80019ae:	21da      	movs	r1, #218	; 0xda
 80019b0:	480d      	ldr	r0, [pc, #52]	; (80019e8 <init_measureCfg+0x140>)
 80019b2:	f008 ffa3 	bl	800a8fc <__assert_func>

	g_measureCfg.step_x = x;
 80019b6:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <init_measureCfg+0x14c>)
 80019b8:	3301      	adds	r3, #1
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	601a      	str	r2, [r3, #0]
	g_measureCfg.step_y = y;
 80019be:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <init_measureCfg+0x14c>)
 80019c0:	3305      	adds	r3, #5
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	601a      	str	r2, [r3, #0]
	g_measureCfg.step_z = z;
 80019c6:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <init_measureCfg+0x14c>)
 80019c8:	3309      	adds	r3, #9
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	601a      	str	r2, [r3, #0]
}
 80019ce:	bf00      	nop
 80019d0:	3714      	adds	r7, #20
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd90      	pop	{r4, r7, pc}
 80019d6:	bf00      	nop
 80019d8:	b851eb85 	.word	0xb851eb85
 80019dc:	4024051e 	.word	0x4024051e
 80019e0:	0800f588 	.word	0x0800f588
 80019e4:	0800f8d8 	.word	0x0800f8d8
 80019e8:	0800f59c 	.word	0x0800f59c
 80019ec:	0800f5bc 	.word	0x0800f5bc
 80019f0:	0800f5d0 	.word	0x0800f5d0
 80019f4:	20000214 	.word	0x20000214

080019f8 <ADC_WorkFlow_handler>:
}



void ADC_WorkFlow_handler(WorkFlow_Level_t *pWorkFlow)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
	/*ADC*/
	pWorkFlow->MainFlow = Main_WorkFlow_Record;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2202      	movs	r2, #2
 8001a04:	701a      	strb	r2, [r3, #0]
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <Record_WorkFlow_handler>:

void Record_WorkFlow_handler(WorkFlow_Level_t *pWorkFlow)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b083      	sub	sp, #12
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
	/**/
	pWorkFlow->MainFlow = Main_WorkFlow_Move;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <update_stepper_params>:

/**
 *
 */
void update_stepper_params(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af02      	add	r7, sp, #8
	/*XYZ*/
	g_measureCfg.x_index = 0;
 8001a32:	4b6d      	ldr	r3, [pc, #436]	; (8001be8 <update_stepper_params+0x1bc>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	775a      	strb	r2, [r3, #29]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	779a      	strb	r2, [r3, #30]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	77da      	strb	r2, [r3, #31]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 2020 	strb.w	r2, [r3, #32]
	g_measureCfg.y_index = 0;
 8001a46:	4b68      	ldr	r3, [pc, #416]	; (8001be8 <update_stepper_params+0x1bc>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001a54:	2200      	movs	r2, #0
 8001a56:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	g_measureCfg.z_index = 0;
 8001a60:	4b61      	ldr	r3, [pc, #388]	; (8001be8 <update_stepper_params+0x1bc>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	/**/
	g_measureCfg.step_cnt_x = X_LENGTH/g_measureCfg.step_x;
 8001a7a:	4b5b      	ldr	r3, [pc, #364]	; (8001be8 <update_stepper_params+0x1bc>)
 8001a7c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001a80:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8001bec <update_stepper_params+0x1c0>
 8001a84:	ee07 3a90 	vmov	s15, r3
 8001a88:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001a8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a90:	ee17 3a90 	vmov	r3, s15
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	4b54      	ldr	r3, [pc, #336]	; (8001be8 <update_stepper_params+0x1bc>)
 8001a98:	f8a3 2011 	strh.w	r2, [r3, #17]
	g_measureCfg.step_cnt_y = Y_LENGTH/g_measureCfg.step_y;
 8001a9c:	4b52      	ldr	r3, [pc, #328]	; (8001be8 <update_stepper_params+0x1bc>)
 8001a9e:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001aa2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001aa6:	ee07 3a90 	vmov	s15, r3
 8001aaa:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001aae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ab2:	ee17 3a90 	vmov	r3, s15
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	4b4b      	ldr	r3, [pc, #300]	; (8001be8 <update_stepper_params+0x1bc>)
 8001aba:	f8a3 2013 	strh.w	r2, [r3, #19]
	g_measureCfg.step_cnt_z = Z_LENGTH/g_measureCfg.step_z;
 8001abe:	4b4a      	ldr	r3, [pc, #296]	; (8001be8 <update_stepper_params+0x1bc>)
 8001ac0:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8001ac4:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001bf0 <update_stepper_params+0x1c4>
 8001ac8:	ee07 3a90 	vmov	s15, r3
 8001acc:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001ad0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ad4:	ee17 3a90 	vmov	r3, s15
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	4b43      	ldr	r3, [pc, #268]	; (8001be8 <update_stepper_params+0x1bc>)
 8001adc:	f8a3 2015 	strh.w	r2, [r3, #21]

	/* = *. */
	g_measureCfg.pulse_cnt_x = PPM * g_measureCfg.step_x;
 8001ae0:	4b41      	ldr	r3, [pc, #260]	; (8001be8 <update_stepper_params+0x1bc>)
 8001ae2:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001ae6:	eddf 7a43 	vldr	s15, [pc, #268]	; 8001bf4 <update_stepper_params+0x1c8>
 8001aea:	ee07 3a10 	vmov	s14, r3
 8001aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001af6:	ee17 3a90 	vmov	r3, s15
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	4b3a      	ldr	r3, [pc, #232]	; (8001be8 <update_stepper_params+0x1bc>)
 8001afe:	f8a3 2017 	strh.w	r2, [r3, #23]
	g_measureCfg.pulse_cnt_y = PPM * g_measureCfg.step_y;
 8001b02:	4b39      	ldr	r3, [pc, #228]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b04:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001b08:	eddf 7a3a 	vldr	s15, [pc, #232]	; 8001bf4 <update_stepper_params+0x1c8>
 8001b0c:	ee07 3a10 	vmov	s14, r3
 8001b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b18:	ee17 3a90 	vmov	r3, s15
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	4b32      	ldr	r3, [pc, #200]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b20:	f8a3 2019 	strh.w	r2, [r3, #25]
	g_measureCfg.pulse_cnt_z = PPM * g_measureCfg.step_z;
 8001b24:	4b30      	ldr	r3, [pc, #192]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b26:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8001b2a:	eddf 7a32 	vldr	s15, [pc, #200]	; 8001bf4 <update_stepper_params+0x1c8>
 8001b2e:	ee07 3a10 	vmov	s14, r3
 8001b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b3a:	ee17 3a90 	vmov	r3, s15
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	4b29      	ldr	r3, [pc, #164]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b42:	f8a3 201b 	strh.w	r2, [r3, #27]

	//*User_SetPoint += pulse_cnt_x;
	printf("PPM is %f and | CntPerCycle_x is %d | Pulses_x is %d\r\n", PPM, g_measureCfg.step_cnt_x, g_measureCfg.pulse_cnt_x);
 8001b46:	4b28      	ldr	r3, [pc, #160]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b48:	f8b3 3011 	ldrh.w	r3, [r3, #17]
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	461a      	mov	r2, r3
 8001b50:	4b25      	ldr	r3, [pc, #148]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b52:	f8b3 3017 	ldrh.w	r3, [r3, #23]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	9200      	str	r2, [sp, #0]
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	4b25      	ldr	r3, [pc, #148]	; (8001bf8 <update_stepper_params+0x1cc>)
 8001b62:	4826      	ldr	r0, [pc, #152]	; (8001bfc <update_stepper_params+0x1d0>)
 8001b64:	f009 ff0e 	bl	800b984 <iprintf>
	printf("PPM is %f and | CntPerCycle_y is %d | Pulses_y is %d\r\n", PPM, g_measureCfg.step_cnt_y, g_measureCfg.pulse_cnt_y);
 8001b68:	4b1f      	ldr	r3, [pc, #124]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b6a:	f8b3 3013 	ldrh.w	r3, [r3, #19]
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b1d      	ldr	r3, [pc, #116]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b74:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	9301      	str	r3, [sp, #4]
 8001b7c:	9200      	str	r2, [sp, #0]
 8001b7e:	f04f 0200 	mov.w	r2, #0
 8001b82:	4b1d      	ldr	r3, [pc, #116]	; (8001bf8 <update_stepper_params+0x1cc>)
 8001b84:	481e      	ldr	r0, [pc, #120]	; (8001c00 <update_stepper_params+0x1d4>)
 8001b86:	f009 fefd 	bl	800b984 <iprintf>
	printf("PPM is %f and | CntPerCycle_z is %d | Pulses_z is %d\r\n", PPM, g_measureCfg.step_cnt_z, g_measureCfg.pulse_cnt_z);
 8001b8a:	4b17      	ldr	r3, [pc, #92]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b8c:	f8b3 3015 	ldrh.w	r3, [r3, #21]
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b14      	ldr	r3, [pc, #80]	; (8001be8 <update_stepper_params+0x1bc>)
 8001b96:	f8b3 301b 	ldrh.w	r3, [r3, #27]
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	9301      	str	r3, [sp, #4]
 8001b9e:	9200      	str	r2, [sp, #0]
 8001ba0:	f04f 0200 	mov.w	r2, #0
 8001ba4:	4b14      	ldr	r3, [pc, #80]	; (8001bf8 <update_stepper_params+0x1cc>)
 8001ba6:	4817      	ldr	r0, [pc, #92]	; (8001c04 <update_stepper_params+0x1d8>)
 8001ba8:	f009 feec 	bl	800b984 <iprintf>

	printf("Estimate measuring time is %d seconds \r\n", g_measureCfg.step_cnt_x*
 8001bac:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <update_stepper_params+0x1bc>)
 8001bae:	f8b3 3011 	ldrh.w	r3, [r3, #17]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	461a      	mov	r2, r3
														 g_measureCfg.step_cnt_y*
 8001bb6:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <update_stepper_params+0x1bc>)
 8001bb8:	f8b3 3013 	ldrh.w	r3, [r3, #19]
 8001bbc:	b29b      	uxth	r3, r3
	printf("Estimate measuring time is %d seconds \r\n", g_measureCfg.step_cnt_x*
 8001bbe:	fb02 f303 	mul.w	r3, r2, r3
														 g_measureCfg.step_cnt_z/100);
 8001bc2:	4a09      	ldr	r2, [pc, #36]	; (8001be8 <update_stepper_params+0x1bc>)
 8001bc4:	f8b2 2015 	ldrh.w	r2, [r2, #21]
 8001bc8:	b292      	uxth	r2, r2
														 g_measureCfg.step_cnt_y*
 8001bca:	fb02 f303 	mul.w	r3, r2, r3
	printf("Estimate measuring time is %d seconds \r\n", g_measureCfg.step_cnt_x*
 8001bce:	4a0e      	ldr	r2, [pc, #56]	; (8001c08 <update_stepper_params+0x1dc>)
 8001bd0:	fb82 1203 	smull	r1, r2, r2, r3
 8001bd4:	1152      	asrs	r2, r2, #5
 8001bd6:	17db      	asrs	r3, r3, #31
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	4619      	mov	r1, r3
 8001bdc:	480b      	ldr	r0, [pc, #44]	; (8001c0c <update_stepper_params+0x1e0>)
 8001bde:	f009 fed1 	bl	800b984 <iprintf>
}
 8001be2:	bf00      	nop
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000214 	.word	0x20000214
 8001bec:	42c80000 	.word	0x42c80000
 8001bf0:	428c0000 	.word	0x428c0000
 8001bf4:	42200000 	.word	0x42200000
 8001bf8:	40440000 	.word	0x40440000
 8001bfc:	0800f5e4 	.word	0x0800f5e4
 8001c00:	0800f61c 	.word	0x0800f61c
 8001c04:	0800f654 	.word	0x0800f654
 8001c08:	51eb851f 	.word	0x51eb851f
 8001c0c:	0800f68c 	.word	0x0800f68c

08001c10 <tsk_Move_Execute>:




void tsk_Move_Execute(void *param)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	float p1,p2;
	uint32_t notify_value;


	update_stepper_params();
 8001c18:	f7ff ff08 	bl	8001a2c <update_stepper_params>
	//measuring module
	//step
	//get hall data

	/**/
	notify_value = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
	xTaskNotify(xTaskGetCurrentTaskHandle(), notify_value, eSetValueWithOverwrite);
 8001c20:	f007 fc9c 	bl	800955c <xTaskGetCurrentTaskHandle>
 8001c24:	2300      	movs	r3, #0
 8001c26:	2203      	movs	r2, #3
 8001c28:	68f9      	ldr	r1, [r7, #12]
 8001c2a:	f007 fd7b 	bl	8009724 <xTaskGenericNotify>

	while( tsk_Measuring() != true)
 8001c2e:	e00e      	b.n	8001c4e <tsk_Move_Execute+0x3e>
	{
		/**/
		notify_value = ulTaskNotifyTake(pdTRUE, 0);
 8001c30:	2100      	movs	r1, #0
 8001c32:	2001      	movs	r0, #1
 8001c34:	f007 fd2e 	bl	8009694 <ulTaskNotifyTake>
 8001c38:	60f8      	str	r0, [r7, #12]
		if(notify_value == NOTIFY_STOP_MEASURE)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2b05      	cmp	r3, #5
 8001c3e:	d103      	bne.n	8001c48 <tsk_Move_Execute+0x38>
		{
			printf("Test stop due to stop command \r\n");
 8001c40:	480a      	ldr	r0, [pc, #40]	; (8001c6c <tsk_Move_Execute+0x5c>)
 8001c42:	f009 ff25 	bl	800ba90 <puts>
			return ;
 8001c46:	e00d      	b.n	8001c64 <tsk_Move_Execute+0x54>
		}

		vTaskDelay(100);
 8001c48:	2064      	movs	r0, #100	; 0x64
 8001c4a:	f007 f80b 	bl	8008c64 <vTaskDelay>
	while( tsk_Measuring() != true)
 8001c4e:	f000 f91f 	bl	8001e90 <tsk_Measuring>
 8001c52:	4603      	mov	r3, r0
 8001c54:	f083 0301 	eor.w	r3, r3, #1
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1e8      	bne.n	8001c30 <tsk_Move_Execute+0x20>
//					printf("\033[1A"); //
//				}
//			}
//		#endif
	}
	printf("Finish measure tracing task\r\n");
 8001c5e:	4804      	ldr	r0, [pc, #16]	; (8001c70 <tsk_Move_Execute+0x60>)
 8001c60:	f009 ff16 	bl	800ba90 <puts>
	//
}
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	0800f6b8 	.word	0x0800f6b8
 8001c70:	0800f6d8 	.word	0x0800f6d8

08001c74 <tsk_Move_step>:



void tsk_Move_step(uint8_t axis_id, int set_point)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	6039      	str	r1, [r7, #0]
 8001c7e:	71fb      	strb	r3, [r7, #7]
#if	1
	switch(axis_id)
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d02d      	beq.n	8001ce2 <tsk_Move_step+0x6e>
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	dc2c      	bgt.n	8001ce4 <tsk_Move_step+0x70>
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <tsk_Move_step+0x1e>
 8001c8e:	2b01      	cmp	r3, #1
		else
			*MOTOR_X_GO -= set_point;
		break;
	case Axis_y:
		//*MOTOR_Y_GO += set_point;
		break;
 8001c90:	e028      	b.n	8001ce4 <tsk_Move_step+0x70>
		g_encoder_t.g_run_flag = 1;
 8001c92:	4b18      	ldr	r3, [pc, #96]	; (8001cf4 <tsk_Move_step+0x80>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	751a      	strb	r2, [r3, #20]
		if(g_measureCfg.dir_x)
 8001c98:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <tsk_Move_step+0x84>)
 8001c9a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d00f      	beq.n	8001cc2 <tsk_Move_step+0x4e>
			*MOTOR_X_GO += set_point;
 8001ca2:	4b16      	ldr	r3, [pc, #88]	; (8001cfc <tsk_Move_step+0x88>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	ed93 7a00 	vldr	s14, [r3]
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	ee07 3a90 	vmov	s15, r3
 8001cb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cb4:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <tsk_Move_step+0x88>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cbc:	edc3 7a00 	vstr	s15, [r3]
		break;
 8001cc0:	e010      	b.n	8001ce4 <tsk_Move_step+0x70>
			*MOTOR_X_GO -= set_point;
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <tsk_Move_step+0x88>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	ed93 7a00 	vldr	s14, [r3]
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	ee07 3a90 	vmov	s15, r3
 8001cd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cd4:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <tsk_Move_step+0x88>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cdc:	edc3 7a00 	vstr	s15, [r3]
		break;
 8001ce0:	e000      	b.n	8001ce4 <tsk_Move_step+0x70>
	case Axis_z:
		//*MOTOR_Z_GO += set_point;
		break;
 8001ce2:	bf00      	nop
	}

	tsk_WaitMoveComplete(axis_id);
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fda0 	bl	800182c <tsk_WaitMoveComplete>
#endif
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000518 	.word	0x20000518
 8001cf8:	20000214 	.word	0x20000214
 8001cfc:	20000004 	.word	0x20000004

08001d00 <Move_WorkFlow_handler>:
/**
 *
 *@, param: 
 */
void Move_WorkFlow_handler(WorkFlow_Level_t *pWorkFlow)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
	MainWorkFlow_List_t *pmain_flow = &pWorkFlow->MainFlow;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	60fb      	str	r3, [r7, #12]
	SubWorkFlow_List_t  *psub_flow  = &pWorkFlow->SubFlow;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	60bb      	str	r3, [r7, #8]

	switch(*psub_flow)
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	f000 8084 	beq.w	8001e24 <Move_WorkFlow_handler+0x124>
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	f300 80ae 	bgt.w	8001e7e <Move_WorkFlow_handler+0x17e>
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d002      	beq.n	8001d2c <Move_WorkFlow_handler+0x2c>
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d03e      	beq.n	8001da8 <Move_WorkFlow_handler+0xa8>
			*psub_flow = Sub_WorkFlow_Finish;
		}
		break;

	default:
		break;
 8001d2a:	e0a8      	b.n	8001e7e <Move_WorkFlow_handler+0x17e>
		if(g_measureCfg.x_index < g_measureCfg.step_cnt_x)
 8001d2c:	4b56      	ldr	r3, [pc, #344]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001d2e:	f8d3 301d 	ldr.w	r3, [r3, #29]
 8001d32:	4a55      	ldr	r2, [pc, #340]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001d34:	f8b2 2011 	ldrh.w	r2, [r2, #17]
 8001d38:	b292      	uxth	r2, r2
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	da12      	bge.n	8001d64 <Move_WorkFlow_handler+0x64>
			g_measureCfg.x_index++;
 8001d3e:	4b52      	ldr	r3, [pc, #328]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001d40:	f8d3 301d 	ldr.w	r3, [r3, #29]
 8001d44:	3301      	adds	r3, #1
 8001d46:	4a50      	ldr	r2, [pc, #320]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001d48:	f8c2 301d 	str.w	r3, [r2, #29]
			tsk_Move_step(Axis_x, g_measureCfg.pulse_cnt_x);
 8001d4c:	4b4e      	ldr	r3, [pc, #312]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001d4e:	f8b3 3017 	ldrh.w	r3, [r3, #23]
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	4619      	mov	r1, r3
 8001d56:	2000      	movs	r0, #0
 8001d58:	f7ff ff8c 	bl	8001c74 <tsk_Move_step>
			*pmain_flow = Main_WorkFlow_ADC;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]
		break;
 8001d62:	e08d      	b.n	8001e80 <Move_WorkFlow_handler+0x180>
			g_measureCfg.dir_x   = !g_measureCfg.dir_x;
 8001d64:	4b48      	ldr	r3, [pc, #288]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001d66:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	bf14      	ite	ne
 8001d6e:	2301      	movne	r3, #1
 8001d70:	2300      	moveq	r3, #0
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	f083 0301 	eor.w	r3, r3, #1
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	4b41      	ldr	r3, [pc, #260]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001d82:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
			printf("Axis X direction toggle\r\n");
 8001d86:	4841      	ldr	r0, [pc, #260]	; (8001e8c <Move_WorkFlow_handler+0x18c>)
 8001d88:	f009 fe82 	bl	800ba90 <puts>
			g_measureCfg.x_index = 0;
 8001d8c:	4b3e      	ldr	r3, [pc, #248]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	775a      	strb	r2, [r3, #29]
 8001d92:	2200      	movs	r2, #0
 8001d94:	779a      	strb	r2, [r3, #30]
 8001d96:	2200      	movs	r2, #0
 8001d98:	77da      	strb	r2, [r3, #31]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 2020 	strb.w	r2, [r3, #32]
			*psub_flow = Sub_WorkFlow_Y;
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2201      	movs	r2, #1
 8001da4:	701a      	strb	r2, [r3, #0]
		break;
 8001da6:	e06b      	b.n	8001e80 <Move_WorkFlow_handler+0x180>
		if(g_measureCfg.y_index < g_measureCfg.step_cnt_y)
 8001da8:	4b37      	ldr	r3, [pc, #220]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001daa:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 8001dae:	4a36      	ldr	r2, [pc, #216]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001db0:	f8b2 2013 	ldrh.w	r2, [r2, #19]
 8001db4:	b292      	uxth	r2, r2
 8001db6:	4293      	cmp	r3, r2
 8001db8:	da12      	bge.n	8001de0 <Move_WorkFlow_handler+0xe0>
			g_measureCfg.y_index++;
 8001dba:	4b33      	ldr	r3, [pc, #204]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001dbc:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	4a31      	ldr	r2, [pc, #196]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001dc4:	f8c2 3021 	str.w	r3, [r2, #33]	; 0x21
			tsk_Move_step(Axis_y, g_measureCfg.pulse_cnt_y);
 8001dc8:	4b2f      	ldr	r3, [pc, #188]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001dca:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	2001      	movs	r0, #1
 8001dd4:	f7ff ff4e 	bl	8001c74 <tsk_Move_step>
			*psub_flow = Sub_WorkFlow_X;
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	701a      	strb	r2, [r3, #0]
		break;
 8001dde:	e04f      	b.n	8001e80 <Move_WorkFlow_handler+0x180>
			g_measureCfg.dir_y   = !g_measureCfg.dir_y;
 8001de0:	4b29      	ldr	r3, [pc, #164]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001de2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	bf14      	ite	ne
 8001dea:	2301      	movne	r3, #1
 8001dec:	2300      	moveq	r3, #0
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	f083 0301 	eor.w	r3, r3, #1
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	b2da      	uxtb	r2, r3
 8001dfc:	4b22      	ldr	r3, [pc, #136]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001dfe:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
			g_measureCfg.y_index = 0;
 8001e02:	4b21      	ldr	r3, [pc, #132]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			*psub_flow = Sub_WorkFlow_Z;
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	2202      	movs	r2, #2
 8001e20:	701a      	strb	r2, [r3, #0]
		break;
 8001e22:	e02d      	b.n	8001e80 <Move_WorkFlow_handler+0x180>
		if(g_measureCfg.z_index < g_measureCfg.step_cnt_z)
 8001e24:	4b18      	ldr	r3, [pc, #96]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001e26:	f8d3 3025 	ldr.w	r3, [r3, #37]	; 0x25
 8001e2a:	4a17      	ldr	r2, [pc, #92]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001e2c:	f8b2 2015 	ldrh.w	r2, [r2, #21]
 8001e30:	b292      	uxth	r2, r2
 8001e32:	4293      	cmp	r3, r2
 8001e34:	da12      	bge.n	8001e5c <Move_WorkFlow_handler+0x15c>
			g_measureCfg.z_index++;
 8001e36:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001e38:	f8d3 3025 	ldr.w	r3, [r3, #37]	; 0x25
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	4a12      	ldr	r2, [pc, #72]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001e40:	f8c2 3025 	str.w	r3, [r2, #37]	; 0x25
			tsk_Move_step(Axis_z, g_measureCfg.pulse_cnt_z);
 8001e44:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001e46:	f8b3 301b 	ldrh.w	r3, [r3, #27]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	2002      	movs	r0, #2
 8001e50:	f7ff ff10 	bl	8001c74 <tsk_Move_step>
			*psub_flow = Sub_WorkFlow_X;
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
		break;
 8001e5a:	e011      	b.n	8001e80 <Move_WorkFlow_handler+0x180>
			g_measureCfg.z_index = 0;
 8001e5c:	4b0a      	ldr	r3, [pc, #40]	; (8001e88 <Move_WorkFlow_handler+0x188>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			*psub_flow = Sub_WorkFlow_Finish;
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	2203      	movs	r2, #3
 8001e7a:	701a      	strb	r2, [r3, #0]
		break;
 8001e7c:	e000      	b.n	8001e80 <Move_WorkFlow_handler+0x180>
		break;
 8001e7e:	bf00      	nop
	}
}
 8001e80:	bf00      	nop
 8001e82:	3710      	adds	r7, #16
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000214 	.word	0x20000214
 8001e8c:	0800f6f8 	.word	0x0800f6f8

08001e90 <tsk_Measuring>:
 *		X -> 	 Y
 *		Y ->  Z
 *
 */
bool tsk_Measuring(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	static WorkFlow_Level_t s_workFlowLevel = {
			.MainFlow = Main_WorkFlow_Move,
			.SubFlow  = Sub_WorkFlow_X
	};

	switch(s_workFlowLevel.MainFlow){
 8001e94:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <tsk_Measuring+0x50>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d00e      	beq.n	8001eba <tsk_Measuring+0x2a>
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	dc10      	bgt.n	8001ec2 <tsk_Measuring+0x32>
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d002      	beq.n	8001eaa <tsk_Measuring+0x1a>
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d004      	beq.n	8001eb2 <tsk_Measuring+0x22>
 8001ea8:	e00b      	b.n	8001ec2 <tsk_Measuring+0x32>
	case Main_WorkFlow_Move:
		Move_WorkFlow_handler(&s_workFlowLevel);
 8001eaa:	480d      	ldr	r0, [pc, #52]	; (8001ee0 <tsk_Measuring+0x50>)
 8001eac:	f7ff ff28 	bl	8001d00 <Move_WorkFlow_handler>
		break;
 8001eb0:	e007      	b.n	8001ec2 <tsk_Measuring+0x32>

	case Main_WorkFlow_ADC:
		ADC_WorkFlow_handler(&s_workFlowLevel);
 8001eb2:	480b      	ldr	r0, [pc, #44]	; (8001ee0 <tsk_Measuring+0x50>)
 8001eb4:	f7ff fda0 	bl	80019f8 <ADC_WorkFlow_handler>
		break;
 8001eb8:	e003      	b.n	8001ec2 <tsk_Measuring+0x32>

	case Main_WorkFlow_Record:
		Record_WorkFlow_handler(&s_workFlowLevel);
 8001eba:	4809      	ldr	r0, [pc, #36]	; (8001ee0 <tsk_Measuring+0x50>)
 8001ebc:	f7ff fda9 	bl	8001a12 <Record_WorkFlow_handler>
		break;
 8001ec0:	bf00      	nop
	}

	if(Sub_WorkFlow_Finish == s_workFlowLevel.SubFlow)
 8001ec2:	4b07      	ldr	r3, [pc, #28]	; (8001ee0 <tsk_Measuring+0x50>)
 8001ec4:	785b      	ldrb	r3, [r3, #1]
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	d107      	bne.n	8001eda <tsk_Measuring+0x4a>
	{
		s_workFlowLevel.SubFlow  = Sub_WorkFlow_X;
 8001eca:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <tsk_Measuring+0x50>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	705a      	strb	r2, [r3, #1]
		s_workFlowLevel.MainFlow = Main_WorkFlow_Move;
 8001ed0:	4b03      	ldr	r3, [pc, #12]	; (8001ee0 <tsk_Measuring+0x50>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	701a      	strb	r2, [r3, #0]
		return true;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <tsk_Measuring+0x4c>
	}
	else
		return false;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000328 	.word	0x20000328

08001ee4 <init_input_io>:


void init_input_io(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;                 /* GPIO */
    __HAL_RCC_GPIOG_CLK_ENABLE();    				   /* PG */
 8001eea:	2300      	movs	r3, #0
 8001eec:	603b      	str	r3, [r7, #0]
 8001eee:	4b0f      	ldr	r3, [pc, #60]	; (8001f2c <init_input_io+0x48>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	4a0e      	ldr	r2, [pc, #56]	; (8001f2c <init_input_io+0x48>)
 8001ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8001efa:	4b0c      	ldr	r3, [pc, #48]	; (8001f2c <init_input_io+0x48>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f02:	603b      	str	r3, [r7, #0]
 8001f04:	683b      	ldr	r3, [r7, #0]

    gpio_init_struct.Pin = GPIO_PIN_15;                 /* GP8 */
 8001f06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f0a:	607b      	str	r3, [r7, #4]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;           /*  */
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60bb      	str	r3, [r7, #8]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;     /*  */
 8001f10:	2302      	movs	r3, #2
 8001f12:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;     			   /*  */
 8001f14:	2301      	movs	r3, #1
 8001f16:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA, &gpio_init_struct);           /* PG8, */
 8001f18:	1d3b      	adds	r3, r7, #4
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4804      	ldr	r0, [pc, #16]	; (8001f30 <init_input_io+0x4c>)
 8001f1e:	f002 f881 	bl	8004024 <HAL_GPIO_Init>
}
 8001f22:	bf00      	nop
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	40020000 	.word	0x40020000

08001f34 <sliede_way_test>:

#define SETPOINT_PULSE_PER_MM	ENCODER_SPR/MPR

int g_pulse_count = 0;
void sliede_way_test(uint32_t dis_mm, bool dir_t)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	70fb      	strb	r3, [r7, #3]
	/*= pulse per milimeter*milimeter.*/

	g_step_angle = SETPOINT_PULSE_PER_MM*dis_mm;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	ee07 3a90 	vmov	s15, r3
 8001f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f4a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001fe8 <sliede_way_test+0xb4>
 8001f4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f56:	ee17 3a90 	vmov	r3, s15
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	4b23      	ldr	r3, [pc, #140]	; (8001fec <sliede_way_test+0xb8>)
 8001f5e:	801a      	strh	r2, [r3, #0]
	printf("Ready to move X %dmm @ direction %d\r\n", dis_mm, dir_t);
 8001f60:	78fb      	ldrb	r3, [r7, #3]
 8001f62:	461a      	mov	r2, r3
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	4822      	ldr	r0, [pc, #136]	; (8001ff0 <sliede_way_test+0xbc>)
 8001f68:	f009 fd0c 	bl	800b984 <iprintf>
	printf("Related pulse count is %d\r\n", g_step_angle);
 8001f6c:	4b1f      	ldr	r3, [pc, #124]	; (8001fec <sliede_way_test+0xb8>)
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	4619      	mov	r1, r3
 8001f74:	481f      	ldr	r0, [pc, #124]	; (8001ff4 <sliede_way_test+0xc0>)
 8001f76:	f009 fd05 	bl	800b984 <iprintf>

	//ST1_DIR(dir_t);
	if(dir_t)
 8001f7a:	78fb      	ldrb	r3, [r7, #3]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d013      	beq.n	8001fa8 <sliede_way_test+0x74>
		*MOTOR_X_GO += SETPOINT_PULSE_PER_MM*dis_mm;
 8001f80:	4b1d      	ldr	r3, [pc, #116]	; (8001ff8 <sliede_way_test+0xc4>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	ed93 7a00 	vldr	s14, [r3]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f92:	eddf 6a15 	vldr	s13, [pc, #84]	; 8001fe8 <sliede_way_test+0xb4>
 8001f96:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001f9a:	4b17      	ldr	r3, [pc, #92]	; (8001ff8 <sliede_way_test+0xc4>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fa2:	edc3 7a00 	vstr	s15, [r3]
 8001fa6:	e012      	b.n	8001fce <sliede_way_test+0x9a>
	else
		*MOTOR_X_GO -= SETPOINT_PULSE_PER_MM*dis_mm;
 8001fa8:	4b13      	ldr	r3, [pc, #76]	; (8001ff8 <sliede_way_test+0xc4>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	ed93 7a00 	vldr	s14, [r3]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	ee07 3a90 	vmov	s15, r3
 8001fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fba:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001fe8 <sliede_way_test+0xb4>
 8001fbe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001fc2:	4b0d      	ldr	r3, [pc, #52]	; (8001ff8 <sliede_way_test+0xc4>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fca:	edc3 7a00 	vstr	s15, [r3]

	g_encoder_t.g_run_flag = 1;
 8001fce:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <sliede_way_test+0xc8>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	751a      	strb	r2, [r3, #20]
	printf("Direction is %d\r\n", dir_t);
 8001fd4:	78fb      	ldrb	r3, [r7, #3]
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4809      	ldr	r0, [pc, #36]	; (8002000 <sliede_way_test+0xcc>)
 8001fda:	f009 fcd3 	bl	800b984 <iprintf>
//
//		g_step_angle = PULSE_PER_MM*dis_mm;
//		vTaskDelay(3000);
//	}

}
 8001fde:	bf00      	nop
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	42200000 	.word	0x42200000
 8001fec:	20000008 	.word	0x20000008
 8001ff0:	0800f714 	.word	0x0800f714
 8001ff4:	0800f73c 	.word	0x0800f73c
 8001ff8:	20000004 	.word	0x20000004
 8001ffc:	20000518 	.word	0x20000518
 8002000:	0800f758 	.word	0x0800f758

08002004 <adc_dma_init>:
 * @brief       ADC DMA 
 * @param       mar         : 
 * @retval      
 */
void adc_dma_init(uint32_t mar)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b090      	sub	sp, #64	; 0x40
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;
    ADC_ChannelConfTypeDef adc_ch_conf = {0};
 800200c:	f107 031c 	add.w	r3, r7, #28
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]

    ADC_ADCX_CHY_CLK_ENABLE();                                              /* ADCx */
 800201a:	2300      	movs	r3, #0
 800201c:	61bb      	str	r3, [r7, #24]
 800201e:	4b53      	ldr	r3, [pc, #332]	; (800216c <adc_dma_init+0x168>)
 8002020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002022:	4a52      	ldr	r2, [pc, #328]	; (800216c <adc_dma_init+0x168>)
 8002024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002028:	6453      	str	r3, [r2, #68]	; 0x44
 800202a:	4b50      	ldr	r3, [pc, #320]	; (800216c <adc_dma_init+0x168>)
 800202c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002032:	61bb      	str	r3, [r7, #24]
 8002034:	69bb      	ldr	r3, [r7, #24]
    ADC_ADCX_CHY_GPIO_CLK_ENABLE();                                         /* GPIO */
 8002036:	2300      	movs	r3, #0
 8002038:	617b      	str	r3, [r7, #20]
 800203a:	4b4c      	ldr	r3, [pc, #304]	; (800216c <adc_dma_init+0x168>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	4a4b      	ldr	r2, [pc, #300]	; (800216c <adc_dma_init+0x168>)
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	6313      	str	r3, [r2, #48]	; 0x30
 8002046:	4b49      	ldr	r3, [pc, #292]	; (800216c <adc_dma_init+0x168>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	617b      	str	r3, [r7, #20]
 8002050:	697b      	ldr	r3, [r7, #20]

    if ((uint32_t)ADC_ADCX_DMASx > (uint32_t)DMA2)                          /* DMA2, DMA2 */
    {
        __HAL_RCC_DMA2_CLK_ENABLE();                                        /* DMA2 */
 8002052:	2300      	movs	r3, #0
 8002054:	613b      	str	r3, [r7, #16]
 8002056:	4b45      	ldr	r3, [pc, #276]	; (800216c <adc_dma_init+0x168>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205a:	4a44      	ldr	r2, [pc, #272]	; (800216c <adc_dma_init+0x168>)
 800205c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002060:	6313      	str	r3, [r2, #48]	; 0x30
 8002062:	4b42      	ldr	r3, [pc, #264]	; (800216c <adc_dma_init+0x168>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002066:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800206a:	613b      	str	r3, [r7, #16]
 800206c:	693b      	ldr	r3, [r7, #16]
    {
        __HAL_RCC_DMA1_CLK_ENABLE();                                        /* DMA1 */
    }

    /* ADIO */
    gpio_init_struct.Pin = ADC_ADCX_CHY_GPIO_PIN;
 800206e:	2308      	movs	r3, #8
 8002070:	62fb      	str	r3, [r7, #44]	; 0x2c
    gpio_init_struct.Mode = GPIO_MODE_ANALOG;
 8002072:	2303      	movs	r3, #3
 8002074:	633b      	str	r3, [r7, #48]	; 0x30
    gpio_init_struct.Pull = GPIO_PULLUP;
 8002076:	2301      	movs	r3, #1
 8002078:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ADC_ADCX_CHY_GPIO_PORT, &gpio_init_struct);
 800207a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800207e:	4619      	mov	r1, r3
 8002080:	483b      	ldr	r0, [pc, #236]	; (8002170 <adc_dma_init+0x16c>)
 8002082:	f001 ffcf 	bl	8004024 <HAL_GPIO_Init>

    /* DMA */
    g_dma_adc_handle.Instance = ADC_ADCX_DMASx;                             /* DMA */
 8002086:	4b3b      	ldr	r3, [pc, #236]	; (8002174 <adc_dma_init+0x170>)
 8002088:	4a3b      	ldr	r2, [pc, #236]	; (8002178 <adc_dma_init+0x174>)
 800208a:	601a      	str	r2, [r3, #0]
    g_dma_adc_handle.Init.Channel = DMA_CHANNEL_0;                          /* DMA */
 800208c:	4b39      	ldr	r3, [pc, #228]	; (8002174 <adc_dma_init+0x170>)
 800208e:	2200      	movs	r2, #0
 8002090:	605a      	str	r2, [r3, #4]
    g_dma_adc_handle.Init.Direction = DMA_PERIPH_TO_MEMORY;                 /*  */
 8002092:	4b38      	ldr	r3, [pc, #224]	; (8002174 <adc_dma_init+0x170>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
    g_dma_adc_handle.Init.PeriphInc = DMA_PINC_DISABLE;                     /*  */
 8002098:	4b36      	ldr	r3, [pc, #216]	; (8002174 <adc_dma_init+0x170>)
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
    g_dma_adc_handle.Init.MemInc = DMA_MINC_ENABLE;                         /*  */
 800209e:	4b35      	ldr	r3, [pc, #212]	; (8002174 <adc_dma_init+0x170>)
 80020a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020a4:	611a      	str	r2, [r3, #16]
    g_dma_adc_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;    /* :16 */
 80020a6:	4b33      	ldr	r3, [pc, #204]	; (8002174 <adc_dma_init+0x170>)
 80020a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020ac:	615a      	str	r2, [r3, #20]
    g_dma_adc_handle.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;       /* :16 */
 80020ae:	4b31      	ldr	r3, [pc, #196]	; (8002174 <adc_dma_init+0x170>)
 80020b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020b4:	619a      	str	r2, [r3, #24]
    g_dma_adc_handle.Init.Mode = DMA_NORMAL;                                /*  */
 80020b6:	4b2f      	ldr	r3, [pc, #188]	; (8002174 <adc_dma_init+0x170>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	61da      	str	r2, [r3, #28]
    g_dma_adc_handle.Init.Priority = DMA_PRIORITY_MEDIUM;                   /*  */
 80020bc:	4b2d      	ldr	r3, [pc, #180]	; (8002174 <adc_dma_init+0x170>)
 80020be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80020c2:	621a      	str	r2, [r3, #32]
    HAL_DMA_Init(&g_dma_adc_handle);
 80020c4:	482b      	ldr	r0, [pc, #172]	; (8002174 <adc_dma_init+0x170>)
 80020c6:	f001 fd35 	bl	8003b34 <HAL_DMA_Init>

    g_adc_dma_handle.Instance = ADC_ADCX;
 80020ca:	4b2c      	ldr	r3, [pc, #176]	; (800217c <adc_dma_init+0x178>)
 80020cc:	4a2c      	ldr	r2, [pc, #176]	; (8002180 <adc_dma_init+0x17c>)
 80020ce:	601a      	str	r2, [r3, #0]
    g_adc_dma_handle.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;    /* 421Mhz */
 80020d0:	4b2a      	ldr	r3, [pc, #168]	; (800217c <adc_dma_init+0x178>)
 80020d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80020d6:	605a      	str	r2, [r3, #4]
    g_adc_dma_handle.Init.Resolution = ADC_RESOLUTION_12B;                  /* 12 */
 80020d8:	4b28      	ldr	r3, [pc, #160]	; (800217c <adc_dma_init+0x178>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]
    g_adc_dma_handle.Init.DataAlign = ADC_DATAALIGN_RIGHT;                  /*  */
 80020de:	4b27      	ldr	r3, [pc, #156]	; (800217c <adc_dma_init+0x178>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	60da      	str	r2, [r3, #12]
    g_adc_dma_handle.Init.ScanConvMode = DISABLE;                           /*  */
 80020e4:	4b25      	ldr	r3, [pc, #148]	; (800217c <adc_dma_init+0x178>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	611a      	str	r2, [r3, #16]
    g_adc_dma_handle.Init.ContinuousConvMode = ENABLE;                      /*  */
 80020ea:	4b24      	ldr	r3, [pc, #144]	; (800217c <adc_dma_init+0x178>)
 80020ec:	2201      	movs	r2, #1
 80020ee:	761a      	strb	r2, [r3, #24]
    g_adc_dma_handle.Init.NbrOfConversion = 1;                              /* 1 */
 80020f0:	4b22      	ldr	r3, [pc, #136]	; (800217c <adc_dma_init+0x178>)
 80020f2:	2201      	movs	r2, #1
 80020f4:	61da      	str	r2, [r3, #28]
    g_adc_dma_handle.Init.DiscontinuousConvMode = DISABLE;                  /*  */
 80020f6:	4b21      	ldr	r3, [pc, #132]	; (800217c <adc_dma_init+0x178>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2020 	strb.w	r2, [r3, #32]
    g_adc_dma_handle.Init.NbrOfDiscConversion = 0;                          /* 0 */
 80020fe:	4b1f      	ldr	r3, [pc, #124]	; (800217c <adc_dma_init+0x178>)
 8002100:	2200      	movs	r2, #0
 8002102:	625a      	str	r2, [r3, #36]	; 0x24
    g_adc_dma_handle.Init.ExternalTrigConv = ADC_SOFTWARE_START;            /*  */
 8002104:	4b1d      	ldr	r3, [pc, #116]	; (800217c <adc_dma_init+0x178>)
 8002106:	4a1f      	ldr	r2, [pc, #124]	; (8002184 <adc_dma_init+0x180>)
 8002108:	629a      	str	r2, [r3, #40]	; 0x28
    g_adc_dma_handle.Init.DMAContinuousRequests = ENABLE;                   /* DMA */
 800210a:	4b1c      	ldr	r3, [pc, #112]	; (800217c <adc_dma_init+0x178>)
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    HAL_ADC_Init(&g_adc_dma_handle);                                        /* ADC */
 8002112:	481a      	ldr	r0, [pc, #104]	; (800217c <adc_dma_init+0x178>)
 8002114:	f000 ffc4 	bl	80030a0 <HAL_ADC_Init>

    __HAL_LINKDMA(&g_adc_dma_handle, DMA_Handle, g_dma_adc_handle);         /* ADCDMA */
 8002118:	4b18      	ldr	r3, [pc, #96]	; (800217c <adc_dma_init+0x178>)
 800211a:	4a16      	ldr	r2, [pc, #88]	; (8002174 <adc_dma_init+0x170>)
 800211c:	639a      	str	r2, [r3, #56]	; 0x38
 800211e:	4b15      	ldr	r3, [pc, #84]	; (8002174 <adc_dma_init+0x170>)
 8002120:	4a16      	ldr	r2, [pc, #88]	; (800217c <adc_dma_init+0x178>)
 8002122:	639a      	str	r2, [r3, #56]	; 0x38

    /* ADC */
    adc_ch_conf.Channel = ADC_ADCX_CHY;                                     /*  */
 8002124:	2303      	movs	r3, #3
 8002126:	61fb      	str	r3, [r7, #28]
    adc_ch_conf.Rank = 1;                                                   /*  */
 8002128:	2301      	movs	r3, #1
 800212a:	623b      	str	r3, [r7, #32]
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 800212c:	2307      	movs	r3, #7
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */
 8002130:	f107 031c 	add.w	r3, r7, #28
 8002134:	4619      	mov	r1, r3
 8002136:	4811      	ldr	r0, [pc, #68]	; (800217c <adc_dma_init+0x178>)
 8002138:	f001 f92e 	bl	8003398 <HAL_ADC_ConfigChannel>

    /* DMA */
    HAL_NVIC_SetPriority(ADC_ADCX_DMASx_IRQn, 3, 3);
 800213c:	2203      	movs	r2, #3
 800213e:	2103      	movs	r1, #3
 8002140:	203c      	movs	r0, #60	; 0x3c
 8002142:	f001 fca4 	bl	8003a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_ADCX_DMASx_IRQn);
 8002146:	203c      	movs	r0, #60	; 0x3c
 8002148:	f001 fcbd 	bl	8003ac6 <HAL_NVIC_EnableIRQ>

    HAL_DMA_Start_IT(&g_dma_adc_handle, (uint32_t)&ADC1->DR, mar, 0);       /* DMA */
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	2300      	movs	r3, #0
 8002150:	490d      	ldr	r1, [pc, #52]	; (8002188 <adc_dma_init+0x184>)
 8002152:	4808      	ldr	r0, [pc, #32]	; (8002174 <adc_dma_init+0x170>)
 8002154:	f001 fd9c 	bl	8003c90 <HAL_DMA_Start_IT>
    HAL_ADC_Start_DMA(&g_adc_dma_handle,&mar,0);                            /* ADCDMA */
 8002158:	1d3b      	adds	r3, r7, #4
 800215a:	2200      	movs	r2, #0
 800215c:	4619      	mov	r1, r3
 800215e:	4807      	ldr	r0, [pc, #28]	; (800217c <adc_dma_init+0x178>)
 8002160:	f000 ffec 	bl	800313c <HAL_ADC_Start_DMA>
}
 8002164:	bf00      	nop
 8002166:	3740      	adds	r7, #64	; 0x40
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40023800 	.word	0x40023800
 8002170:	40020000 	.word	0x40020000
 8002174:	2000032c 	.word	0x2000032c
 8002178:	40026470 	.word	0x40026470
 800217c:	2000038c 	.word	0x2000038c
 8002180:	40012000 	.word	0x40012000
 8002184:	0f000001 	.word	0x0f000001
 8002188:	4001204c 	.word	0x4001204c

0800218c <adc_dma_enable>:
 * @brief       ADC DMA
 * @param       cndtr: DMA
 * @retval      
 */
void adc_dma_enable(uint16_t cndtr)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	80fb      	strh	r3, [r7, #6]
    __HAL_ADC_DISABLE(&g_adc_dma_handle);           /* ADC */
 8002196:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <adc_dma_enable+0x6c>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <adc_dma_enable+0x6c>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 0201 	bic.w	r2, r2, #1
 80021a4:	609a      	str	r2, [r3, #8]

    __HAL_DMA_DISABLE(&g_dma_adc_handle);           /* DMA */
 80021a6:	4b15      	ldr	r3, [pc, #84]	; (80021fc <adc_dma_enable+0x70>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	4b13      	ldr	r3, [pc, #76]	; (80021fc <adc_dma_enable+0x70>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 0201 	bic.w	r2, r2, #1
 80021b4:	601a      	str	r2, [r3, #0]
    g_dma_adc_handle.Instance->NDTR = cndtr;        /* DMA */
 80021b6:	4b11      	ldr	r3, [pc, #68]	; (80021fc <adc_dma_enable+0x70>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	88fa      	ldrh	r2, [r7, #6]
 80021bc:	605a      	str	r2, [r3, #4]
    __HAL_DMA_ENABLE(&g_dma_adc_handle);            /* DMA */
 80021be:	4b0f      	ldr	r3, [pc, #60]	; (80021fc <adc_dma_enable+0x70>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <adc_dma_enable+0x70>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f042 0201 	orr.w	r2, r2, #1
 80021cc:	601a      	str	r2, [r3, #0]

    __HAL_ADC_ENABLE(&g_adc_dma_handle);            /* ADC */
 80021ce:	4b0a      	ldr	r3, [pc, #40]	; (80021f8 <adc_dma_enable+0x6c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <adc_dma_enable+0x6c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f042 0201 	orr.w	r2, r2, #1
 80021dc:	609a      	str	r2, [r3, #8]
    ADC_ADCX->CR2 |= 1 << 30;                       /*  */
 80021de:	4b08      	ldr	r3, [pc, #32]	; (8002200 <adc_dma_enable+0x74>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	4a07      	ldr	r2, [pc, #28]	; (8002200 <adc_dma_enable+0x74>)
 80021e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80021e8:	6093      	str	r3, [r2, #8]
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	2000038c 	.word	0x2000038c
 80021fc:	2000032c 	.word	0x2000032c
 8002200:	40012000 	.word	0x40012000

08002204 <DMA2_Stream4_IRQHandler>:
 * @brief       ADC DMA
 * @param       
 * @retval      
 */
void ADC_ADCX_DMASx_IRQHandler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
    if (ADC_ADCX_DMASx_IS_TC())
 8002208:	4b31      	ldr	r3, [pc, #196]	; (80022d0 <DMA2_Stream4_IRQHandler+0xcc>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	461a      	mov	r2, r3
 800220e:	4b31      	ldr	r3, [pc, #196]	; (80022d4 <DMA2_Stream4_IRQHandler+0xd0>)
 8002210:	429a      	cmp	r2, r3
 8002212:	d909      	bls.n	8002228 <DMA2_Stream4_IRQHandler+0x24>
 8002214:	4b30      	ldr	r3, [pc, #192]	; (80022d8 <DMA2_Stream4_IRQHandler+0xd4>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f003 0320 	and.w	r3, r3, #32
 800221c:	2b00      	cmp	r3, #0
 800221e:	bf14      	ite	ne
 8002220:	2301      	movne	r3, #1
 8002222:	2300      	moveq	r3, #0
 8002224:	b2db      	uxtb	r3, r3
 8002226:	e028      	b.n	800227a <DMA2_Stream4_IRQHandler+0x76>
 8002228:	4b29      	ldr	r3, [pc, #164]	; (80022d0 <DMA2_Stream4_IRQHandler+0xcc>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	461a      	mov	r2, r3
 800222e:	4b2b      	ldr	r3, [pc, #172]	; (80022dc <DMA2_Stream4_IRQHandler+0xd8>)
 8002230:	429a      	cmp	r2, r3
 8002232:	d909      	bls.n	8002248 <DMA2_Stream4_IRQHandler+0x44>
 8002234:	4b28      	ldr	r3, [pc, #160]	; (80022d8 <DMA2_Stream4_IRQHandler+0xd4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0320 	and.w	r3, r3, #32
 800223c:	2b00      	cmp	r3, #0
 800223e:	bf14      	ite	ne
 8002240:	2301      	movne	r3, #1
 8002242:	2300      	moveq	r3, #0
 8002244:	b2db      	uxtb	r3, r3
 8002246:	e018      	b.n	800227a <DMA2_Stream4_IRQHandler+0x76>
 8002248:	4b21      	ldr	r3, [pc, #132]	; (80022d0 <DMA2_Stream4_IRQHandler+0xcc>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	461a      	mov	r2, r3
 800224e:	4b24      	ldr	r3, [pc, #144]	; (80022e0 <DMA2_Stream4_IRQHandler+0xdc>)
 8002250:	429a      	cmp	r2, r3
 8002252:	d909      	bls.n	8002268 <DMA2_Stream4_IRQHandler+0x64>
 8002254:	4b23      	ldr	r3, [pc, #140]	; (80022e4 <DMA2_Stream4_IRQHandler+0xe0>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f003 0320 	and.w	r3, r3, #32
 800225c:	2b00      	cmp	r3, #0
 800225e:	bf14      	ite	ne
 8002260:	2301      	movne	r3, #1
 8002262:	2300      	moveq	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	e008      	b.n	800227a <DMA2_Stream4_IRQHandler+0x76>
 8002268:	4b1e      	ldr	r3, [pc, #120]	; (80022e4 <DMA2_Stream4_IRQHandler+0xe0>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0320 	and.w	r3, r3, #32
 8002270:	2b00      	cmp	r3, #0
 8002272:	bf14      	ite	ne
 8002274:	2301      	movne	r3, #1
 8002276:	2300      	moveq	r3, #0
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d023      	beq.n	80022c6 <DMA2_Stream4_IRQHandler+0xc2>
    {
        g_adc_dma_sta = 1;                          /* DMA */
 800227e:	4b1a      	ldr	r3, [pc, #104]	; (80022e8 <DMA2_Stream4_IRQHandler+0xe4>)
 8002280:	2201      	movs	r2, #1
 8002282:	701a      	strb	r2, [r3, #0]
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <DMA2_Stream4_IRQHandler+0xcc>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	461a      	mov	r2, r3
 800228a:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <DMA2_Stream4_IRQHandler+0xd0>)
 800228c:	429a      	cmp	r2, r3
 800228e:	d903      	bls.n	8002298 <DMA2_Stream4_IRQHandler+0x94>
 8002290:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <DMA2_Stream4_IRQHandler+0xd4>)
 8002292:	2220      	movs	r2, #32
 8002294:	60da      	str	r2, [r3, #12]
    }
}
 8002296:	e016      	b.n	80022c6 <DMA2_Stream4_IRQHandler+0xc2>
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 8002298:	4b0d      	ldr	r3, [pc, #52]	; (80022d0 <DMA2_Stream4_IRQHandler+0xcc>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	461a      	mov	r2, r3
 800229e:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <DMA2_Stream4_IRQHandler+0xd8>)
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d903      	bls.n	80022ac <DMA2_Stream4_IRQHandler+0xa8>
 80022a4:	4a0c      	ldr	r2, [pc, #48]	; (80022d8 <DMA2_Stream4_IRQHandler+0xd4>)
 80022a6:	2320      	movs	r3, #32
 80022a8:	6093      	str	r3, [r2, #8]
}
 80022aa:	e00c      	b.n	80022c6 <DMA2_Stream4_IRQHandler+0xc2>
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 80022ac:	4b08      	ldr	r3, [pc, #32]	; (80022d0 <DMA2_Stream4_IRQHandler+0xcc>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	461a      	mov	r2, r3
 80022b2:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <DMA2_Stream4_IRQHandler+0xdc>)
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d903      	bls.n	80022c0 <DMA2_Stream4_IRQHandler+0xbc>
 80022b8:	4a0a      	ldr	r2, [pc, #40]	; (80022e4 <DMA2_Stream4_IRQHandler+0xe0>)
 80022ba:	2320      	movs	r3, #32
 80022bc:	60d3      	str	r3, [r2, #12]
}
 80022be:	e002      	b.n	80022c6 <DMA2_Stream4_IRQHandler+0xc2>
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 80022c0:	4a08      	ldr	r2, [pc, #32]	; (80022e4 <DMA2_Stream4_IRQHandler+0xe0>)
 80022c2:	2320      	movs	r3, #32
 80022c4:	6093      	str	r3, [r2, #8]
}
 80022c6:	bf00      	nop
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	2000032c 	.word	0x2000032c
 80022d4:	40026458 	.word	0x40026458
 80022d8:	40026400 	.word	0x40026400
 80022dc:	400260b8 	.word	0x400260b8
 80022e0:	40026058 	.word	0x40026058
 80022e4:	40026000 	.word	0x40026000
 80022e8:	200003d4 	.word	0x200003d4

080022ec <key_init>:
 * @brief       
 * @param       
 * @retval      
 */
void key_init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b088      	sub	sp, #32
 80022f0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;                          /* GPIO */
    KEY0_GPIO_CLK_ENABLE();                                     /* KEY0 */
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	4b2b      	ldr	r3, [pc, #172]	; (80023a4 <key_init+0xb8>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	4a2a      	ldr	r2, [pc, #168]	; (80023a4 <key_init+0xb8>)
 80022fc:	f043 0310 	orr.w	r3, r3, #16
 8002300:	6313      	str	r3, [r2, #48]	; 0x30
 8002302:	4b28      	ldr	r3, [pc, #160]	; (80023a4 <key_init+0xb8>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	f003 0310 	and.w	r3, r3, #16
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	68bb      	ldr	r3, [r7, #8]
    KEY1_GPIO_CLK_ENABLE();                                     /* KEY1 */
 800230e:	2300      	movs	r3, #0
 8002310:	607b      	str	r3, [r7, #4]
 8002312:	4b24      	ldr	r3, [pc, #144]	; (80023a4 <key_init+0xb8>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	4a23      	ldr	r2, [pc, #140]	; (80023a4 <key_init+0xb8>)
 8002318:	f043 0310 	orr.w	r3, r3, #16
 800231c:	6313      	str	r3, [r2, #48]	; 0x30
 800231e:	4b21      	ldr	r3, [pc, #132]	; (80023a4 <key_init+0xb8>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	f003 0310 	and.w	r3, r3, #16
 8002326:	607b      	str	r3, [r7, #4]
 8002328:	687b      	ldr	r3, [r7, #4]
    KEY2_GPIO_CLK_ENABLE();                                     /* KEY2 */
 800232a:	2300      	movs	r3, #0
 800232c:	603b      	str	r3, [r7, #0]
 800232e:	4b1d      	ldr	r3, [pc, #116]	; (80023a4 <key_init+0xb8>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	4a1c      	ldr	r2, [pc, #112]	; (80023a4 <key_init+0xb8>)
 8002334:	f043 0310 	orr.w	r3, r3, #16
 8002338:	6313      	str	r3, [r2, #48]	; 0x30
 800233a:	4b1a      	ldr	r3, [pc, #104]	; (80023a4 <key_init+0xb8>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	f003 0310 	and.w	r3, r3, #16
 8002342:	603b      	str	r3, [r7, #0]
 8002344:	683b      	ldr	r3, [r7, #0]

    gpio_init_struct.Pin = KEY0_GPIO_PIN;                       /* KEY0 */
 8002346:	2304      	movs	r3, #4
 8002348:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 800234a:	2300      	movs	r3, #0
 800234c:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 800234e:	2301      	movs	r3, #1
 8002350:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002352:	2302      	movs	r3, #2
 8002354:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY0_GPIO_PORT, &gpio_init_struct);           /* KEY0, */
 8002356:	f107 030c 	add.w	r3, r7, #12
 800235a:	4619      	mov	r1, r3
 800235c:	4812      	ldr	r0, [pc, #72]	; (80023a8 <key_init+0xbc>)
 800235e:	f001 fe61 	bl	8004024 <HAL_GPIO_Init>

    gpio_init_struct.Pin = KEY1_GPIO_PIN;                       /* KEY1 */
 8002362:	2308      	movs	r3, #8
 8002364:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002366:	2300      	movs	r3, #0
 8002368:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 800236a:	2301      	movs	r3, #1
 800236c:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 800236e:	2302      	movs	r3, #2
 8002370:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY1_GPIO_PORT, &gpio_init_struct);           /* KEY1, */
 8002372:	f107 030c 	add.w	r3, r7, #12
 8002376:	4619      	mov	r1, r3
 8002378:	480b      	ldr	r0, [pc, #44]	; (80023a8 <key_init+0xbc>)
 800237a:	f001 fe53 	bl	8004024 <HAL_GPIO_Init>

    gpio_init_struct.Pin = KEY2_GPIO_PIN;                       /* KEY2 */
 800237e:	2310      	movs	r3, #16
 8002380:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002382:	2300      	movs	r3, #0
 8002384:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002386:	2301      	movs	r3, #1
 8002388:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 800238a:	2302      	movs	r3, #2
 800238c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY2_GPIO_PORT, &gpio_init_struct);           /* KEY2, */
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	4619      	mov	r1, r3
 8002394:	4804      	ldr	r0, [pc, #16]	; (80023a8 <key_init+0xbc>)
 8002396:	f001 fe45 	bl	8004024 <HAL_GPIO_Init>

}
 800239a:	bf00      	nop
 800239c:	3720      	adds	r7, #32
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40021000 	.word	0x40021000

080023ac <led_init>:
 * @brief       LEDIO, 
 * @param       
 * @retval      
 */
void led_init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    
    LED0_GPIO_CLK_ENABLE();                                 /* LED0 */
 80023b2:	2300      	movs	r3, #0
 80023b4:	60bb      	str	r3, [r7, #8]
 80023b6:	4b1f      	ldr	r3, [pc, #124]	; (8002434 <led_init+0x88>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	4a1e      	ldr	r2, [pc, #120]	; (8002434 <led_init+0x88>)
 80023bc:	f043 0310 	orr.w	r3, r3, #16
 80023c0:	6313      	str	r3, [r2, #48]	; 0x30
 80023c2:	4b1c      	ldr	r3, [pc, #112]	; (8002434 <led_init+0x88>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	f003 0310 	and.w	r3, r3, #16
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	68bb      	ldr	r3, [r7, #8]
    LED1_GPIO_CLK_ENABLE();                                 /* LED1 */
 80023ce:	2300      	movs	r3, #0
 80023d0:	607b      	str	r3, [r7, #4]
 80023d2:	4b18      	ldr	r3, [pc, #96]	; (8002434 <led_init+0x88>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a17      	ldr	r2, [pc, #92]	; (8002434 <led_init+0x88>)
 80023d8:	f043 0310 	orr.w	r3, r3, #16
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b15      	ldr	r3, [pc, #84]	; (8002434 <led_init+0x88>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f003 0310 	and.w	r3, r3, #16
 80023e6:	607b      	str	r3, [r7, #4]
 80023e8:	687b      	ldr	r3, [r7, #4]

    gpio_init_struct.Pin = LED0_GPIO_PIN;                   /* LED0 */
 80023ea:	2301      	movs	r3, #1
 80023ec:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;            /*  */
 80023ee:	2301      	movs	r3, #1
 80023f0:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 80023f2:	2301      	movs	r3, #1
 80023f4:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 80023f6:	2302      	movs	r3, #2
 80023f8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LED0_GPIO_PORT, &gpio_init_struct);       /* LED0 */
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	4619      	mov	r1, r3
 8002400:	480d      	ldr	r0, [pc, #52]	; (8002438 <led_init+0x8c>)
 8002402:	f001 fe0f 	bl	8004024 <HAL_GPIO_Init>

    gpio_init_struct.Pin = LED1_GPIO_PIN;                   /* LED1 */
 8002406:	2302      	movs	r3, #2
 8002408:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(LED1_GPIO_PORT, &gpio_init_struct);       /* LED1 */
 800240a:	f107 030c 	add.w	r3, r7, #12
 800240e:	4619      	mov	r1, r3
 8002410:	4809      	ldr	r0, [pc, #36]	; (8002438 <led_init+0x8c>)
 8002412:	f001 fe07 	bl	8004024 <HAL_GPIO_Init>
    
    LED0(1);                                                /*  LED0 */
 8002416:	2201      	movs	r2, #1
 8002418:	2101      	movs	r1, #1
 800241a:	4807      	ldr	r0, [pc, #28]	; (8002438 <led_init+0x8c>)
 800241c:	f001 ff9e 	bl	800435c <HAL_GPIO_WritePin>
    LED1(1);                                                /*  LED1 */
 8002420:	2201      	movs	r2, #1
 8002422:	2102      	movs	r1, #2
 8002424:	4804      	ldr	r0, [pc, #16]	; (8002438 <led_init+0x8c>)
 8002426:	f001 ff99 	bl	800435c <HAL_GPIO_WritePin>
}
 800242a:	bf00      	nop
 800242c:	3720      	adds	r7, #32
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40023800 	.word	0x40023800
 8002438:	40021000 	.word	0x40021000

0800243c <pid_init>:
 * @brief       PID
 * @param       
 * @retval      
 */
void pid_init(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
    /**/
    g_location_pid.SetPoint = 0 /*(float)(50*PPM)*/;  /* Desired Value*/
 8002440:	4b19      	ldr	r3, [pc, #100]	; (80024a8 <pid_init+0x6c>)
 8002442:	f04f 0200 	mov.w	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
    g_location_pid.ActualValue = 0.0;           /* */
 8002448:	4b17      	ldr	r3, [pc, #92]	; (80024a8 <pid_init+0x6c>)
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	605a      	str	r2, [r3, #4]
    g_location_pid.SumError = 0.0;              /* */
 8002450:	4b15      	ldr	r3, [pc, #84]	; (80024a8 <pid_init+0x6c>)
 8002452:	f04f 0200 	mov.w	r2, #0
 8002456:	609a      	str	r2, [r3, #8]
    g_location_pid.Error = 0.0;                 /* Error[1]*/
 8002458:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <pid_init+0x6c>)
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	619a      	str	r2, [r3, #24]
    g_location_pid.LastError = 0.0;             /* Error[-1]*/
 8002460:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <pid_init+0x6c>)
 8002462:	f04f 0200 	mov.w	r2, #0
 8002466:	61da      	str	r2, [r3, #28]
    g_location_pid.PrevError = 0.0;             /* Error[-2]*/
 8002468:	4b0f      	ldr	r3, [pc, #60]	; (80024a8 <pid_init+0x6c>)
 800246a:	f04f 0200 	mov.w	r2, #0
 800246e:	621a      	str	r2, [r3, #32]
    g_location_pid.Proportion = L_KP;           /*  Proportional Const*/
 8002470:	4b0d      	ldr	r3, [pc, #52]	; (80024a8 <pid_init+0x6c>)
 8002472:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002476:	60da      	str	r2, [r3, #12]
    g_location_pid.Integral =   L_KI;             /*  Integral Const*/
 8002478:	4b0b      	ldr	r3, [pc, #44]	; (80024a8 <pid_init+0x6c>)
 800247a:	4a0c      	ldr	r2, [pc, #48]	; (80024ac <pid_init+0x70>)
 800247c:	611a      	str	r2, [r3, #16]
    g_location_pid.Derivative = L_KD;           /*  Derivative Const*/
 800247e:	4b0a      	ldr	r3, [pc, #40]	; (80024a8 <pid_init+0x6c>)
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	615a      	str	r2, [r3, #20]
    g_location_pid.IngMax = 20;
 8002486:	4b08      	ldr	r3, [pc, #32]	; (80024a8 <pid_init+0x6c>)
 8002488:	4a09      	ldr	r2, [pc, #36]	; (80024b0 <pid_init+0x74>)
 800248a:	629a      	str	r2, [r3, #40]	; 0x28
    g_location_pid.IngMin = -20;
 800248c:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <pid_init+0x6c>)
 800248e:	4a09      	ldr	r2, [pc, #36]	; (80024b4 <pid_init+0x78>)
 8002490:	625a      	str	r2, [r3, #36]	; 0x24
    g_location_pid.OutMax = 50;                /*  */
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <pid_init+0x6c>)
 8002494:	4a08      	ldr	r2, [pc, #32]	; (80024b8 <pid_init+0x7c>)
 8002496:	631a      	str	r2, [r3, #48]	; 0x30
    g_location_pid.OutMin = -50;
 8002498:	4b03      	ldr	r3, [pc, #12]	; (80024a8 <pid_init+0x6c>)
 800249a:	4a08      	ldr	r2, [pc, #32]	; (80024bc <pid_init+0x80>)
 800249c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800249e:	bf00      	nop
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	200003d8 	.word	0x200003d8
 80024ac:	3d4ccccd 	.word	0x3d4ccccd
 80024b0:	41a00000 	.word	0x41a00000
 80024b4:	c1a00000 	.word	0xc1a00000
 80024b8:	42480000 	.word	0x42480000
 80024bc:	c2480000 	.word	0xc2480000

080024c0 <increment_pid_ctrl>:
  * 
  *   
  *     
  */
int32_t increment_pid_ctrl(PID_TypeDef *PID,float Feedback_value)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	ed87 0a00 	vstr	s0, [r7]
     PID->Error = (float)(PID->SetPoint - Feedback_value);                  /*  */
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	ed93 7a00 	vldr	s14, [r3]
 80024d2:	edd7 7a00 	vldr	s15, [r7]
 80024d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	edc3 7a06 	vstr	s15, [r3, #24]
#if INCR_LOCT_SELECT
    PID->ActualValue += (PID->Proportion * (PID->Error - PID->LastError))   /* E[k] */
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	ed93 7a03 	vldr	s14, [r3, #12]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	edd3 6a06 	vldr	s13, [r3, #24]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80024f2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80024f6:	ee27 7a27 	vmul.f32	s14, s14, s15
                        + (PID->Integral * PID->Error)                      /* E[k-1] */
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	edd3 6a04 	vldr	s13, [r3, #16]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	edd3 7a06 	vldr	s15, [r3, #24]
 8002506:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800250a:	ee37 7a27 	vadd.f32	s14, s14, s15
                        + (PID->Derivative * (PID->Error - 2 * PID->LastError + PID->PrevError)); /* E[k-2] */
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	edd3 6a05 	vldr	s13, [r3, #20]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	ed93 6a06 	vldr	s12, [r3, #24]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	edd3 7a07 	vldr	s15, [r3, #28]
 8002520:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002524:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	edd3 7a08 	vldr	s15, [r3, #32]
 800252e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002536:	ee37 7a27 	vadd.f32	s14, s14, s15
    PID->ActualValue += (PID->Proportion * (PID->Error - PID->LastError))   /* E[k] */
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002540:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	edc3 7a01 	vstr	s15, [r3, #4]
    PID->PrevError = PID->LastError;                                        /*  */
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	69da      	ldr	r2, [r3, #28]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	621a      	str	r2, [r3, #32]
    PID->LastError = PID->Error;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699a      	ldr	r2, [r3, #24]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	61da      	str	r2, [r3, #28]
    PID->ActualValue = (PID->Proportion * PID->Error)                       /* E[k] */
                       + (PID->Integral * PID->SumError)                    /* E[k-1] */
                       + (PID->Derivative * (PID->Error - PID->LastError)); /* E[k-2] */
    PID->LastError = PID->Error;
#endif
    if(PID->ActualValue > PID->OutMax)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002566:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800256a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800256e:	dd04      	ble.n	800257a <increment_pid_ctrl+0xba>
    {
        PID->ActualValue = PID->OutMax;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	605a      	str	r2, [r3, #4]
 8002578:	e00e      	b.n	8002598 <increment_pid_ctrl+0xd8>
    }
    else if(PID->ActualValue < PID->OutMin)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002586:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800258a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258e:	d503      	bpl.n	8002598 <increment_pid_ctrl+0xd8>
    {
        PID->ActualValue = PID->OutMin;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	605a      	str	r2, [r3, #4]

//    if( abs(PID->ActualValue) < 10)
//    {
//    	PID->ActualValue = 0;
//    }
    return ((int32_t)(PID->ActualValue));                                   /*  */
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	edd3 7a01 	vldr	s15, [r3, #4]
 800259e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025a2:	ee17 3a90 	vmov	r3, s15

}
 80025a6:	4618      	mov	r0, r3
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
	...

080025b4 <UART5_IRQHandler>:

uint8_t g_RS232_rx_buf[RS232_REC_LEN]; /* ,  RS232_REC_LEN . */
uint8_t g_RS232_rx_cnt = 0;            /*  */

void RS232_UX_IRQHandler(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
    uint8_t res;
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 80025ba:	2300      	movs	r3, #0
 80025bc:	603b      	str	r3, [r7, #0]
    if ((__HAL_UART_GET_FLAG(&g_rs232_handler, UART_FLAG_RXNE) != RESET)) /*  */
 80025be:	4b14      	ldr	r3, [pc, #80]	; (8002610 <UART5_IRQHandler+0x5c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0320 	and.w	r3, r3, #32
 80025c8:	2b20      	cmp	r3, #32
 80025ca:	d11c      	bne.n	8002606 <UART5_IRQHandler+0x52>
    {
#ifndef DEBUG_ON_USART1
        HAL_UART_Receive(&g_rs232_handler, &res, 1, 1000);
 80025cc:	1df9      	adds	r1, r7, #7
 80025ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025d2:	2201      	movs	r2, #1
 80025d4:	480e      	ldr	r0, [pc, #56]	; (8002610 <UART5_IRQHandler+0x5c>)
 80025d6:	f003 fd67 	bl	80060a8 <HAL_UART_Receive>
        LED1_TOGGLE();
 80025da:	2102      	movs	r1, #2
 80025dc:	480d      	ldr	r0, [pc, #52]	; (8002614 <UART5_IRQHandler+0x60>)
 80025de:	f001 fed6 	bl	800438e <HAL_GPIO_TogglePin>
		xQueueSendFromISR(Queue_Usart, &res, &xHigherPriorityTaskWoken);
 80025e2:	4b0d      	ldr	r3, [pc, #52]	; (8002618 <UART5_IRQHandler+0x64>)
 80025e4:	6818      	ldr	r0, [r3, #0]
 80025e6:	463a      	mov	r2, r7
 80025e8:	1df9      	adds	r1, r7, #7
 80025ea:	2300      	movs	r3, #0
 80025ec:	f005 fe3c 	bl	8008268 <xQueueGenericSendFromISR>

		if(pdTRUE == xHigherPriorityTaskWoken)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d107      	bne.n	8002606 <UART5_IRQHandler+0x52>
		{
			// Actual macro used here is port specific.
			portYIELD_FROM_ISR(pdTRUE);
 80025f6:	4b09      	ldr	r3, [pc, #36]	; (800261c <UART5_IRQHandler+0x68>)
 80025f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	f3bf 8f4f 	dsb	sy
 8002602:	f3bf 8f6f 	isb	sy
//        if (timeout > maxDelay)
//        {
//            break;
//        }
//    }
}
 8002606:	bf00      	nop
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	2000040c 	.word	0x2000040c
 8002614:	40021000 	.word	0x40021000
 8002618:	20000318 	.word	0x20000318
 800261c:	e000ed04 	.word	0xe000ed04

08002620 <stepper_init>:
 * @param       arr: 
 * @param       psc: 
 * @retval      
 */
void stepper_init(uint16_t arr, uint16_t psc)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b090      	sub	sp, #64	; 0x40
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	460a      	mov	r2, r1
 800262a:	80fb      	strh	r3, [r7, #6]
 800262c:	4613      	mov	r3, r2
 800262e:	80bb      	strh	r3, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;

    STEPPER_DIR1_GPIO_CLK_ENABLE();                                 /* DIR1 */
 8002630:	2300      	movs	r3, #0
 8002632:	62bb      	str	r3, [r7, #40]	; 0x28
 8002634:	4b61      	ldr	r3, [pc, #388]	; (80027bc <stepper_init+0x19c>)
 8002636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002638:	4a60      	ldr	r2, [pc, #384]	; (80027bc <stepper_init+0x19c>)
 800263a:	f043 0320 	orr.w	r3, r3, #32
 800263e:	6313      	str	r3, [r2, #48]	; 0x30
 8002640:	4b5e      	ldr	r3, [pc, #376]	; (80027bc <stepper_init+0x19c>)
 8002642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002644:	f003 0320 	and.w	r3, r3, #32
 8002648:	62bb      	str	r3, [r7, #40]	; 0x28
 800264a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    STEPPER_DIR2_GPIO_CLK_ENABLE();                                 /* DIR2 */
 800264c:	2300      	movs	r3, #0
 800264e:	627b      	str	r3, [r7, #36]	; 0x24
 8002650:	4b5a      	ldr	r3, [pc, #360]	; (80027bc <stepper_init+0x19c>)
 8002652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002654:	4a59      	ldr	r2, [pc, #356]	; (80027bc <stepper_init+0x19c>)
 8002656:	f043 0320 	orr.w	r3, r3, #32
 800265a:	6313      	str	r3, [r2, #48]	; 0x30
 800265c:	4b57      	ldr	r3, [pc, #348]	; (80027bc <stepper_init+0x19c>)
 800265e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002660:	f003 0320 	and.w	r3, r3, #32
 8002664:	627b      	str	r3, [r7, #36]	; 0x24
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    STEPPER_DIR3_GPIO_CLK_ENABLE();                                 /* DIR3 */
 8002668:	2300      	movs	r3, #0
 800266a:	623b      	str	r3, [r7, #32]
 800266c:	4b53      	ldr	r3, [pc, #332]	; (80027bc <stepper_init+0x19c>)
 800266e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002670:	4a52      	ldr	r2, [pc, #328]	; (80027bc <stepper_init+0x19c>)
 8002672:	f043 0302 	orr.w	r3, r3, #2
 8002676:	6313      	str	r3, [r2, #48]	; 0x30
 8002678:	4b50      	ldr	r3, [pc, #320]	; (80027bc <stepper_init+0x19c>)
 800267a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	623b      	str	r3, [r7, #32]
 8002682:	6a3b      	ldr	r3, [r7, #32]
    STEPPER_DIR4_GPIO_CLK_ENABLE();                                 /* DIR4 */
 8002684:	2300      	movs	r3, #0
 8002686:	61fb      	str	r3, [r7, #28]
 8002688:	4b4c      	ldr	r3, [pc, #304]	; (80027bc <stepper_init+0x19c>)
 800268a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268c:	4a4b      	ldr	r2, [pc, #300]	; (80027bc <stepper_init+0x19c>)
 800268e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002692:	6313      	str	r3, [r2, #48]	; 0x30
 8002694:	4b49      	ldr	r3, [pc, #292]	; (80027bc <stepper_init+0x19c>)
 8002696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	69fb      	ldr	r3, [r7, #28]
            
    STEPPER_EN1_GPIO_CLK_ENABLE();                                  /* EN1 */
 80026a0:	2300      	movs	r3, #0
 80026a2:	61bb      	str	r3, [r7, #24]
 80026a4:	4b45      	ldr	r3, [pc, #276]	; (80027bc <stepper_init+0x19c>)
 80026a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a8:	4a44      	ldr	r2, [pc, #272]	; (80027bc <stepper_init+0x19c>)
 80026aa:	f043 0320 	orr.w	r3, r3, #32
 80026ae:	6313      	str	r3, [r2, #48]	; 0x30
 80026b0:	4b42      	ldr	r3, [pc, #264]	; (80027bc <stepper_init+0x19c>)
 80026b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b4:	f003 0320 	and.w	r3, r3, #32
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	69bb      	ldr	r3, [r7, #24]
    STEPPER_EN2_GPIO_CLK_ENABLE();                                  /* EN2 */
 80026bc:	2300      	movs	r3, #0
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	4b3e      	ldr	r3, [pc, #248]	; (80027bc <stepper_init+0x19c>)
 80026c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c4:	4a3d      	ldr	r2, [pc, #244]	; (80027bc <stepper_init+0x19c>)
 80026c6:	f043 0320 	orr.w	r3, r3, #32
 80026ca:	6313      	str	r3, [r2, #48]	; 0x30
 80026cc:	4b3b      	ldr	r3, [pc, #236]	; (80027bc <stepper_init+0x19c>)
 80026ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d0:	f003 0320 	and.w	r3, r3, #32
 80026d4:	617b      	str	r3, [r7, #20]
 80026d6:	697b      	ldr	r3, [r7, #20]
    STEPPER_EN3_GPIO_CLK_ENABLE();                                  /* EN3 */
 80026d8:	2300      	movs	r3, #0
 80026da:	613b      	str	r3, [r7, #16]
 80026dc:	4b37      	ldr	r3, [pc, #220]	; (80027bc <stepper_init+0x19c>)
 80026de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e0:	4a36      	ldr	r2, [pc, #216]	; (80027bc <stepper_init+0x19c>)
 80026e2:	f043 0320 	orr.w	r3, r3, #32
 80026e6:	6313      	str	r3, [r2, #48]	; 0x30
 80026e8:	4b34      	ldr	r3, [pc, #208]	; (80027bc <stepper_init+0x19c>)
 80026ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ec:	f003 0320 	and.w	r3, r3, #32
 80026f0:	613b      	str	r3, [r7, #16]
 80026f2:	693b      	ldr	r3, [r7, #16]
    STEPPER_EN4_GPIO_CLK_ENABLE();                                  /* EN4 */
 80026f4:	2300      	movs	r3, #0
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	4b30      	ldr	r3, [pc, #192]	; (80027bc <stepper_init+0x19c>)
 80026fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fc:	4a2f      	ldr	r2, [pc, #188]	; (80027bc <stepper_init+0x19c>)
 80026fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002702:	6313      	str	r3, [r2, #48]	; 0x30
 8002704:	4b2d      	ldr	r3, [pc, #180]	; (80027bc <stepper_init+0x19c>)
 8002706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002708:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270c:	60fb      	str	r3, [r7, #12]
 800270e:	68fb      	ldr	r3, [r7, #12]
    

    gpio_init_struct.Pin = STEPPER_DIR1_GPIO_PIN;                   /* DIR1 */
 8002710:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002714:	62fb      	str	r3, [r7, #44]	; 0x2c
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;                    /*  */
 8002716:	2301      	movs	r3, #1
 8002718:	633b      	str	r3, [r7, #48]	; 0x30
    gpio_init_struct.Pull = GPIO_PULLDOWN;                          /*  */
 800271a:	2302      	movs	r3, #2
 800271c:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;                   /*  */
 800271e:	2300      	movs	r3, #0
 8002720:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(STEPPER_DIR1_GPIO_PORT, &gpio_init_struct);       /* DIR1 */
 8002722:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002726:	4619      	mov	r1, r3
 8002728:	4825      	ldr	r0, [pc, #148]	; (80027c0 <stepper_init+0x1a0>)
 800272a:	f001 fc7b 	bl	8004024 <HAL_GPIO_Init>

    gpio_init_struct.Pin = STEPPER_DIR2_GPIO_PIN;                   /* DIR2 */
 800272e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002732:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_DIR2_GPIO_PORT, &gpio_init_struct);       /* DIR2 */
 8002734:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002738:	4619      	mov	r1, r3
 800273a:	4821      	ldr	r0, [pc, #132]	; (80027c0 <stepper_init+0x1a0>)
 800273c:	f001 fc72 	bl	8004024 <HAL_GPIO_Init>

    gpio_init_struct.Pin = STEPPER_DIR3_GPIO_PIN;                   /* DIR3 */
 8002740:	2304      	movs	r3, #4
 8002742:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_DIR3_GPIO_PORT, &gpio_init_struct);       /* DIR3 */
 8002744:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002748:	4619      	mov	r1, r3
 800274a:	481e      	ldr	r0, [pc, #120]	; (80027c4 <stepper_init+0x1a4>)
 800274c:	f001 fc6a 	bl	8004024 <HAL_GPIO_Init>

    gpio_init_struct.Pin = STEPPER_DIR4_GPIO_PIN;                   /* DIR4 */
 8002750:	2304      	movs	r3, #4
 8002752:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_DIR4_GPIO_PORT, &gpio_init_struct);       /* DIR4 */
 8002754:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002758:	4619      	mov	r1, r3
 800275a:	481b      	ldr	r0, [pc, #108]	; (80027c8 <stepper_init+0x1a8>)
 800275c:	f001 fc62 	bl	8004024 <HAL_GPIO_Init>
    
    /*      */
    
    gpio_init_struct.Pin = STEPPER_EN1_GPIO_PIN;                    /* EN1 */
 8002760:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002764:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN1_GPIO_PORT, &gpio_init_struct);        /* EN1 */
 8002766:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800276a:	4619      	mov	r1, r3
 800276c:	4814      	ldr	r0, [pc, #80]	; (80027c0 <stepper_init+0x1a0>)
 800276e:	f001 fc59 	bl	8004024 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = STEPPER_EN2_GPIO_PIN;                    /* EN2 */
 8002772:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002776:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN2_GPIO_PORT, &gpio_init_struct);        /* EN2 */
 8002778:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800277c:	4619      	mov	r1, r3
 800277e:	4810      	ldr	r0, [pc, #64]	; (80027c0 <stepper_init+0x1a0>)
 8002780:	f001 fc50 	bl	8004024 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = STEPPER_EN3_GPIO_PIN;                    /* EN3 */
 8002784:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002788:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN3_GPIO_PORT, &gpio_init_struct);        /* EN3 */
 800278a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800278e:	4619      	mov	r1, r3
 8002790:	480b      	ldr	r0, [pc, #44]	; (80027c0 <stepper_init+0x1a0>)
 8002792:	f001 fc47 	bl	8004024 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = STEPPER_EN4_GPIO_PIN;                    /* EN4 */
 8002796:	2308      	movs	r3, #8
 8002798:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN4_GPIO_PORT, &gpio_init_struct);        /* EN4 */
 800279a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800279e:	4619      	mov	r1, r3
 80027a0:	4809      	ldr	r0, [pc, #36]	; (80027c8 <stepper_init+0x1a8>)
 80027a2:	f001 fc3f 	bl	8004024 <HAL_GPIO_Init>
    
    atim_timx_oc_chy_init(arr, psc);                                /* PUL */
 80027a6:	88ba      	ldrh	r2, [r7, #4]
 80027a8:	88fb      	ldrh	r3, [r7, #6]
 80027aa:	4611      	mov	r1, r2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f000 fad3 	bl	8002d58 <atim_timx_oc_chy_init>
}
 80027b2:	bf00      	nop
 80027b4:	3740      	adds	r7, #64	; 0x40
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40023800 	.word	0x40023800
 80027c0:	40021400 	.word	0x40021400
 80027c4:	40020400 	.word	0x40020400
 80027c8:	40021c00 	.word	0x40021c00

080027cc <stepper_stop>:
 * @brief       
 * @param       motor_num: 
 * @retval      
 */
void stepper_stop(uint8_t motor_num)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	71fb      	strb	r3, [r7, #7]
    switch(motor_num)
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	3b01      	subs	r3, #1
 80027da:	2b03      	cmp	r3, #3
 80027dc:	d85e      	bhi.n	800289c <stepper_stop+0xd0>
 80027de:	a201      	add	r2, pc, #4	; (adr r2, 80027e4 <stepper_stop+0x18>)
 80027e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e4:	080027f5 	.word	0x080027f5
 80027e8:	0800281f 	.word	0x0800281f
 80027ec:	08002849 	.word	0x08002849
 80027f0:	08002873 	.word	0x08002873
    {
        case STEPPER_MOTOR_1 :
        {
            /* PWM */
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 80027f4:	4b30      	ldr	r3, [pc, #192]	; (80028b8 <stepper_stop+0xec>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2b60      	cmp	r3, #96	; 0x60
 80027fa:	d003      	beq.n	8002804 <stepper_stop+0x38>
 80027fc:	4b2e      	ldr	r3, [pc, #184]	; (80028b8 <stepper_stop+0xec>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b70      	cmp	r3, #112	; 0x70
 8002802:	d103      	bne.n	800280c <stepper_stop+0x40>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH1);
 8002804:	2100      	movs	r1, #0
 8002806:	482d      	ldr	r0, [pc, #180]	; (80028bc <stepper_stop+0xf0>)
 8002808:	f002 fdc0 	bl	800538c <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 800280c:	4b2a      	ldr	r3, [pc, #168]	; (80028b8 <stepper_stop+0xec>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2b30      	cmp	r3, #48	; 0x30
 8002812:	d145      	bne.n	80028a0 <stepper_stop+0xd4>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH1);
 8002814:	2100      	movs	r1, #0
 8002816:	4829      	ldr	r0, [pc, #164]	; (80028bc <stepper_stop+0xf0>)
 8002818:	f002 fcfa 	bl	8005210 <HAL_TIM_OC_Stop_IT>
            }
            break;
 800281c:	e040      	b.n	80028a0 <stepper_stop+0xd4>
        }
        case STEPPER_MOTOR_2 :
        {
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 800281e:	4b26      	ldr	r3, [pc, #152]	; (80028b8 <stepper_stop+0xec>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b60      	cmp	r3, #96	; 0x60
 8002824:	d003      	beq.n	800282e <stepper_stop+0x62>
 8002826:	4b24      	ldr	r3, [pc, #144]	; (80028b8 <stepper_stop+0xec>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2b70      	cmp	r3, #112	; 0x70
 800282c:	d103      	bne.n	8002836 <stepper_stop+0x6a>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH2);
 800282e:	2104      	movs	r1, #4
 8002830:	4822      	ldr	r0, [pc, #136]	; (80028bc <stepper_stop+0xf0>)
 8002832:	f002 fdab 	bl	800538c <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 8002836:	4b20      	ldr	r3, [pc, #128]	; (80028b8 <stepper_stop+0xec>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2b30      	cmp	r3, #48	; 0x30
 800283c:	d132      	bne.n	80028a4 <stepper_stop+0xd8>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH2);
 800283e:	2104      	movs	r1, #4
 8002840:	481e      	ldr	r0, [pc, #120]	; (80028bc <stepper_stop+0xf0>)
 8002842:	f002 fce5 	bl	8005210 <HAL_TIM_OC_Stop_IT>
            }
            break;
 8002846:	e02d      	b.n	80028a4 <stepper_stop+0xd8>
        }
        case STEPPER_MOTOR_3 :
        {
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 8002848:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <stepper_stop+0xec>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b60      	cmp	r3, #96	; 0x60
 800284e:	d003      	beq.n	8002858 <stepper_stop+0x8c>
 8002850:	4b19      	ldr	r3, [pc, #100]	; (80028b8 <stepper_stop+0xec>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b70      	cmp	r3, #112	; 0x70
 8002856:	d103      	bne.n	8002860 <stepper_stop+0x94>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH3);
 8002858:	2108      	movs	r1, #8
 800285a:	4818      	ldr	r0, [pc, #96]	; (80028bc <stepper_stop+0xf0>)
 800285c:	f002 fd96 	bl	800538c <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 8002860:	4b15      	ldr	r3, [pc, #84]	; (80028b8 <stepper_stop+0xec>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b30      	cmp	r3, #48	; 0x30
 8002866:	d11f      	bne.n	80028a8 <stepper_stop+0xdc>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH3);
 8002868:	2108      	movs	r1, #8
 800286a:	4814      	ldr	r0, [pc, #80]	; (80028bc <stepper_stop+0xf0>)
 800286c:	f002 fcd0 	bl	8005210 <HAL_TIM_OC_Stop_IT>
            }
            break;  
 8002870:	e01a      	b.n	80028a8 <stepper_stop+0xdc>
        }
        case STEPPER_MOTOR_4 :
        {
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 8002872:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <stepper_stop+0xec>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b60      	cmp	r3, #96	; 0x60
 8002878:	d003      	beq.n	8002882 <stepper_stop+0xb6>
 800287a:	4b0f      	ldr	r3, [pc, #60]	; (80028b8 <stepper_stop+0xec>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2b70      	cmp	r3, #112	; 0x70
 8002880:	d103      	bne.n	800288a <stepper_stop+0xbe>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH4);
 8002882:	210c      	movs	r1, #12
 8002884:	480d      	ldr	r0, [pc, #52]	; (80028bc <stepper_stop+0xf0>)
 8002886:	f002 fd81 	bl	800538c <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 800288a:	4b0b      	ldr	r3, [pc, #44]	; (80028b8 <stepper_stop+0xec>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2b30      	cmp	r3, #48	; 0x30
 8002890:	d10c      	bne.n	80028ac <stepper_stop+0xe0>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH4);
 8002892:	210c      	movs	r1, #12
 8002894:	4809      	ldr	r0, [pc, #36]	; (80028bc <stepper_stop+0xf0>)
 8002896:	f002 fcbb 	bl	8005210 <HAL_TIM_OC_Stop_IT>
            }
            break;
 800289a:	e007      	b.n	80028ac <stepper_stop+0xe0>
        }
        default : break;
 800289c:	bf00      	nop
 800289e:	e006      	b.n	80028ae <stepper_stop+0xe2>
            break;
 80028a0:	bf00      	nop
 80028a2:	e004      	b.n	80028ae <stepper_stop+0xe2>
            break;
 80028a4:	bf00      	nop
 80028a6:	e002      	b.n	80028ae <stepper_stop+0xe2>
            break;  
 80028a8:	bf00      	nop
 80028aa:	e000      	b.n	80028ae <stepper_stop+0xe2>
            break;
 80028ac:	bf00      	nop
    }
}
 80028ae:	bf00      	nop
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	2000057c 	.word	0x2000057c
 80028bc:	20000534 	.word	0x20000534

080028c0 <stepper_motion_ctrl>:
 * @param: dir: 0: 1
           location_m: PID
 * @retval 
 */
void stepper_motion_ctrl(uint8_t dir, uint16_t location_m)      /* location_m10020ms100 */
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	460a      	mov	r2, r1
 80028ca:	71fb      	strb	r3, [r7, #7]
 80028cc:	4613      	mov	r3, r2
 80028ce:	80bb      	strh	r3, [r7, #4]
    float step_delay = 0.0;                                     /*  */
 80028d0:	f04f 0300 	mov.w	r3, #0
 80028d4:	60fb      	str	r3, [r7, #12]
    static int debug_out = 0;
    int queue_item;
    if(location_m == 0)
 80028d6:	88bb      	ldrh	r3, [r7, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d118      	bne.n	800290e <stepper_motion_ctrl+0x4e>
    {
        HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH1);  /*  */
 80028dc:	2100      	movs	r1, #0
 80028de:	4827      	ldr	r0, [pc, #156]	; (800297c <stepper_motion_ctrl+0xbc>)
 80028e0:	f002 fc96 	bl	8005210 <HAL_TIM_OC_Stop_IT>

        g_step_angle = 0;                                        /*  */
 80028e4:	4b26      	ldr	r3, [pc, #152]	; (8002980 <stepper_motion_ctrl+0xc0>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	801a      	strh	r2, [r3, #0]
        if(debug_out == 0)
 80028ea:	4b26      	ldr	r3, [pc, #152]	; (8002984 <stepper_motion_ctrl+0xc4>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d140      	bne.n	8002974 <stepper_motion_ctrl+0xb4>
        {
        	debug_out = 1;
 80028f2:	4b24      	ldr	r3, [pc, #144]	; (8002984 <stepper_motion_ctrl+0xc4>)
 80028f4:	2201      	movs	r2, #1
 80028f6:	601a      	str	r2, [r3, #0]
            //printf("Motor has rotated to special location!\r\n");
            //printf("Current encoder value is %d\r\n", gtim_get_encode());
            //,3ID0x11
            queue_item = 0x11;
 80028f8:	2311      	movs	r3, #17
 80028fa:	60bb      	str	r3, [r7, #8]
            xQueueSendFromISR(Queue_MotorReady, &queue_item, false);
 80028fc:	4b22      	ldr	r3, [pc, #136]	; (8002988 <stepper_motion_ctrl+0xc8>)
 80028fe:	6818      	ldr	r0, [r3, #0]
 8002900:	f107 0108 	add.w	r1, r7, #8
 8002904:	2300      	movs	r3, #0
 8002906:	2200      	movs	r2, #0
 8002908:	f005 fcae 	bl	8008268 <xQueueGenericSendFromISR>

        //printf("We want another cnt %d\r\n", g_step_angle);
        HAL_TIM_OC_Start_IT(&g_atimx_handle,ATIM_TIMX_PWM_CH1);
        //HAL_TIM_OC_Start_IT(&g_atimx_handle,ATIM_TIMX_PWM_CH2);
    }
}
 800290c:	e032      	b.n	8002974 <stepper_motion_ctrl+0xb4>
    	debug_out = 0;
 800290e:	4b1d      	ldr	r3, [pc, #116]	; (8002984 <stepper_motion_ctrl+0xc4>)
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]
        if(dir == CW)                                           /*  */
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d106      	bne.n	8002928 <stepper_motion_ctrl+0x68>
        	ST1_DIR(CW);
 800291a:	2201      	movs	r2, #1
 800291c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002920:	481a      	ldr	r0, [pc, #104]	; (800298c <stepper_motion_ctrl+0xcc>)
 8002922:	f001 fd1b 	bl	800435c <HAL_GPIO_WritePin>
 8002926:	e005      	b.n	8002934 <stepper_motion_ctrl+0x74>
        	ST1_DIR(CCW);
 8002928:	2200      	movs	r2, #0
 800292a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800292e:	4817      	ldr	r0, [pc, #92]	; (800298c <stepper_motion_ctrl+0xcc>)
 8002930:	f001 fd14 	bl	800435c <HAL_GPIO_WritePin>
        step_delay = (float)(SMAPLSE_PID_PERIOD /(location_m * FEEDBACK_CONST));   /*  ms */
 8002934:	88bb      	ldrh	r3, [r7, #4]
 8002936:	ee07 3a90 	vmov	s15, r3
 800293a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800293e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002990 <stepper_motion_ctrl+0xd0>
 8002942:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002946:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 800294a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800294e:	edc7 7a03 	vstr	s15, [r7, #12]
        g_step_angle = (uint16_t)(step_delay * 500);            /* ,2, */
 8002952:	edd7 7a03 	vldr	s15, [r7, #12]
 8002956:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002994 <stepper_motion_ctrl+0xd4>
 800295a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800295e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002962:	ee17 3a90 	vmov	r3, s15
 8002966:	b29a      	uxth	r2, r3
 8002968:	4b05      	ldr	r3, [pc, #20]	; (8002980 <stepper_motion_ctrl+0xc0>)
 800296a:	801a      	strh	r2, [r3, #0]
        HAL_TIM_OC_Start_IT(&g_atimx_handle,ATIM_TIMX_PWM_CH1);
 800296c:	2100      	movs	r1, #0
 800296e:	4803      	ldr	r0, [pc, #12]	; (800297c <stepper_motion_ctrl+0xbc>)
 8002970:	f002 fb38 	bl	8004fe4 <HAL_TIM_OC_Start_IT>
}
 8002974:	bf00      	nop
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	20000534 	.word	0x20000534
 8002980:	20000008 	.word	0x20000008
 8002984:	20000460 	.word	0x20000460
 8002988:	20000320 	.word	0x20000320
 800298c:	40021400 	.word	0x40021400
 8002990:	3f4ccccd 	.word	0x3f4ccccd
 8002994:	43fa0000 	.word	0x43fa0000

08002998 <TIM6_DAC_IRQHandler>:
 * @brief       TIMX
 * @param       
 * @retval      
 */
void BTIM_TIMX_INT_IRQHandler(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&timx_handler);  /**/
 800299c:	4802      	ldr	r0, [pc, #8]	; (80029a8 <TIM6_DAC_IRQHandler+0x10>)
 800299e:	f002 fe99 	bl	80056d4 <HAL_TIM_IRQHandler>
}
 80029a2:	bf00      	nop
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	20000464 	.word	0x20000464

080029ac <btim_timx_int_init>:
 * @param       psc: 
 *
 * @retval      
 */
void btim_timx_int_init(uint16_t arr, uint16_t psc)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	460a      	mov	r2, r1
 80029b6:	80fb      	strh	r3, [r7, #6]
 80029b8:	4613      	mov	r3, r2
 80029ba:	80bb      	strh	r3, [r7, #4]
    timx_handler.Instance = BTIM_TIMX_INT;                      /* X */
 80029bc:	4b0e      	ldr	r3, [pc, #56]	; (80029f8 <btim_timx_int_init+0x4c>)
 80029be:	4a0f      	ldr	r2, [pc, #60]	; (80029fc <btim_timx_int_init+0x50>)
 80029c0:	601a      	str	r2, [r3, #0]
    timx_handler.Init.Prescaler = psc;                          /*   */
 80029c2:	88bb      	ldrh	r3, [r7, #4]
 80029c4:	4a0c      	ldr	r2, [pc, #48]	; (80029f8 <btim_timx_int_init+0x4c>)
 80029c6:	6053      	str	r3, [r2, #4]
    timx_handler.Init.CounterMode = TIM_COUNTERMODE_UP;         /*  */
 80029c8:	4b0b      	ldr	r3, [pc, #44]	; (80029f8 <btim_timx_int_init+0x4c>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	609a      	str	r2, [r3, #8]
    timx_handler.Init.Period = arr;                             /*  */
 80029ce:	88fb      	ldrh	r3, [r7, #6]
 80029d0:	4a09      	ldr	r2, [pc, #36]	; (80029f8 <btim_timx_int_init+0x4c>)
 80029d2:	60d3      	str	r3, [r2, #12]
    timx_handler.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;   /*  */
 80029d4:	4b08      	ldr	r3, [pc, #32]	; (80029f8 <btim_timx_int_init+0x4c>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&timx_handler);
 80029da:	4807      	ldr	r0, [pc, #28]	; (80029f8 <btim_timx_int_init+0x4c>)
 80029dc:	f002 f98a 	bl	8004cf4 <HAL_TIM_Base_Init>

    HAL_TIM_Base_Start_IT(&timx_handler);                       /* xTIM_IT_UPDATE */
 80029e0:	4805      	ldr	r0, [pc, #20]	; (80029f8 <btim_timx_int_init+0x4c>)
 80029e2:	f002 fa3f 	bl	8004e64 <HAL_TIM_Base_Start_IT>
    __HAL_TIM_CLEAR_IT(&timx_handler,TIM_IT_UPDATE);           /*  */
 80029e6:	4b04      	ldr	r3, [pc, #16]	; (80029f8 <btim_timx_int_init+0x4c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f06f 0201 	mvn.w	r2, #1
 80029ee:	611a      	str	r2, [r3, #16]
}
 80029f0:	bf00      	nop
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	20000464 	.word	0x20000464
 80029fc:	40001000 	.word	0x40001000

08002a00 <HAL_TIM_Base_MspInit>:
                HAL_TIM_Base_Init()
 * @param       
 * @retval      
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
    if (htim->Instance == BTIM_TIMX_INT)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a0e      	ldr	r2, [pc, #56]	; (8002a48 <HAL_TIM_Base_MspInit+0x48>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d115      	bne.n	8002a3e <HAL_TIM_Base_MspInit+0x3e>
    {
        BTIM_TIMX_INT_CLK_ENABLE();                     	/*TIM*/
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	4b0d      	ldr	r3, [pc, #52]	; (8002a4c <HAL_TIM_Base_MspInit+0x4c>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	4a0c      	ldr	r2, [pc, #48]	; (8002a4c <HAL_TIM_Base_MspInit+0x4c>)
 8002a1c:	f043 0310 	orr.w	r3, r3, #16
 8002a20:	6413      	str	r3, [r2, #64]	; 0x40
 8002a22:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <HAL_TIM_Base_MspInit+0x4c>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	f003 0310 	and.w	r3, r3, #16
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
        /* 120, PIDPWM.
         * 
         * 5~15ISRRTOSAPI*/
        HAL_NVIC_SetPriority(BTIM_TIMX_INT_IRQn, 5, 0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2105      	movs	r1, #5
 8002a32:	2036      	movs	r0, #54	; 0x36
 8002a34:	f001 f82b 	bl	8003a8e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(BTIM_TIMX_INT_IRQn);         	/*ITM3*/
 8002a38:	2036      	movs	r0, #54	; 0x36
 8002a3a:	f001 f844 	bl	8003ac6 <HAL_NVIC_EnableIRQ>
    }
}
 8002a3e:	bf00      	nop
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40001000 	.word	0x40001000
 8002a4c:	40023800 	.word	0x40023800

08002a50 <TIM3_IRQHandler>:
 * @brief       
 * @param       
 * @retval      
 */
void GTIM_TIMX_INT_IRQHandler(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&g_timx_encode_chy_handle);
 8002a54:	4802      	ldr	r0, [pc, #8]	; (8002a60 <TIM3_IRQHandler+0x10>)
 8002a56:	f002 fe3d 	bl	80056d4 <HAL_TIM_IRQHandler>
}
 8002a5a:	bf00      	nop
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	200004ac 	.word	0x200004ac

08002a64 <gtim_timx_encoder_chy_init>:
 * @param       arr: 
 * @param       psc: 
 * @retval      
 */
void gtim_timx_encoder_chy_init(uint16_t arr, uint16_t psc)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	460a      	mov	r2, r1
 8002a6e:	80fb      	strh	r3, [r7, #6]
 8002a70:	4613      	mov	r3, r2
 8002a72:	80bb      	strh	r3, [r7, #4]

    g_timx_encode_chy_handle.Instance = GTIM_TIMX_ENCODER;                     /* x */
 8002a74:	4b23      	ldr	r3, [pc, #140]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002a76:	4a24      	ldr	r2, [pc, #144]	; (8002b08 <gtim_timx_encoder_chy_init+0xa4>)
 8002a78:	601a      	str	r2, [r3, #0]
    g_timx_encode_chy_handle.Init.Prescaler = psc;                         /*  */
 8002a7a:	88bb      	ldrh	r3, [r7, #4]
 8002a7c:	4a21      	ldr	r2, [pc, #132]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002a7e:	6053      	str	r3, [r2, #4]
    g_timx_encode_chy_handle.Init.CounterMode = TIM_COUNTERMODE_UP;        /*  */
 8002a80:	4b20      	ldr	r3, [pc, #128]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]
    g_timx_encode_chy_handle.Init.Period = arr;                            /*  */
 8002a86:	88fb      	ldrh	r3, [r7, #6]
 8002a88:	4a1e      	ldr	r2, [pc, #120]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002a8a:	60d3      	str	r3, [r2, #12]
    g_timx_encode_chy_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;  /*  */
 8002a8c:	4b1d      	ldr	r3, [pc, #116]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	611a      	str	r2, [r3, #16]
    g_timx_encoder_chy_handle.EncoderMode = TIM_ENCODERMODE_TI12;       /* TI1,TI2 */
 8002a92:	4b1e      	ldr	r3, [pc, #120]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002a94:	2203      	movs	r2, #3
 8002a96:	601a      	str	r2, [r3, #0]
    g_timx_encoder_chy_handle.IC1Polarity = TIM_ICPOLARITY_RISING;      /*  */
 8002a98:	4b1c      	ldr	r3, [pc, #112]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	605a      	str	r2, [r3, #4]
    g_timx_encoder_chy_handle.IC1Selection = TIM_ICSELECTION_DIRECTTI;  /*  */
 8002a9e:	4b1b      	ldr	r3, [pc, #108]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	609a      	str	r2, [r3, #8]
    g_timx_encoder_chy_handle.IC1Prescaler = TIM_ICPSC_DIV1;            /*  */
 8002aa4:	4b19      	ldr	r3, [pc, #100]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	60da      	str	r2, [r3, #12]
    g_timx_encoder_chy_handle.IC1Filter = 10;                           /*  */
 8002aaa:	4b18      	ldr	r3, [pc, #96]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002aac:	220a      	movs	r2, #10
 8002aae:	611a      	str	r2, [r3, #16]
    g_timx_encoder_chy_handle.IC2Polarity = TIM_ICPOLARITY_RISING;      /*  */
 8002ab0:	4b16      	ldr	r3, [pc, #88]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	615a      	str	r2, [r3, #20]
    g_timx_encoder_chy_handle.IC2Selection = TIM_ICSELECTION_DIRECTTI;  /*  */
 8002ab6:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002ab8:	2201      	movs	r2, #1
 8002aba:	619a      	str	r2, [r3, #24]
    g_timx_encoder_chy_handle.IC2Prescaler = TIM_ICPSC_DIV1;            /*  */
 8002abc:	4b13      	ldr	r3, [pc, #76]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	61da      	str	r2, [r3, #28]
    g_timx_encoder_chy_handle.IC2Filter = 10;                           /*  */
 8002ac2:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002ac4:	220a      	movs	r2, #10
 8002ac6:	621a      	str	r2, [r3, #32]
    HAL_TIM_Encoder_Init(&g_timx_encode_chy_handle, &g_timx_encoder_chy_handle);
 8002ac8:	4910      	ldr	r1, [pc, #64]	; (8002b0c <gtim_timx_encoder_chy_init+0xa8>)
 8002aca:	480e      	ldr	r0, [pc, #56]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002acc:	f002 fcce 	bl	800546c <HAL_TIM_Encoder_Init>

    HAL_TIM_Encoder_Start(&g_timx_encode_chy_handle,GTIM_TIMX_ENCODER_CH1);
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	480c      	ldr	r0, [pc, #48]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002ad4:	f002 fd70 	bl	80055b8 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&g_timx_encode_chy_handle,GTIM_TIMX_ENCODER_CH2);
 8002ad8:	2104      	movs	r1, #4
 8002ada:	480a      	ldr	r0, [pc, #40]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002adc:	f002 fd6c 	bl	80055b8 <HAL_TIM_Encoder_Start>
    __HAL_TIM_CLEAR_FLAG(&g_timx_encode_chy_handle,TIM_IT_UPDATE);
 8002ae0:	4b08      	ldr	r3, [pc, #32]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f06f 0201 	mvn.w	r2, #1
 8002ae8:	611a      	str	r2, [r3, #16]
    __HAL_TIM_ENABLE_IT(&g_timx_encode_chy_handle,TIM_IT_UPDATE);
 8002aea:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	4b04      	ldr	r3, [pc, #16]	; (8002b04 <gtim_timx_encoder_chy_init+0xa0>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f042 0201 	orr.w	r2, r2, #1
 8002af8:	60da      	str	r2, [r3, #12]

}
 8002afa:	bf00      	nop
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	200004ac 	.word	0x200004ac
 8002b08:	40000400 	.word	0x40000400
 8002b0c:	200004f4 	.word	0x200004f4

08002b10 <HAL_TIM_Encoder_MspInit>:
                HAL_TIM_Encoder_Init()
 * @param       htim:
 * @retval      
 */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *tim_encoderHandle)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b08c      	sub	sp, #48	; 0x30
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
    if (tim_encoderHandle->Instance == GTIM_TIMX_ENCODER)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a33      	ldr	r2, [pc, #204]	; (8002bec <HAL_TIM_Encoder_MspInit+0xdc>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d15f      	bne.n	8002be2 <HAL_TIM_Encoder_MspInit+0xd2>
    {
        GPIO_InitTypeDef gpio_init_struct;
        GTIM_TIMX_ENCODER_CH1_GPIO_CLK_ENABLE();                            /* yCPIO */
 8002b22:	2300      	movs	r3, #0
 8002b24:	61bb      	str	r3, [r7, #24]
 8002b26:	4b32      	ldr	r3, [pc, #200]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2a:	4a31      	ldr	r2, [pc, #196]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b2c:	f043 0304 	orr.w	r3, r3, #4
 8002b30:	6313      	str	r3, [r2, #48]	; 0x30
 8002b32:	4b2f      	ldr	r3, [pc, #188]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	61bb      	str	r3, [r7, #24]
 8002b3c:	69bb      	ldr	r3, [r7, #24]
        GTIM_TIMX_ENCODER_CH2_GPIO_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	617b      	str	r3, [r7, #20]
 8002b42:	4b2b      	ldr	r3, [pc, #172]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	4a2a      	ldr	r2, [pc, #168]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b48:	f043 0304 	orr.w	r3, r3, #4
 8002b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4e:	4b28      	ldr	r3, [pc, #160]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	f003 0304 	and.w	r3, r3, #4
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	697b      	ldr	r3, [r7, #20]
        GTIM_TIMX_ENCODER_CH1_CLK_ENABLE();                                 /*  */
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	613b      	str	r3, [r7, #16]
 8002b5e:	4b24      	ldr	r3, [pc, #144]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	4a23      	ldr	r2, [pc, #140]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b64:	f043 0302 	orr.w	r3, r3, #2
 8002b68:	6413      	str	r3, [r2, #64]	; 0x40
 8002b6a:	4b21      	ldr	r3, [pc, #132]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	613b      	str	r3, [r7, #16]
 8002b74:	693b      	ldr	r3, [r7, #16]
        GTIM_TIMX_ENCODER_CH2_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	60fb      	str	r3, [r7, #12]
 8002b7a:	4b1d      	ldr	r3, [pc, #116]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	4a1c      	ldr	r2, [pc, #112]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b80:	f043 0302 	orr.w	r3, r3, #2
 8002b84:	6413      	str	r3, [r2, #64]	; 0x40
 8002b86:	4b1a      	ldr	r3, [pc, #104]	; (8002bf0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]

        gpio_init_struct.Pin = GTIM_TIMX_ENCODER_CH1_GPIO_PIN;              /* yCPIO */
 8002b92:	2340      	movs	r3, #64	; 0x40
 8002b94:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                        /*  */
 8002b96:	2302      	movs	r3, #2
 8002b98:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Pull = GPIO_NOPULL;                            /*  */
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	627b      	str	r3, [r7, #36]	; 0x24
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;                  /*  */
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	62bb      	str	r3, [r7, #40]	; 0x28
        gpio_init_struct.Alternate = GTIM_TIMX_ENCODERCH1_GPIO_AF;         /* IOREMAP, ! */
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GTIM_TIMX_ENCODER_CH1_GPIO_PORT, &gpio_init_struct);
 8002ba6:	f107 031c 	add.w	r3, r7, #28
 8002baa:	4619      	mov	r1, r3
 8002bac:	4811      	ldr	r0, [pc, #68]	; (8002bf4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8002bae:	f001 fa39 	bl	8004024 <HAL_GPIO_Init>

        gpio_init_struct.Pin = GTIM_TIMX_ENCODER_CH2_GPIO_PIN;              /* yCPIO */
 8002bb2:	2380      	movs	r3, #128	; 0x80
 8002bb4:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                        /*  */
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Pull = GPIO_NOPULL;                            /*  */
 8002bba:	2300      	movs	r3, #0
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;                  /*  */
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	62bb      	str	r3, [r7, #40]	; 0x28
        gpio_init_struct.Alternate = GTIM_TIMX_ENCODERCH2_GPIO_AF;         /* IOREMAP, ! */
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GTIM_TIMX_ENCODER_CH2_GPIO_PORT, &gpio_init_struct);
 8002bc6:	f107 031c 	add.w	r3, r7, #28
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4809      	ldr	r0, [pc, #36]	; (8002bf4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8002bce:	f001 fa29 	bl	8004024 <HAL_GPIO_Init>

        //PID
        HAL_NVIC_SetPriority(GTIM_TIMX_INT_IRQn, 15, 0);				//NVICGroup45PWMPID
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	210f      	movs	r1, #15
 8002bd6:	201d      	movs	r0, #29
 8002bd8:	f000 ff59 	bl	8003a8e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(GTIM_TIMX_INT_IRQn);
 8002bdc:	201d      	movs	r0, #29
 8002bde:	f000 ff72 	bl	8003ac6 <HAL_NVIC_EnableIRQ>

    }
}
 8002be2:	bf00      	nop
 8002be4:	3730      	adds	r7, #48	; 0x30
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40000400 	.word	0x40000400
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	40020800 	.word	0x40020800

08002bf8 <gtim_get_encode>:
 * @brief       
 * @param       
 * @retval      
 */
int gtim_get_encode(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
    return ( int32_t )(__HAL_TIM_GET_COUNTER(&g_timx_encode_chy_handle) + g_encoder_t.timx_encode_count * 65536);
 8002bfc:	4b05      	ldr	r3, [pc, #20]	; (8002c14 <gtim_get_encode+0x1c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c02:	4a05      	ldr	r2, [pc, #20]	; (8002c18 <gtim_get_encode+0x20>)
 8002c04:	6912      	ldr	r2, [r2, #16]
 8002c06:	0412      	lsls	r2, r2, #16
 8002c08:	4413      	add	r3, r2
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	200004ac 	.word	0x200004ac
 8002c18:	20000518 	.word	0x20000518

08002c1c <HAL_TIM_PeriodElapsedCallback>:
 * @retval      
 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
    static uint16_t val=0;
    static bool flag_match_debug =false;
    if(htim->Instance == GTIM_TIMX_ENCODER)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a42      	ldr	r2, [pc, #264]	; (8002d34 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d110      	bne.n	8002c50 <HAL_TIM_PeriodElapsedCallback+0x34>
    {
    	g_encoder_t.timx_encode_count += __HAL_TIM_IS_TIM_COUNTING_DOWN(&g_timx_encode_chy_handle)?
 8002c2e:	4b42      	ldr	r3, [pc, #264]	; (8002d38 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0310 	and.w	r3, r3, #16
    									 -1:1;
 8002c38:	2b10      	cmp	r3, #16
 8002c3a:	d102      	bne.n	8002c42 <HAL_TIM_PeriodElapsedCallback+0x26>
 8002c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c40:	e000      	b.n	8002c44 <HAL_TIM_PeriodElapsedCallback+0x28>
 8002c42:	2201      	movs	r2, #1
    	g_encoder_t.timx_encode_count += __HAL_TIM_IS_TIM_COUNTING_DOWN(&g_timx_encode_chy_handle)?
 8002c44:	4b3d      	ldr	r3, [pc, #244]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	4413      	add	r3, r2
 8002c4a:	4a3c      	ldr	r2, [pc, #240]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c4c:	6113      	str	r3, [r2, #16]
            }
            val = 0;
        }
        val ++;
    }
}
 8002c4e:	e06c      	b.n	8002d2a <HAL_TIM_PeriodElapsedCallback+0x10e>
    else if(htim->Instance == BTIM_TIMX_INT)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a3a      	ldr	r2, [pc, #232]	; (8002d40 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d167      	bne.n	8002d2a <HAL_TIM_PeriodElapsedCallback+0x10e>
    	g_encoder_t.encode_now = gtim_get_encode();        /*  */
 8002c5a:	f7ff ffcd 	bl	8002bf8 <gtim_get_encode>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	4a36      	ldr	r2, [pc, #216]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c62:	6053      	str	r3, [r2, #4]
        if(val == SMAPLSE_PID_PERIOD)
 8002c64:	4b37      	ldr	r3, [pc, #220]	; (8002d44 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002c66:	881b      	ldrh	r3, [r3, #0]
 8002c68:	2b14      	cmp	r3, #20
 8002c6a:	d158      	bne.n	8002d1e <HAL_TIM_PeriodElapsedCallback+0x102>
        	g_encoder_t.g_speed = g_encoder_t.encode_now-g_encoder_t.encode_old;	//
 8002c6c:	4b33      	ldr	r3, [pc, #204]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	4b32      	ldr	r3, [pc, #200]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	4a31      	ldr	r2, [pc, #196]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c78:	6093      	str	r3, [r2, #8]
        	g_encoder_t.encode_old=g_encoder_t.encode_now;				//
 8002c7a:	4b30      	ldr	r3, [pc, #192]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	4a2f      	ldr	r2, [pc, #188]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c80:	6013      	str	r3, [r2, #0]
            if(g_encoder_t.g_run_flag)/*  */
 8002c82:	4b2e      	ldr	r3, [pc, #184]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c84:	7d1b      	ldrb	r3, [r3, #20]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d046      	beq.n	8002d18 <HAL_TIM_PeriodElapsedCallback+0xfc>
                g_step_motor.location=gtim_get_encode();
 8002c8a:	f7ff ffb5 	bl	8002bf8 <gtim_get_encode>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	4a2d      	ldr	r2, [pc, #180]	; (8002d48 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002c92:	60d3      	str	r3, [r2, #12]
                g_encoder_t.motor_pwm = increment_pid_ctrl(&g_location_pid, g_step_motor.location);
 8002c94:	4b2c      	ldr	r3, [pc, #176]	; (8002d48 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	ee07 3a90 	vmov	s15, r3
 8002c9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ca0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ca4:	4829      	ldr	r0, [pc, #164]	; (8002d4c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002ca6:	f7ff fc0b 	bl	80024c0 <increment_pid_ctrl>
 8002caa:	4603      	mov	r3, r0
 8002cac:	4a23      	ldr	r2, [pc, #140]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002cae:	60d3      	str	r3, [r2, #12]
                if( 0!= g_encoder_t.motor_pwm)
 8002cb0:	4b22      	ldr	r3, [pc, #136]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_TIM_PeriodElapsedCallback+0xa4>
                	flag_match_debug = false;
 8002cb8:	4b25      	ldr	r3, [pc, #148]	; (8002d50 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	701a      	strb	r2, [r3, #0]
 8002cbe:	e00f      	b.n	8002ce0 <HAL_TIM_PeriodElapsedCallback+0xc4>
                	if(flag_match_debug == false)
 8002cc0:	4b23      	ldr	r3, [pc, #140]	; (8002d50 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	f083 0301 	eor.w	r3, r3, #1
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d008      	beq.n	8002ce0 <HAL_TIM_PeriodElapsedCallback+0xc4>
                		flag_match_debug = true;
 8002cce:	4b20      	ldr	r3, [pc, #128]	; (8002d50 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	701a      	strb	r2, [r3, #0]
                		printf("increment_pid_ctrl return 0!\r\n");
 8002cd4:	481f      	ldr	r0, [pc, #124]	; (8002d54 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002cd6:	f008 fedb 	bl	800ba90 <puts>
                		stepper_stop(STEPPER_MOTOR_1);
 8002cda:	2001      	movs	r0, #1
 8002cdc:	f7ff fd76 	bl	80027cc <stepper_stop>
                (g_encoder_t.motor_pwm > 0) ? (g_step_motor.dir=CW) : (g_step_motor.dir=CCW);
 8002ce0:	4b16      	ldr	r3, [pc, #88]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	dd03      	ble.n	8002cf0 <HAL_TIM_PeriodElapsedCallback+0xd4>
 8002ce8:	4b17      	ldr	r3, [pc, #92]	; (8002d48 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002cea:	2201      	movs	r2, #1
 8002cec:	705a      	strb	r2, [r3, #1]
 8002cee:	e002      	b.n	8002cf6 <HAL_TIM_PeriodElapsedCallback+0xda>
 8002cf0:	4b15      	ldr	r3, [pc, #84]	; (8002d48 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	705a      	strb	r2, [r3, #1]
                g_encoder_t.motor_pwm = abs(g_encoder_t.motor_pwm);
 8002cf6:	4b11      	ldr	r3, [pc, #68]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	bfb8      	it	lt
 8002cfe:	425b      	neglt	r3, r3
 8002d00:	4a0e      	ldr	r2, [pc, #56]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002d02:	60d3      	str	r3, [r2, #12]
                stepper_motion_ctrl(g_step_motor.dir, g_encoder_t.motor_pwm);
 8002d04:	4b10      	ldr	r3, [pc, #64]	; (8002d48 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002d06:	785b      	ldrb	r3, [r3, #1]
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	4a0c      	ldr	r2, [pc, #48]	; (8002d3c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002d0c:	68d2      	ldr	r2, [r2, #12]
 8002d0e:	b292      	uxth	r2, r2
 8002d10:	4611      	mov	r1, r2
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff fdd4 	bl	80028c0 <stepper_motion_ctrl>
            val = 0;
 8002d18:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	801a      	strh	r2, [r3, #0]
        val ++;
 8002d1e:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002d20:	881b      	ldrh	r3, [r3, #0]
 8002d22:	3301      	adds	r3, #1
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	4b07      	ldr	r3, [pc, #28]	; (8002d44 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002d28:	801a      	strh	r2, [r3, #0]
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	40000400 	.word	0x40000400
 8002d38:	200004ac 	.word	0x200004ac
 8002d3c:	20000518 	.word	0x20000518
 8002d40:	40001000 	.word	0x40001000
 8002d44:	20000530 	.word	0x20000530
 8002d48:	20000450 	.word	0x20000450
 8002d4c:	200003d8 	.word	0x200003d8
 8002d50:	20000532 	.word	0x20000532
 8002d54:	0800f76c 	.word	0x0800f76c

08002d58 <atim_timx_oc_chy_init>:
 * @param       arr: 
 * @param       psc: 
 * @retval      
 */
void atim_timx_oc_chy_init(uint16_t arr, uint16_t psc)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	460a      	mov	r2, r1
 8002d62:	80fb      	strh	r3, [r7, #6]
 8002d64:	4613      	mov	r3, r2
 8002d66:	80bb      	strh	r3, [r7, #4]
    ATIM_TIMX_PWM_CHY_CLK_ENABLE();                             /* TIMX  */
 8002d68:	2300      	movs	r3, #0
 8002d6a:	60fb      	str	r3, [r7, #12]
 8002d6c:	4b29      	ldr	r3, [pc, #164]	; (8002e14 <atim_timx_oc_chy_init+0xbc>)
 8002d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d70:	4a28      	ldr	r2, [pc, #160]	; (8002e14 <atim_timx_oc_chy_init+0xbc>)
 8002d72:	f043 0302 	orr.w	r3, r3, #2
 8002d76:	6453      	str	r3, [r2, #68]	; 0x44
 8002d78:	4b26      	ldr	r3, [pc, #152]	; (8002e14 <atim_timx_oc_chy_init+0xbc>)
 8002d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	68fb      	ldr	r3, [r7, #12]


    g_atimx_handle.Instance = ATIM_TIMX_PWM;                    /* x */
 8002d84:	4b24      	ldr	r3, [pc, #144]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002d86:	4a25      	ldr	r2, [pc, #148]	; (8002e1c <atim_timx_oc_chy_init+0xc4>)
 8002d88:	601a      	str	r2, [r3, #0]
    g_atimx_handle.Init.Prescaler = psc;                        /*  */
 8002d8a:	88bb      	ldrh	r3, [r7, #4]
 8002d8c:	4a22      	ldr	r2, [pc, #136]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002d8e:	6053      	str	r3, [r2, #4]
    g_atimx_handle.Init.CounterMode = TIM_COUNTERMODE_UP;       /*  */
 8002d90:	4b21      	ldr	r3, [pc, #132]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	609a      	str	r2, [r3, #8]
    g_atimx_handle.Init.Period = arr;                           /*  */
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	4a1f      	ldr	r2, [pc, #124]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002d9a:	60d3      	str	r3, [r2, #12]
    g_atimx_handle.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;   /*  */
 8002d9c:	4b1e      	ldr	r3, [pc, #120]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	611a      	str	r2, [r3, #16]
    g_atimx_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE; /*TIMx_ARR*/
 8002da2:	4b1d      	ldr	r3, [pc, #116]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	619a      	str	r2, [r3, #24]
    g_atimx_handle.Init.RepetitionCounter = 0;                  /* */
 8002da8:	4b1b      	ldr	r3, [pc, #108]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	615a      	str	r2, [r3, #20]
    HAL_TIM_OC_Init(&g_atimx_handle);                           /* PWM */
 8002dae:	481a      	ldr	r0, [pc, #104]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002db0:	f002 f8c8 	bl	8004f44 <HAL_TIM_OC_Init>

    g_atimx_oc_chy_handle.OCMode = TIM_OCMODE_TOGGLE;           /*  */
 8002db4:	4b1a      	ldr	r3, [pc, #104]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002db6:	2230      	movs	r2, #48	; 0x30
 8002db8:	601a      	str	r2, [r3, #0]
    g_atimx_oc_chy_handle.Pulse = 0;
 8002dba:	4b19      	ldr	r3, [pc, #100]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	605a      	str	r2, [r3, #4]
    g_atimx_oc_chy_handle.OCPolarity = TIM_OCPOLARITY_HIGH;     /*  */
 8002dc0:	4b17      	ldr	r3, [pc, #92]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	609a      	str	r2, [r3, #8]
    g_atimx_oc_chy_handle.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8002dc6:	4b16      	ldr	r3, [pc, #88]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002dc8:	2208      	movs	r2, #8
 8002dca:	60da      	str	r2, [r3, #12]
    g_atimx_oc_chy_handle.OCFastMode = TIM_OCFAST_DISABLE;
 8002dcc:	4b14      	ldr	r3, [pc, #80]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	611a      	str	r2, [r3, #16]
    g_atimx_oc_chy_handle.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002dd2:	4b13      	ldr	r3, [pc, #76]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	615a      	str	r2, [r3, #20]
    g_atimx_oc_chy_handle.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002dd8:	4b11      	ldr	r3, [pc, #68]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	619a      	str	r2, [r3, #24]

#ifdef ENCODER_SIMULATOR_MODE
    g_atimx_oc_chy_handle.Pulse = 0x6000;
#endif
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH2); /* TIMxy */
 8002dde:	2204      	movs	r2, #4
 8002de0:	490f      	ldr	r1, [pc, #60]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002de2:	480d      	ldr	r0, [pc, #52]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002de4:	f002 fd7e 	bl	80058e4 <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH1); /* TIMxy */
 8002de8:	2200      	movs	r2, #0
 8002dea:	490d      	ldr	r1, [pc, #52]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002dec:	480a      	ldr	r0, [pc, #40]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002dee:	f002 fd79 	bl	80058e4 <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH3); /* TIMxy */
 8002df2:	2208      	movs	r2, #8
 8002df4:	490a      	ldr	r1, [pc, #40]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002df6:	4808      	ldr	r0, [pc, #32]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002df8:	f002 fd74 	bl	80058e4 <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH4); /* TIMxy */
 8002dfc:	220c      	movs	r2, #12
 8002dfe:	4908      	ldr	r1, [pc, #32]	; (8002e20 <atim_timx_oc_chy_init+0xc8>)
 8002e00:	4805      	ldr	r0, [pc, #20]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002e02:	f002 fd6f 	bl	80058e4 <HAL_TIM_OC_ConfigChannel>

    HAL_TIM_Base_Start(&g_atimx_handle);
 8002e06:	4804      	ldr	r0, [pc, #16]	; (8002e18 <atim_timx_oc_chy_init+0xc0>)
 8002e08:	f001 ffc4 	bl	8004d94 <HAL_TIM_Base_Start>
}
 8002e0c:	bf00      	nop
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	40023800 	.word	0x40023800
 8002e18:	20000534 	.word	0x20000534
 8002e1c:	40010400 	.word	0x40010400
 8002e20:	2000057c 	.word	0x2000057c

08002e24 <HAL_TIM_OC_MspInit>:
                HAL_TIM_OC_Init()
 * @param       htim:
 * @retval      
 */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08c      	sub	sp, #48	; 0x30
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == ATIM_TIMX_PWM)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a3e      	ldr	r2, [pc, #248]	; (8002f2c <HAL_TIM_OC_MspInit+0x108>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d176      	bne.n	8002f24 <HAL_TIM_OC_MspInit+0x100>
    {
        GPIO_InitTypeDef gpio_init_struct;
        ATIM_TIMX_PWM_CHY_CLK_ENABLE();                             /* yGPIO */
 8002e36:	2300      	movs	r3, #0
 8002e38:	61bb      	str	r3, [r7, #24]
 8002e3a:	4b3d      	ldr	r3, [pc, #244]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3e:	4a3c      	ldr	r2, [pc, #240]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e40:	f043 0302 	orr.w	r3, r3, #2
 8002e44:	6453      	str	r3, [r2, #68]	; 0x44
 8002e46:	4b3a      	ldr	r3, [pc, #232]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	61bb      	str	r3, [r7, #24]
 8002e50:	69bb      	ldr	r3, [r7, #24]
        ATIM_TIMX_PWM_CH1_GPIO_CLK_ENABLE();                        /* IO */
 8002e52:	2300      	movs	r3, #0
 8002e54:	617b      	str	r3, [r7, #20]
 8002e56:	4b36      	ldr	r3, [pc, #216]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	4a35      	ldr	r2, [pc, #212]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e60:	6313      	str	r3, [r2, #48]	; 0x30
 8002e62:	4b33      	ldr	r3, [pc, #204]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6a:	617b      	str	r3, [r7, #20]
 8002e6c:	697b      	ldr	r3, [r7, #20]
        ATIM_TIMX_PWM_CH2_GPIO_CLK_ENABLE();                        /* IO */
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
 8002e72:	4b2f      	ldr	r3, [pc, #188]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	4a2e      	ldr	r2, [pc, #184]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e7e:	4b2c      	ldr	r3, [pc, #176]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e86:	613b      	str	r3, [r7, #16]
 8002e88:	693b      	ldr	r3, [r7, #16]
        ATIM_TIMX_PWM_CH3_GPIO_CLK_ENABLE();                        /* IO */
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	4b28      	ldr	r3, [pc, #160]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	4a27      	ldr	r2, [pc, #156]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e98:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9a:	4b25      	ldr	r3, [pc, #148]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
        ATIM_TIMX_PWM_CH4_GPIO_CLK_ENABLE();                        /* IO */
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60bb      	str	r3, [r7, #8]
 8002eaa:	4b21      	ldr	r3, [pc, #132]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	4a20      	ldr	r2, [pc, #128]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002eb0:	f043 0304 	orr.w	r3, r3, #4
 8002eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002eb6:	4b1e      	ldr	r3, [pc, #120]	; (8002f30 <HAL_TIM_OC_MspInit+0x10c>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	f003 0304 	and.w	r3, r3, #4
 8002ebe:	60bb      	str	r3, [r7, #8]
 8002ec0:	68bb      	ldr	r3, [r7, #8]

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH1_GPIO_PIN;          /* yGPIO */
 8002ec2:	2320      	movs	r3, #32
 8002ec4:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                    /*  */
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002eca:	2301      	movs	r3, #1
 8002ecc:	627b      	str	r3, [r7, #36]	; 0x24
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002ece:	2302      	movs	r3, #2
 8002ed0:	62bb      	str	r3, [r7, #40]	; 0x28
        gpio_init_struct.Alternate = ATIM_TIMX_PWM_CHY_GPIO_AF;     /*  */
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH1_GPIO_PORT, &gpio_init_struct);
 8002ed6:	f107 031c 	add.w	r3, r7, #28
 8002eda:	4619      	mov	r1, r3
 8002edc:	4815      	ldr	r0, [pc, #84]	; (8002f34 <HAL_TIM_OC_MspInit+0x110>)
 8002ede:	f001 f8a1 	bl	8004024 <HAL_GPIO_Init>

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH2_GPIO_PIN;          /* yGPIO */
 8002ee2:	2340      	movs	r3, #64	; 0x40
 8002ee4:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH2_GPIO_PORT, &gpio_init_struct);
 8002ee6:	f107 031c 	add.w	r3, r7, #28
 8002eea:	4619      	mov	r1, r3
 8002eec:	4811      	ldr	r0, [pc, #68]	; (8002f34 <HAL_TIM_OC_MspInit+0x110>)
 8002eee:	f001 f899 	bl	8004024 <HAL_GPIO_Init>

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH3_GPIO_PIN;          /* yGPIO */
 8002ef2:	2380      	movs	r3, #128	; 0x80
 8002ef4:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH3_GPIO_PORT, &gpio_init_struct);
 8002ef6:	f107 031c 	add.w	r3, r7, #28
 8002efa:	4619      	mov	r1, r3
 8002efc:	480d      	ldr	r0, [pc, #52]	; (8002f34 <HAL_TIM_OC_MspInit+0x110>)
 8002efe:	f001 f891 	bl	8004024 <HAL_GPIO_Init>

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH4_GPIO_PIN;          /* yGPIO */
 8002f02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f06:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH4_GPIO_PORT, &gpio_init_struct);
 8002f08:	f107 031c 	add.w	r3, r7, #28
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	480a      	ldr	r0, [pc, #40]	; (8002f38 <HAL_TIM_OC_MspInit+0x114>)
 8002f10:	f001 f888 	bl	8004024 <HAL_GPIO_Init>


        /*TIM87PULPID*/
        HAL_NVIC_SetPriority(ATIM_TIMX_INT_IRQn, 7, 0);
 8002f14:	2200      	movs	r2, #0
 8002f16:	2107      	movs	r1, #7
 8002f18:	202e      	movs	r0, #46	; 0x2e
 8002f1a:	f000 fdb8 	bl	8003a8e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(ATIM_TIMX_INT_IRQn);
 8002f1e:	202e      	movs	r0, #46	; 0x2e
 8002f20:	f000 fdd1 	bl	8003ac6 <HAL_NVIC_EnableIRQ>
    }
}
 8002f24:	bf00      	nop
 8002f26:	3730      	adds	r7, #48	; 0x30
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40010400 	.word	0x40010400
 8002f30:	40023800 	.word	0x40023800
 8002f34:	40022000 	.word	0x40022000
 8002f38:	40020800 	.word	0x40020800

08002f3c <TIM8_CC_IRQHandler>:
 * @brief       TIMX NPWM
 * @param       
 * @retval      
 */
void ATIM_TIMX_INT_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&g_atimx_handle); /*  */
 8002f40:	4802      	ldr	r0, [pc, #8]	; (8002f4c <TIM8_CC_IRQHandler+0x10>)
 8002f42:	f002 fbc7 	bl	80056d4 <HAL_TIM_IRQHandler>
}
 8002f46:	bf00      	nop
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	20000534 	.word	0x20000534

08002f50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim
  * @note   
  * @retval 
  */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
    __IO uint32_t tim_count = 0;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
    __IO uint32_t tmp = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60bb      	str	r3, [r7, #8]
    if(htim->Instance == ATIM_TIMX_PWM)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a0c      	ldr	r2, [pc, #48]	; (8002f98 <HAL_TIM_OC_DelayElapsedCallback+0x48>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d10f      	bne.n	8002f8a <HAL_TIM_OC_DelayElapsedCallback+0x3a>
    {
    	//g_pulse_count--;
        tim_count = __HAL_TIM_GET_COUNTER(&g_atimx_handle);
 8002f6a:	4b0c      	ldr	r3, [pc, #48]	; (8002f9c <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	60fb      	str	r3, [r7, #12]
        tmp = (tim_count + g_step_angle) & 0xFFFF;
 8002f72:	4b0b      	ldr	r3, [pc, #44]	; (8002fa0 <HAL_TIM_OC_DelayElapsedCallback+0x50>)
 8002f74:	881b      	ldrh	r3, [r3, #0]
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	461a      	mov	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SetCompare(&g_atimx_handle,ATIM_TIMX_PWM_CH1, tmp);
 8002f82:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	635a      	str	r2, [r3, #52]	; 0x34
//        if(g_pulse_count < 0)
//        {
//        	HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH1);
//        }
    }
}
 8002f8a:	bf00      	nop
 8002f8c:	3714      	adds	r7, #20
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	40010400 	.word	0x40010400
 8002f9c:	20000534 	.word	0x20000534
 8002fa0:	20000008 	.word	0x20000008

08002fa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fa8:	4b0e      	ldr	r3, [pc, #56]	; (8002fe4 <HAL_Init+0x40>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a0d      	ldr	r2, [pc, #52]	; (8002fe4 <HAL_Init+0x40>)
 8002fae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fb4:	4b0b      	ldr	r3, [pc, #44]	; (8002fe4 <HAL_Init+0x40>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a0a      	ldr	r2, [pc, #40]	; (8002fe4 <HAL_Init+0x40>)
 8002fba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fc0:	4b08      	ldr	r3, [pc, #32]	; (8002fe4 <HAL_Init+0x40>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a07      	ldr	r2, [pc, #28]	; (8002fe4 <HAL_Init+0x40>)
 8002fc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fcc:	2003      	movs	r0, #3
 8002fce:	f000 fd53 	bl	8003a78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fd2:	200f      	movs	r0, #15
 8002fd4:	f000 f808 	bl	8002fe8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fd8:	f7fe f850 	bl	800107c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40023c00 	.word	0x40023c00

08002fe8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ff0:	4b12      	ldr	r3, [pc, #72]	; (800303c <HAL_InitTick+0x54>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	4b12      	ldr	r3, [pc, #72]	; (8003040 <HAL_InitTick+0x58>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ffe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003002:	fbb2 f3f3 	udiv	r3, r2, r3
 8003006:	4618      	mov	r0, r3
 8003008:	f000 fd6b 	bl	8003ae2 <HAL_SYSTICK_Config>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e00e      	b.n	8003034 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b0f      	cmp	r3, #15
 800301a:	d80a      	bhi.n	8003032 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800301c:	2200      	movs	r2, #0
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	f04f 30ff 	mov.w	r0, #4294967295
 8003024:	f000 fd33 	bl	8003a8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003028:	4a06      	ldr	r2, [pc, #24]	; (8003044 <HAL_InitTick+0x5c>)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800302e:	2300      	movs	r3, #0
 8003030:	e000      	b.n	8003034 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
}
 8003034:	4618      	mov	r0, r3
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	20000000 	.word	0x20000000
 8003040:	20000010 	.word	0x20000010
 8003044:	2000000c 	.word	0x2000000c

08003048 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800304c:	4b06      	ldr	r3, [pc, #24]	; (8003068 <HAL_IncTick+0x20>)
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	461a      	mov	r2, r3
 8003052:	4b06      	ldr	r3, [pc, #24]	; (800306c <HAL_IncTick+0x24>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4413      	add	r3, r2
 8003058:	4a04      	ldr	r2, [pc, #16]	; (800306c <HAL_IncTick+0x24>)
 800305a:	6013      	str	r3, [r2, #0]
}
 800305c:	bf00      	nop
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	20000010 	.word	0x20000010
 800306c:	20000598 	.word	0x20000598

08003070 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  return uwTick;
 8003074:	4b03      	ldr	r3, [pc, #12]	; (8003084 <HAL_GetTick+0x14>)
 8003076:	681b      	ldr	r3, [r3, #0]
}
 8003078:	4618      	mov	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	20000598 	.word	0x20000598

08003088 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 800308c:	4b03      	ldr	r3, [pc, #12]	; (800309c <HAL_GetREVID+0x14>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	0c1b      	lsrs	r3, r3, #16
}
 8003092:	4618      	mov	r0, r3
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr
 800309c:	e0042000 	.word	0xe0042000

080030a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030a8:	2300      	movs	r3, #0
 80030aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e033      	b.n	800311e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d109      	bne.n	80030d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 f831 	bl	8003126 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d6:	f003 0310 	and.w	r3, r3, #16
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d118      	bne.n	8003110 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030e6:	f023 0302 	bic.w	r3, r3, #2
 80030ea:	f043 0202 	orr.w	r2, r3, #2
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 fa72 	bl	80035dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003102:	f023 0303 	bic.w	r3, r3, #3
 8003106:	f043 0201 	orr.w	r2, r3, #1
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	641a      	str	r2, [r3, #64]	; 0x40
 800310e:	e001      	b.n	8003114 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800311c:	7bfb      	ldrb	r3, [r7, #15]
}
 800311e:	4618      	mov	r0, r3
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <HAL_ADC_MspInit>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003126:	b480      	push	{r7}
 8003128:	b083      	sub	sp, #12
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_MspInit could be implemented in the user file
   */ 
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
	...

0800313c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003148:	2300      	movs	r3, #0
 800314a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003152:	2b01      	cmp	r3, #1
 8003154:	d101      	bne.n	800315a <HAL_ADC_Start_DMA+0x1e>
 8003156:	2302      	movs	r3, #2
 8003158:	e0e9      	b.n	800332e <HAL_ADC_Start_DMA+0x1f2>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2201      	movs	r2, #1
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b01      	cmp	r3, #1
 800316e:	d018      	beq.n	80031a2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0201 	orr.w	r2, r2, #1
 800317e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003180:	4b6d      	ldr	r3, [pc, #436]	; (8003338 <HAL_ADC_Start_DMA+0x1fc>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a6d      	ldr	r2, [pc, #436]	; (800333c <HAL_ADC_Start_DMA+0x200>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	0c9a      	lsrs	r2, r3, #18
 800318c:	4613      	mov	r3, r2
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	4413      	add	r3, r2
 8003192:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003194:	e002      	b.n	800319c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	3b01      	subs	r3, #1
 800319a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1f9      	bne.n	8003196 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031b0:	d107      	bne.n	80031c2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	689a      	ldr	r2, [r3, #8]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	f040 80a1 	bne.w	8003314 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80031da:	f023 0301 	bic.w	r3, r3, #1
 80031de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d007      	beq.n	8003204 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003208:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800320c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003210:	d106      	bne.n	8003220 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003216:	f023 0206 	bic.w	r2, r3, #6
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	645a      	str	r2, [r3, #68]	; 0x44
 800321e:	e002      	b.n	8003226 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800322e:	4b44      	ldr	r3, [pc, #272]	; (8003340 <HAL_ADC_Start_DMA+0x204>)
 8003230:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003236:	4a43      	ldr	r2, [pc, #268]	; (8003344 <HAL_ADC_Start_DMA+0x208>)
 8003238:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800323e:	4a42      	ldr	r2, [pc, #264]	; (8003348 <HAL_ADC_Start_DMA+0x20c>)
 8003240:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003246:	4a41      	ldr	r2, [pc, #260]	; (800334c <HAL_ADC_Start_DMA+0x210>)
 8003248:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003252:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003262:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003272:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	334c      	adds	r3, #76	; 0x4c
 800327e:	4619      	mov	r1, r3
 8003280:	68ba      	ldr	r2, [r7, #8]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f000 fd04 	bl	8003c90 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f003 031f 	and.w	r3, r3, #31
 8003290:	2b00      	cmp	r3, #0
 8003292:	d12a      	bne.n	80032ea <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a2d      	ldr	r2, [pc, #180]	; (8003350 <HAL_ADC_Start_DMA+0x214>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d015      	beq.n	80032ca <HAL_ADC_Start_DMA+0x18e>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a2c      	ldr	r2, [pc, #176]	; (8003354 <HAL_ADC_Start_DMA+0x218>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d105      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x178>
 80032a8:	4b25      	ldr	r3, [pc, #148]	; (8003340 <HAL_ADC_Start_DMA+0x204>)
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 031f 	and.w	r3, r3, #31
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00a      	beq.n	80032ca <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a27      	ldr	r2, [pc, #156]	; (8003358 <HAL_ADC_Start_DMA+0x21c>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d136      	bne.n	800332c <HAL_ADC_Start_DMA+0x1f0>
 80032be:	4b20      	ldr	r3, [pc, #128]	; (8003340 <HAL_ADC_Start_DMA+0x204>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f003 0310 	and.w	r3, r3, #16
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d130      	bne.n	800332c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d129      	bne.n	800332c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80032e6:	609a      	str	r2, [r3, #8]
 80032e8:	e020      	b.n	800332c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a18      	ldr	r2, [pc, #96]	; (8003350 <HAL_ADC_Start_DMA+0x214>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d11b      	bne.n	800332c <HAL_ADC_Start_DMA+0x1f0>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d114      	bne.n	800332c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003310:	609a      	str	r2, [r3, #8]
 8003312:	e00b      	b.n	800332c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	f043 0210 	orr.w	r2, r3, #16
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003324:	f043 0201 	orr.w	r2, r3, #1
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3718      	adds	r7, #24
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000000 	.word	0x20000000
 800333c:	431bde83 	.word	0x431bde83
 8003340:	40012300 	.word	0x40012300
 8003344:	080037d5 	.word	0x080037d5
 8003348:	0800388f 	.word	0x0800388f
 800334c:	080038ab 	.word	0x080038ab
 8003350:	40012000 	.word	0x40012000
 8003354:	40012100 	.word	0x40012100
 8003358:	40012200 	.word	0x40012200

0800335c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d101      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x1c>
 80033b0:	2302      	movs	r3, #2
 80033b2:	e105      	b.n	80035c0 <HAL_ADC_ConfigChannel+0x228>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2b09      	cmp	r3, #9
 80033c2:	d925      	bls.n	8003410 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68d9      	ldr	r1, [r3, #12]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	461a      	mov	r2, r3
 80033d2:	4613      	mov	r3, r2
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	4413      	add	r3, r2
 80033d8:	3b1e      	subs	r3, #30
 80033da:	2207      	movs	r2, #7
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	43da      	mvns	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	400a      	ands	r2, r1
 80033e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68d9      	ldr	r1, [r3, #12]
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	4618      	mov	r0, r3
 80033fc:	4603      	mov	r3, r0
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	4403      	add	r3, r0
 8003402:	3b1e      	subs	r3, #30
 8003404:	409a      	lsls	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	60da      	str	r2, [r3, #12]
 800340e:	e022      	b.n	8003456 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6919      	ldr	r1, [r3, #16]
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	b29b      	uxth	r3, r3
 800341c:	461a      	mov	r2, r3
 800341e:	4613      	mov	r3, r2
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	4413      	add	r3, r2
 8003424:	2207      	movs	r2, #7
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	43da      	mvns	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	400a      	ands	r2, r1
 8003432:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6919      	ldr	r1, [r3, #16]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	b29b      	uxth	r3, r3
 8003444:	4618      	mov	r0, r3
 8003446:	4603      	mov	r3, r0
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	4403      	add	r3, r0
 800344c:	409a      	lsls	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b06      	cmp	r3, #6
 800345c:	d824      	bhi.n	80034a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4413      	add	r3, r2
 800346e:	3b05      	subs	r3, #5
 8003470:	221f      	movs	r2, #31
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	43da      	mvns	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	400a      	ands	r2, r1
 800347e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	b29b      	uxth	r3, r3
 800348c:	4618      	mov	r0, r3
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
 8003498:	3b05      	subs	r3, #5
 800349a:	fa00 f203 	lsl.w	r2, r0, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	635a      	str	r2, [r3, #52]	; 0x34
 80034a6:	e04c      	b.n	8003542 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b0c      	cmp	r3, #12
 80034ae:	d824      	bhi.n	80034fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685a      	ldr	r2, [r3, #4]
 80034ba:	4613      	mov	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4413      	add	r3, r2
 80034c0:	3b23      	subs	r3, #35	; 0x23
 80034c2:	221f      	movs	r2, #31
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	43da      	mvns	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	400a      	ands	r2, r1
 80034d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	b29b      	uxth	r3, r3
 80034de:	4618      	mov	r0, r3
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	3b23      	subs	r3, #35	; 0x23
 80034ec:	fa00 f203 	lsl.w	r2, r0, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	631a      	str	r2, [r3, #48]	; 0x30
 80034f8:	e023      	b.n	8003542 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	3b41      	subs	r3, #65	; 0x41
 800350c:	221f      	movs	r2, #31
 800350e:	fa02 f303 	lsl.w	r3, r2, r3
 8003512:	43da      	mvns	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	400a      	ands	r2, r1
 800351a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	b29b      	uxth	r3, r3
 8003528:	4618      	mov	r0, r3
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4413      	add	r3, r2
 8003534:	3b41      	subs	r3, #65	; 0x41
 8003536:	fa00 f203 	lsl.w	r2, r0, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003542:	4b22      	ldr	r3, [pc, #136]	; (80035cc <HAL_ADC_ConfigChannel+0x234>)
 8003544:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a21      	ldr	r2, [pc, #132]	; (80035d0 <HAL_ADC_ConfigChannel+0x238>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d109      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x1cc>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b12      	cmp	r3, #18
 8003556:	d105      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a19      	ldr	r2, [pc, #100]	; (80035d0 <HAL_ADC_ConfigChannel+0x238>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d123      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x21e>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b10      	cmp	r3, #16
 8003574:	d003      	beq.n	800357e <HAL_ADC_ConfigChannel+0x1e6>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2b11      	cmp	r3, #17
 800357c:	d11b      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b10      	cmp	r3, #16
 8003590:	d111      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003592:	4b10      	ldr	r3, [pc, #64]	; (80035d4 <HAL_ADC_ConfigChannel+0x23c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a10      	ldr	r2, [pc, #64]	; (80035d8 <HAL_ADC_ConfigChannel+0x240>)
 8003598:	fba2 2303 	umull	r2, r3, r2, r3
 800359c:	0c9a      	lsrs	r2, r3, #18
 800359e:	4613      	mov	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	4413      	add	r3, r2
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035a8:	e002      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	3b01      	subs	r3, #1
 80035ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1f9      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	40012300 	.word	0x40012300
 80035d0:	40012000 	.word	0x40012000
 80035d4:	20000000 	.word	0x20000000
 80035d8:	431bde83 	.word	0x431bde83

080035dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035e4:	4b79      	ldr	r3, [pc, #484]	; (80037cc <ADC_Init+0x1f0>)
 80035e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	431a      	orrs	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003610:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6859      	ldr	r1, [r3, #4]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	021a      	lsls	r2, r3, #8
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003634:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6859      	ldr	r1, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689a      	ldr	r2, [r3, #8]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003656:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6899      	ldr	r1, [r3, #8]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68da      	ldr	r2, [r3, #12]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366e:	4a58      	ldr	r2, [pc, #352]	; (80037d0 <ADC_Init+0x1f4>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d022      	beq.n	80036ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003682:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6899      	ldr	r1, [r3, #8]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	6899      	ldr	r1, [r3, #8]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	609a      	str	r2, [r3, #8]
 80036b8:	e00f      	b.n	80036da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689a      	ldr	r2, [r3, #8]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0202 	bic.w	r2, r2, #2
 80036e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	6899      	ldr	r1, [r3, #8]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	7e1b      	ldrb	r3, [r3, #24]
 80036f4:	005a      	lsls	r2, r3, #1
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d01b      	beq.n	8003740 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003716:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003726:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6859      	ldr	r1, [r3, #4]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	3b01      	subs	r3, #1
 8003734:	035a      	lsls	r2, r3, #13
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	605a      	str	r2, [r3, #4]
 800373e:	e007      	b.n	8003750 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800374e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800375e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	69db      	ldr	r3, [r3, #28]
 800376a:	3b01      	subs	r3, #1
 800376c:	051a      	lsls	r2, r3, #20
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003784:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6899      	ldr	r1, [r3, #8]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003792:	025a      	lsls	r2, r3, #9
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6899      	ldr	r1, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	029a      	lsls	r2, r3, #10
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	609a      	str	r2, [r3, #8]
}
 80037c0:	bf00      	nop
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	40012300 	.word	0x40012300
 80037d0:	0f000001 	.word	0x0f000001

080037d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d13c      	bne.n	8003868 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d12b      	bne.n	8003860 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800380c:	2b00      	cmp	r3, #0
 800380e:	d127      	bne.n	8003860 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003816:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800381a:	2b00      	cmp	r3, #0
 800381c:	d006      	beq.n	800382c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003828:	2b00      	cmp	r3, #0
 800382a:	d119      	bne.n	8003860 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685a      	ldr	r2, [r3, #4]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0220 	bic.w	r2, r2, #32
 800383a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003840:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d105      	bne.n	8003860 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	f043 0201 	orr.w	r2, r3, #1
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f7ff fd7b 	bl	800335c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003866:	e00e      	b.n	8003886 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f7ff fd85 	bl	8003384 <HAL_ADC_ErrorCallback>
}
 800387a:	e004      	b.n	8003886 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	4798      	blx	r3
}
 8003886:	bf00      	nop
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800388e:	b580      	push	{r7, lr}
 8003890:	b084      	sub	sp, #16
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f7ff fd67 	bl	8003370 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038a2:	bf00      	nop
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b084      	sub	sp, #16
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2240      	movs	r2, #64	; 0x40
 80038bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c2:	f043 0204 	orr.w	r2, r3, #4
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f7ff fd5a 	bl	8003384 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038d0:	bf00      	nop
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038e8:	4b0c      	ldr	r3, [pc, #48]	; (800391c <__NVIC_SetPriorityGrouping+0x44>)
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038f4:	4013      	ands	r3, r2
 80038f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003900:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800390a:	4a04      	ldr	r2, [pc, #16]	; (800391c <__NVIC_SetPriorityGrouping+0x44>)
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	60d3      	str	r3, [r2, #12]
}
 8003910:	bf00      	nop
 8003912:	3714      	adds	r7, #20
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	e000ed00 	.word	0xe000ed00

08003920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003924:	4b04      	ldr	r3, [pc, #16]	; (8003938 <__NVIC_GetPriorityGrouping+0x18>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	0a1b      	lsrs	r3, r3, #8
 800392a:	f003 0307 	and.w	r3, r3, #7
}
 800392e:	4618      	mov	r0, r3
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr
 8003938:	e000ed00 	.word	0xe000ed00

0800393c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	4603      	mov	r3, r0
 8003944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394a:	2b00      	cmp	r3, #0
 800394c:	db0b      	blt.n	8003966 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800394e:	79fb      	ldrb	r3, [r7, #7]
 8003950:	f003 021f 	and.w	r2, r3, #31
 8003954:	4907      	ldr	r1, [pc, #28]	; (8003974 <__NVIC_EnableIRQ+0x38>)
 8003956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395a:	095b      	lsrs	r3, r3, #5
 800395c:	2001      	movs	r0, #1
 800395e:	fa00 f202 	lsl.w	r2, r0, r2
 8003962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003966:	bf00      	nop
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	e000e100 	.word	0xe000e100

08003978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	4603      	mov	r3, r0
 8003980:	6039      	str	r1, [r7, #0]
 8003982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003988:	2b00      	cmp	r3, #0
 800398a:	db0a      	blt.n	80039a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	b2da      	uxtb	r2, r3
 8003990:	490c      	ldr	r1, [pc, #48]	; (80039c4 <__NVIC_SetPriority+0x4c>)
 8003992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003996:	0112      	lsls	r2, r2, #4
 8003998:	b2d2      	uxtb	r2, r2
 800399a:	440b      	add	r3, r1
 800399c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039a0:	e00a      	b.n	80039b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	b2da      	uxtb	r2, r3
 80039a6:	4908      	ldr	r1, [pc, #32]	; (80039c8 <__NVIC_SetPriority+0x50>)
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	3b04      	subs	r3, #4
 80039b0:	0112      	lsls	r2, r2, #4
 80039b2:	b2d2      	uxtb	r2, r2
 80039b4:	440b      	add	r3, r1
 80039b6:	761a      	strb	r2, [r3, #24]
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	e000e100 	.word	0xe000e100
 80039c8:	e000ed00 	.word	0xe000ed00

080039cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b089      	sub	sp, #36	; 0x24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f1c3 0307 	rsb	r3, r3, #7
 80039e6:	2b04      	cmp	r3, #4
 80039e8:	bf28      	it	cs
 80039ea:	2304      	movcs	r3, #4
 80039ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	3304      	adds	r3, #4
 80039f2:	2b06      	cmp	r3, #6
 80039f4:	d902      	bls.n	80039fc <NVIC_EncodePriority+0x30>
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	3b03      	subs	r3, #3
 80039fa:	e000      	b.n	80039fe <NVIC_EncodePriority+0x32>
 80039fc:	2300      	movs	r3, #0
 80039fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a00:	f04f 32ff 	mov.w	r2, #4294967295
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	43da      	mvns	r2, r3
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	401a      	ands	r2, r3
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a14:	f04f 31ff 	mov.w	r1, #4294967295
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1e:	43d9      	mvns	r1, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a24:	4313      	orrs	r3, r2
         );
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3724      	adds	r7, #36	; 0x24
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
	...

08003a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a44:	d301      	bcc.n	8003a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a46:	2301      	movs	r3, #1
 8003a48:	e00f      	b.n	8003a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a4a:	4a0a      	ldr	r2, [pc, #40]	; (8003a74 <SysTick_Config+0x40>)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a52:	210f      	movs	r1, #15
 8003a54:	f04f 30ff 	mov.w	r0, #4294967295
 8003a58:	f7ff ff8e 	bl	8003978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a5c:	4b05      	ldr	r3, [pc, #20]	; (8003a74 <SysTick_Config+0x40>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a62:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <SysTick_Config+0x40>)
 8003a64:	2207      	movs	r2, #7
 8003a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	e000e010 	.word	0xe000e010

08003a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f7ff ff29 	bl	80038d8 <__NVIC_SetPriorityGrouping>
}
 8003a86:	bf00      	nop
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	b086      	sub	sp, #24
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	4603      	mov	r3, r0
 8003a96:	60b9      	str	r1, [r7, #8]
 8003a98:	607a      	str	r2, [r7, #4]
 8003a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003aa0:	f7ff ff3e 	bl	8003920 <__NVIC_GetPriorityGrouping>
 8003aa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	68b9      	ldr	r1, [r7, #8]
 8003aaa:	6978      	ldr	r0, [r7, #20]
 8003aac:	f7ff ff8e 	bl	80039cc <NVIC_EncodePriority>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7ff ff5d 	bl	8003978 <__NVIC_SetPriority>
}
 8003abe:	bf00      	nop
 8003ac0:	3718      	adds	r7, #24
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	b082      	sub	sp, #8
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	4603      	mov	r3, r0
 8003ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7ff ff31 	bl	800393c <__NVIC_EnableIRQ>
}
 8003ada:	bf00      	nop
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b082      	sub	sp, #8
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f7ff ffa2 	bl	8003a34 <SysTick_Config>
 8003af0:	4603      	mov	r3, r0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3708      	adds	r7, #8
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
	...

08003afc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d106      	bne.n	8003b18 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003b0a:	4b09      	ldr	r3, [pc, #36]	; (8003b30 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a08      	ldr	r2, [pc, #32]	; (8003b30 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003b10:	f043 0304 	orr.w	r3, r3, #4
 8003b14:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003b16:	e005      	b.n	8003b24 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003b18:	4b05      	ldr	r3, [pc, #20]	; (8003b30 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a04      	ldr	r2, [pc, #16]	; (8003b30 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003b1e:	f023 0304 	bic.w	r3, r3, #4
 8003b22:	6013      	str	r3, [r2, #0]
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	e000e010 	.word	0xe000e010

08003b34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b086      	sub	sp, #24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b40:	f7ff fa96 	bl	8003070 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d101      	bne.n	8003b50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e099      	b.n	8003c84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2202      	movs	r2, #2
 8003b54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 0201 	bic.w	r2, r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b70:	e00f      	b.n	8003b92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b72:	f7ff fa7d 	bl	8003070 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	2b05      	cmp	r3, #5
 8003b7e:	d908      	bls.n	8003b92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2220      	movs	r2, #32
 8003b84:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2203      	movs	r2, #3
 8003b8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e078      	b.n	8003c84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1e8      	bne.n	8003b72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ba8:	697a      	ldr	r2, [r7, #20]
 8003baa:	4b38      	ldr	r3, [pc, #224]	; (8003c8c <HAL_DMA_Init+0x158>)
 8003bac:	4013      	ands	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	691b      	ldr	r3, [r3, #16]
 8003bc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	2b04      	cmp	r3, #4
 8003bea:	d107      	bne.n	8003bfc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	f023 0307 	bic.w	r3, r3, #7
 8003c12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	2b04      	cmp	r3, #4
 8003c24:	d117      	bne.n	8003c56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00e      	beq.n	8003c56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f000 f977 	bl	8003f2c <DMA_CheckFifoParam>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d008      	beq.n	8003c56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2240      	movs	r2, #64	; 0x40
 8003c48:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c52:	2301      	movs	r3, #1
 8003c54:	e016      	b.n	8003c84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 f92e 	bl	8003ec0 <DMA_CalcBaseAndBitshift>
 8003c64:	4603      	mov	r3, r0
 8003c66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c6c:	223f      	movs	r2, #63	; 0x3f
 8003c6e:	409a      	lsls	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c82:	2300      	movs	r3, #0
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3718      	adds	r7, #24
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	f010803f 	.word	0xf010803f

08003c90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b086      	sub	sp, #24
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
 8003c9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d101      	bne.n	8003cb6 <HAL_DMA_Start_IT+0x26>
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	e040      	b.n	8003d38 <HAL_DMA_Start_IT+0xa8>
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d12f      	bne.n	8003d2a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2202      	movs	r2, #2
 8003cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	68b9      	ldr	r1, [r7, #8]
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f000 f8c0 	bl	8003e64 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce8:	223f      	movs	r2, #63	; 0x3f
 8003cea:	409a      	lsls	r2, r3
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0216 	orr.w	r2, r2, #22
 8003cfe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d007      	beq.n	8003d18 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0208 	orr.w	r2, r2, #8
 8003d16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0201 	orr.w	r2, r2, #1
 8003d26:	601a      	str	r2, [r3, #0]
 8003d28:	e005      	b.n	8003d36 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d32:	2302      	movs	r3, #2
 8003d34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3718      	adds	r7, #24
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d4e:	f7ff f98f 	bl	8003070 <HAL_GetTick>
 8003d52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d008      	beq.n	8003d72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2280      	movs	r2, #128	; 0x80
 8003d64:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e052      	b.n	8003e18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0216 	bic.w	r2, r2, #22
 8003d80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	695a      	ldr	r2, [r3, #20]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d103      	bne.n	8003da2 <HAL_DMA_Abort+0x62>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d007      	beq.n	8003db2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0208 	bic.w	r2, r2, #8
 8003db0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0201 	bic.w	r2, r2, #1
 8003dc0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dc2:	e013      	b.n	8003dec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dc4:	f7ff f954 	bl	8003070 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b05      	cmp	r3, #5
 8003dd0:	d90c      	bls.n	8003dec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2220      	movs	r2, #32
 8003dd6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2203      	movs	r2, #3
 8003ddc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e015      	b.n	8003e18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1e4      	bne.n	8003dc4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfe:	223f      	movs	r2, #63	; 0x3f
 8003e00:	409a      	lsls	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3710      	adds	r7, #16
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d004      	beq.n	8003e3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2280      	movs	r2, #128	; 0x80
 8003e38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e00c      	b.n	8003e58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2205      	movs	r2, #5
 8003e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0201 	bic.w	r2, r2, #1
 8003e54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
 8003e70:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e80:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	2b40      	cmp	r3, #64	; 0x40
 8003e90:	d108      	bne.n	8003ea4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68ba      	ldr	r2, [r7, #8]
 8003ea0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ea2:	e007      	b.n	8003eb4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	60da      	str	r2, [r3, #12]
}
 8003eb4:	bf00      	nop
 8003eb6:	3714      	adds	r7, #20
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	3b10      	subs	r3, #16
 8003ed0:	4a14      	ldr	r2, [pc, #80]	; (8003f24 <DMA_CalcBaseAndBitshift+0x64>)
 8003ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed6:	091b      	lsrs	r3, r3, #4
 8003ed8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003eda:	4a13      	ldr	r2, [pc, #76]	; (8003f28 <DMA_CalcBaseAndBitshift+0x68>)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	4413      	add	r3, r2
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b03      	cmp	r3, #3
 8003eec:	d909      	bls.n	8003f02 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ef6:	f023 0303 	bic.w	r3, r3, #3
 8003efa:	1d1a      	adds	r2, r3, #4
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	659a      	str	r2, [r3, #88]	; 0x58
 8003f00:	e007      	b.n	8003f12 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003f0a:	f023 0303 	bic.w	r3, r3, #3
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3714      	adds	r7, #20
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	aaaaaaab 	.word	0xaaaaaaab
 8003f28:	0800f8e8 	.word	0x0800f8e8

08003f2c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f34:	2300      	movs	r3, #0
 8003f36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d11f      	bne.n	8003f86 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	2b03      	cmp	r3, #3
 8003f4a:	d856      	bhi.n	8003ffa <DMA_CheckFifoParam+0xce>
 8003f4c:	a201      	add	r2, pc, #4	; (adr r2, 8003f54 <DMA_CheckFifoParam+0x28>)
 8003f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f52:	bf00      	nop
 8003f54:	08003f65 	.word	0x08003f65
 8003f58:	08003f77 	.word	0x08003f77
 8003f5c:	08003f65 	.word	0x08003f65
 8003f60:	08003ffb 	.word	0x08003ffb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d046      	beq.n	8003ffe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f74:	e043      	b.n	8003ffe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f7e:	d140      	bne.n	8004002 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f84:	e03d      	b.n	8004002 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f8e:	d121      	bne.n	8003fd4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	2b03      	cmp	r3, #3
 8003f94:	d837      	bhi.n	8004006 <DMA_CheckFifoParam+0xda>
 8003f96:	a201      	add	r2, pc, #4	; (adr r2, 8003f9c <DMA_CheckFifoParam+0x70>)
 8003f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9c:	08003fad 	.word	0x08003fad
 8003fa0:	08003fb3 	.word	0x08003fb3
 8003fa4:	08003fad 	.word	0x08003fad
 8003fa8:	08003fc5 	.word	0x08003fc5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb0:	e030      	b.n	8004014 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d025      	beq.n	800400a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fc2:	e022      	b.n	800400a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003fcc:	d11f      	bne.n	800400e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003fd2:	e01c      	b.n	800400e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d903      	bls.n	8003fe2 <DMA_CheckFifoParam+0xb6>
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2b03      	cmp	r3, #3
 8003fde:	d003      	beq.n	8003fe8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003fe0:	e018      	b.n	8004014 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	73fb      	strb	r3, [r7, #15]
      break;
 8003fe6:	e015      	b.n	8004014 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00e      	beq.n	8004012 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ff8:	e00b      	b.n	8004012 <DMA_CheckFifoParam+0xe6>
      break;
 8003ffa:	bf00      	nop
 8003ffc:	e00a      	b.n	8004014 <DMA_CheckFifoParam+0xe8>
      break;
 8003ffe:	bf00      	nop
 8004000:	e008      	b.n	8004014 <DMA_CheckFifoParam+0xe8>
      break;
 8004002:	bf00      	nop
 8004004:	e006      	b.n	8004014 <DMA_CheckFifoParam+0xe8>
      break;
 8004006:	bf00      	nop
 8004008:	e004      	b.n	8004014 <DMA_CheckFifoParam+0xe8>
      break;
 800400a:	bf00      	nop
 800400c:	e002      	b.n	8004014 <DMA_CheckFifoParam+0xe8>
      break;   
 800400e:	bf00      	nop
 8004010:	e000      	b.n	8004014 <DMA_CheckFifoParam+0xe8>
      break;
 8004012:	bf00      	nop
    }
  } 
  
  return status; 
 8004014:	7bfb      	ldrb	r3, [r7, #15]
}
 8004016:	4618      	mov	r0, r3
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop

08004024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004024:	b480      	push	{r7}
 8004026:	b089      	sub	sp, #36	; 0x24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800402e:	2300      	movs	r3, #0
 8004030:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004032:	2300      	movs	r3, #0
 8004034:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004036:	2300      	movs	r3, #0
 8004038:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800403a:	2300      	movs	r3, #0
 800403c:	61fb      	str	r3, [r7, #28]
 800403e:	e16b      	b.n	8004318 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004040:	2201      	movs	r2, #1
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	fa02 f303 	lsl.w	r3, r2, r3
 8004048:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	4013      	ands	r3, r2
 8004052:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	429a      	cmp	r2, r3
 800405a:	f040 815a 	bne.w	8004312 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	2b01      	cmp	r3, #1
 8004068:	d005      	beq.n	8004076 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004072:	2b02      	cmp	r3, #2
 8004074:	d130      	bne.n	80040d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	005b      	lsls	r3, r3, #1
 8004080:	2203      	movs	r2, #3
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	43db      	mvns	r3, r3
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	4013      	ands	r3, r2
 800408c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	68da      	ldr	r2, [r3, #12]
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	69ba      	ldr	r2, [r7, #24]
 800409c:	4313      	orrs	r3, r2
 800409e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040ac:	2201      	movs	r2, #1
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	fa02 f303 	lsl.w	r3, r2, r3
 80040b4:	43db      	mvns	r3, r3
 80040b6:	69ba      	ldr	r2, [r7, #24]
 80040b8:	4013      	ands	r3, r2
 80040ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	091b      	lsrs	r3, r3, #4
 80040c2:	f003 0201 	and.w	r2, r3, #1
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f003 0303 	and.w	r3, r3, #3
 80040e0:	2b03      	cmp	r3, #3
 80040e2:	d017      	beq.n	8004114 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	2203      	movs	r2, #3
 80040f0:	fa02 f303 	lsl.w	r3, r2, r3
 80040f4:	43db      	mvns	r3, r3
 80040f6:	69ba      	ldr	r2, [r7, #24]
 80040f8:	4013      	ands	r3, r2
 80040fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	689a      	ldr	r2, [r3, #8]
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	005b      	lsls	r3, r3, #1
 8004104:	fa02 f303 	lsl.w	r3, r2, r3
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	4313      	orrs	r3, r2
 800410c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f003 0303 	and.w	r3, r3, #3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d123      	bne.n	8004168 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	08da      	lsrs	r2, r3, #3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	3208      	adds	r2, #8
 8004128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800412c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	f003 0307 	and.w	r3, r3, #7
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	220f      	movs	r2, #15
 8004138:	fa02 f303 	lsl.w	r3, r2, r3
 800413c:	43db      	mvns	r3, r3
 800413e:	69ba      	ldr	r2, [r7, #24]
 8004140:	4013      	ands	r3, r2
 8004142:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	691a      	ldr	r2, [r3, #16]
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	f003 0307 	and.w	r3, r3, #7
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	fa02 f303 	lsl.w	r3, r2, r3
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	4313      	orrs	r3, r2
 8004158:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	08da      	lsrs	r2, r3, #3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	3208      	adds	r2, #8
 8004162:	69b9      	ldr	r1, [r7, #24]
 8004164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	005b      	lsls	r3, r3, #1
 8004172:	2203      	movs	r2, #3
 8004174:	fa02 f303 	lsl.w	r3, r2, r3
 8004178:	43db      	mvns	r3, r3
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	4013      	ands	r3, r2
 800417e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f003 0203 	and.w	r2, r3, #3
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	fa02 f303 	lsl.w	r3, r2, r3
 8004190:	69ba      	ldr	r2, [r7, #24]
 8004192:	4313      	orrs	r3, r2
 8004194:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	69ba      	ldr	r2, [r7, #24]
 800419a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f000 80b4 	beq.w	8004312 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041aa:	2300      	movs	r3, #0
 80041ac:	60fb      	str	r3, [r7, #12]
 80041ae:	4b60      	ldr	r3, [pc, #384]	; (8004330 <HAL_GPIO_Init+0x30c>)
 80041b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b2:	4a5f      	ldr	r2, [pc, #380]	; (8004330 <HAL_GPIO_Init+0x30c>)
 80041b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041b8:	6453      	str	r3, [r2, #68]	; 0x44
 80041ba:	4b5d      	ldr	r3, [pc, #372]	; (8004330 <HAL_GPIO_Init+0x30c>)
 80041bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041c2:	60fb      	str	r3, [r7, #12]
 80041c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80041c6:	4a5b      	ldr	r2, [pc, #364]	; (8004334 <HAL_GPIO_Init+0x310>)
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	089b      	lsrs	r3, r3, #2
 80041cc:	3302      	adds	r3, #2
 80041ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	220f      	movs	r2, #15
 80041de:	fa02 f303 	lsl.w	r3, r2, r3
 80041e2:	43db      	mvns	r3, r3
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	4013      	ands	r3, r2
 80041e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a52      	ldr	r2, [pc, #328]	; (8004338 <HAL_GPIO_Init+0x314>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d02b      	beq.n	800424a <HAL_GPIO_Init+0x226>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a51      	ldr	r2, [pc, #324]	; (800433c <HAL_GPIO_Init+0x318>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d025      	beq.n	8004246 <HAL_GPIO_Init+0x222>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a50      	ldr	r2, [pc, #320]	; (8004340 <HAL_GPIO_Init+0x31c>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d01f      	beq.n	8004242 <HAL_GPIO_Init+0x21e>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a4f      	ldr	r2, [pc, #316]	; (8004344 <HAL_GPIO_Init+0x320>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d019      	beq.n	800423e <HAL_GPIO_Init+0x21a>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a4e      	ldr	r2, [pc, #312]	; (8004348 <HAL_GPIO_Init+0x324>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d013      	beq.n	800423a <HAL_GPIO_Init+0x216>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a4d      	ldr	r2, [pc, #308]	; (800434c <HAL_GPIO_Init+0x328>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d00d      	beq.n	8004236 <HAL_GPIO_Init+0x212>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a4c      	ldr	r2, [pc, #304]	; (8004350 <HAL_GPIO_Init+0x32c>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d007      	beq.n	8004232 <HAL_GPIO_Init+0x20e>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a4b      	ldr	r2, [pc, #300]	; (8004354 <HAL_GPIO_Init+0x330>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d101      	bne.n	800422e <HAL_GPIO_Init+0x20a>
 800422a:	2307      	movs	r3, #7
 800422c:	e00e      	b.n	800424c <HAL_GPIO_Init+0x228>
 800422e:	2308      	movs	r3, #8
 8004230:	e00c      	b.n	800424c <HAL_GPIO_Init+0x228>
 8004232:	2306      	movs	r3, #6
 8004234:	e00a      	b.n	800424c <HAL_GPIO_Init+0x228>
 8004236:	2305      	movs	r3, #5
 8004238:	e008      	b.n	800424c <HAL_GPIO_Init+0x228>
 800423a:	2304      	movs	r3, #4
 800423c:	e006      	b.n	800424c <HAL_GPIO_Init+0x228>
 800423e:	2303      	movs	r3, #3
 8004240:	e004      	b.n	800424c <HAL_GPIO_Init+0x228>
 8004242:	2302      	movs	r3, #2
 8004244:	e002      	b.n	800424c <HAL_GPIO_Init+0x228>
 8004246:	2301      	movs	r3, #1
 8004248:	e000      	b.n	800424c <HAL_GPIO_Init+0x228>
 800424a:	2300      	movs	r3, #0
 800424c:	69fa      	ldr	r2, [r7, #28]
 800424e:	f002 0203 	and.w	r2, r2, #3
 8004252:	0092      	lsls	r2, r2, #2
 8004254:	4093      	lsls	r3, r2
 8004256:	69ba      	ldr	r2, [r7, #24]
 8004258:	4313      	orrs	r3, r2
 800425a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800425c:	4935      	ldr	r1, [pc, #212]	; (8004334 <HAL_GPIO_Init+0x310>)
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	089b      	lsrs	r3, r3, #2
 8004262:	3302      	adds	r3, #2
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800426a:	4b3b      	ldr	r3, [pc, #236]	; (8004358 <HAL_GPIO_Init+0x334>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	43db      	mvns	r3, r3
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	4013      	ands	r3, r2
 8004278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	4313      	orrs	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800428e:	4a32      	ldr	r2, [pc, #200]	; (8004358 <HAL_GPIO_Init+0x334>)
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004294:	4b30      	ldr	r3, [pc, #192]	; (8004358 <HAL_GPIO_Init+0x334>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	43db      	mvns	r3, r3
 800429e:	69ba      	ldr	r2, [r7, #24]
 80042a0:	4013      	ands	r3, r2
 80042a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d003      	beq.n	80042b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042b8:	4a27      	ldr	r2, [pc, #156]	; (8004358 <HAL_GPIO_Init+0x334>)
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80042be:	4b26      	ldr	r3, [pc, #152]	; (8004358 <HAL_GPIO_Init+0x334>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	43db      	mvns	r3, r3
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	4013      	ands	r3, r2
 80042cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d003      	beq.n	80042e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80042da:	69ba      	ldr	r2, [r7, #24]
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	4313      	orrs	r3, r2
 80042e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042e2:	4a1d      	ldr	r2, [pc, #116]	; (8004358 <HAL_GPIO_Init+0x334>)
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042e8:	4b1b      	ldr	r3, [pc, #108]	; (8004358 <HAL_GPIO_Init+0x334>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	43db      	mvns	r3, r3
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	4013      	ands	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	4313      	orrs	r3, r2
 800430a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800430c:	4a12      	ldr	r2, [pc, #72]	; (8004358 <HAL_GPIO_Init+0x334>)
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	3301      	adds	r3, #1
 8004316:	61fb      	str	r3, [r7, #28]
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	2b0f      	cmp	r3, #15
 800431c:	f67f ae90 	bls.w	8004040 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004320:	bf00      	nop
 8004322:	bf00      	nop
 8004324:	3724      	adds	r7, #36	; 0x24
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	40023800 	.word	0x40023800
 8004334:	40013800 	.word	0x40013800
 8004338:	40020000 	.word	0x40020000
 800433c:	40020400 	.word	0x40020400
 8004340:	40020800 	.word	0x40020800
 8004344:	40020c00 	.word	0x40020c00
 8004348:	40021000 	.word	0x40021000
 800434c:	40021400 	.word	0x40021400
 8004350:	40021800 	.word	0x40021800
 8004354:	40021c00 	.word	0x40021c00
 8004358:	40013c00 	.word	0x40013c00

0800435c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	460b      	mov	r3, r1
 8004366:	807b      	strh	r3, [r7, #2]
 8004368:	4613      	mov	r3, r2
 800436a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800436c:	787b      	ldrb	r3, [r7, #1]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004372:	887a      	ldrh	r2, [r7, #2]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004378:	e003      	b.n	8004382 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800437a:	887b      	ldrh	r3, [r7, #2]
 800437c:	041a      	lsls	r2, r3, #16
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	619a      	str	r2, [r3, #24]
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800438e:	b480      	push	{r7}
 8004390:	b085      	sub	sp, #20
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
 8004396:	460b      	mov	r3, r1
 8004398:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80043a0:	887a      	ldrh	r2, [r7, #2]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4013      	ands	r3, r2
 80043a6:	041a      	lsls	r2, r3, #16
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	43d9      	mvns	r1, r3
 80043ac:	887b      	ldrh	r3, [r7, #2]
 80043ae:	400b      	ands	r3, r1
 80043b0:	431a      	orrs	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	619a      	str	r2, [r3, #24]
}
 80043b6:	bf00      	nop
 80043b8:	3714      	adds	r7, #20
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
	...

080043c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e267      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d075      	beq.n	80044ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043e2:	4b88      	ldr	r3, [pc, #544]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f003 030c 	and.w	r3, r3, #12
 80043ea:	2b04      	cmp	r3, #4
 80043ec:	d00c      	beq.n	8004408 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043ee:	4b85      	ldr	r3, [pc, #532]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043f6:	2b08      	cmp	r3, #8
 80043f8:	d112      	bne.n	8004420 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043fa:	4b82      	ldr	r3, [pc, #520]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004402:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004406:	d10b      	bne.n	8004420 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004408:	4b7e      	ldr	r3, [pc, #504]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d05b      	beq.n	80044cc <HAL_RCC_OscConfig+0x108>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d157      	bne.n	80044cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e242      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004428:	d106      	bne.n	8004438 <HAL_RCC_OscConfig+0x74>
 800442a:	4b76      	ldr	r3, [pc, #472]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a75      	ldr	r2, [pc, #468]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004434:	6013      	str	r3, [r2, #0]
 8004436:	e01d      	b.n	8004474 <HAL_RCC_OscConfig+0xb0>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004440:	d10c      	bne.n	800445c <HAL_RCC_OscConfig+0x98>
 8004442:	4b70      	ldr	r3, [pc, #448]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a6f      	ldr	r2, [pc, #444]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004448:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800444c:	6013      	str	r3, [r2, #0]
 800444e:	4b6d      	ldr	r3, [pc, #436]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a6c      	ldr	r2, [pc, #432]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	e00b      	b.n	8004474 <HAL_RCC_OscConfig+0xb0>
 800445c:	4b69      	ldr	r3, [pc, #420]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a68      	ldr	r2, [pc, #416]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004462:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004466:	6013      	str	r3, [r2, #0]
 8004468:	4b66      	ldr	r3, [pc, #408]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a65      	ldr	r2, [pc, #404]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 800446e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004472:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d013      	beq.n	80044a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447c:	f7fe fdf8 	bl	8003070 <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004484:	f7fe fdf4 	bl	8003070 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b64      	cmp	r3, #100	; 0x64
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e207      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004496:	4b5b      	ldr	r3, [pc, #364]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0f0      	beq.n	8004484 <HAL_RCC_OscConfig+0xc0>
 80044a2:	e014      	b.n	80044ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a4:	f7fe fde4 	bl	8003070 <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044ac:	f7fe fde0 	bl	8003070 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b64      	cmp	r3, #100	; 0x64
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e1f3      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044be:	4b51      	ldr	r3, [pc, #324]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1f0      	bne.n	80044ac <HAL_RCC_OscConfig+0xe8>
 80044ca:	e000      	b.n	80044ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d063      	beq.n	80045a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044da:	4b4a      	ldr	r3, [pc, #296]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 030c 	and.w	r3, r3, #12
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00b      	beq.n	80044fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044e6:	4b47      	ldr	r3, [pc, #284]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044ee:	2b08      	cmp	r3, #8
 80044f0:	d11c      	bne.n	800452c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044f2:	4b44      	ldr	r3, [pc, #272]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d116      	bne.n	800452c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044fe:	4b41      	ldr	r3, [pc, #260]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d005      	beq.n	8004516 <HAL_RCC_OscConfig+0x152>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d001      	beq.n	8004516 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e1c7      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004516:	4b3b      	ldr	r3, [pc, #236]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	00db      	lsls	r3, r3, #3
 8004524:	4937      	ldr	r1, [pc, #220]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004526:	4313      	orrs	r3, r2
 8004528:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800452a:	e03a      	b.n	80045a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d020      	beq.n	8004576 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004534:	4b34      	ldr	r3, [pc, #208]	; (8004608 <HAL_RCC_OscConfig+0x244>)
 8004536:	2201      	movs	r2, #1
 8004538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453a:	f7fe fd99 	bl	8003070 <HAL_GetTick>
 800453e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004540:	e008      	b.n	8004554 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004542:	f7fe fd95 	bl	8003070 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	2b02      	cmp	r3, #2
 800454e:	d901      	bls.n	8004554 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e1a8      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004554:	4b2b      	ldr	r3, [pc, #172]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d0f0      	beq.n	8004542 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004560:	4b28      	ldr	r3, [pc, #160]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	4925      	ldr	r1, [pc, #148]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004570:	4313      	orrs	r3, r2
 8004572:	600b      	str	r3, [r1, #0]
 8004574:	e015      	b.n	80045a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004576:	4b24      	ldr	r3, [pc, #144]	; (8004608 <HAL_RCC_OscConfig+0x244>)
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457c:	f7fe fd78 	bl	8003070 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004584:	f7fe fd74 	bl	8003070 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e187      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004596:	4b1b      	ldr	r3, [pc, #108]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1f0      	bne.n	8004584 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0308 	and.w	r3, r3, #8
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d036      	beq.n	800461c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d016      	beq.n	80045e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045b6:	4b15      	ldr	r3, [pc, #84]	; (800460c <HAL_RCC_OscConfig+0x248>)
 80045b8:	2201      	movs	r2, #1
 80045ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045bc:	f7fe fd58 	bl	8003070 <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c2:	e008      	b.n	80045d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045c4:	f7fe fd54 	bl	8003070 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e167      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d6:	4b0b      	ldr	r3, [pc, #44]	; (8004604 <HAL_RCC_OscConfig+0x240>)
 80045d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0f0      	beq.n	80045c4 <HAL_RCC_OscConfig+0x200>
 80045e2:	e01b      	b.n	800461c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045e4:	4b09      	ldr	r3, [pc, #36]	; (800460c <HAL_RCC_OscConfig+0x248>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045ea:	f7fe fd41 	bl	8003070 <HAL_GetTick>
 80045ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f0:	e00e      	b.n	8004610 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045f2:	f7fe fd3d 	bl	8003070 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d907      	bls.n	8004610 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e150      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
 8004604:	40023800 	.word	0x40023800
 8004608:	42470000 	.word	0x42470000
 800460c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004610:	4b88      	ldr	r3, [pc, #544]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 8004612:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1ea      	bne.n	80045f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 8097 	beq.w	8004758 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800462a:	2300      	movs	r3, #0
 800462c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800462e:	4b81      	ldr	r3, [pc, #516]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 8004630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10f      	bne.n	800465a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800463a:	2300      	movs	r3, #0
 800463c:	60bb      	str	r3, [r7, #8]
 800463e:	4b7d      	ldr	r3, [pc, #500]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	4a7c      	ldr	r2, [pc, #496]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 8004644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004648:	6413      	str	r3, [r2, #64]	; 0x40
 800464a:	4b7a      	ldr	r3, [pc, #488]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 800464c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004652:	60bb      	str	r3, [r7, #8]
 8004654:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004656:	2301      	movs	r3, #1
 8004658:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800465a:	4b77      	ldr	r3, [pc, #476]	; (8004838 <HAL_RCC_OscConfig+0x474>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004662:	2b00      	cmp	r3, #0
 8004664:	d118      	bne.n	8004698 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004666:	4b74      	ldr	r3, [pc, #464]	; (8004838 <HAL_RCC_OscConfig+0x474>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a73      	ldr	r2, [pc, #460]	; (8004838 <HAL_RCC_OscConfig+0x474>)
 800466c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004670:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004672:	f7fe fcfd 	bl	8003070 <HAL_GetTick>
 8004676:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004678:	e008      	b.n	800468c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467a:	f7fe fcf9 	bl	8003070 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b02      	cmp	r3, #2
 8004686:	d901      	bls.n	800468c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e10c      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800468c:	4b6a      	ldr	r3, [pc, #424]	; (8004838 <HAL_RCC_OscConfig+0x474>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004694:	2b00      	cmp	r3, #0
 8004696:	d0f0      	beq.n	800467a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d106      	bne.n	80046ae <HAL_RCC_OscConfig+0x2ea>
 80046a0:	4b64      	ldr	r3, [pc, #400]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a4:	4a63      	ldr	r2, [pc, #396]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046a6:	f043 0301 	orr.w	r3, r3, #1
 80046aa:	6713      	str	r3, [r2, #112]	; 0x70
 80046ac:	e01c      	b.n	80046e8 <HAL_RCC_OscConfig+0x324>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	2b05      	cmp	r3, #5
 80046b4:	d10c      	bne.n	80046d0 <HAL_RCC_OscConfig+0x30c>
 80046b6:	4b5f      	ldr	r3, [pc, #380]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ba:	4a5e      	ldr	r2, [pc, #376]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046bc:	f043 0304 	orr.w	r3, r3, #4
 80046c0:	6713      	str	r3, [r2, #112]	; 0x70
 80046c2:	4b5c      	ldr	r3, [pc, #368]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c6:	4a5b      	ldr	r2, [pc, #364]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046c8:	f043 0301 	orr.w	r3, r3, #1
 80046cc:	6713      	str	r3, [r2, #112]	; 0x70
 80046ce:	e00b      	b.n	80046e8 <HAL_RCC_OscConfig+0x324>
 80046d0:	4b58      	ldr	r3, [pc, #352]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d4:	4a57      	ldr	r2, [pc, #348]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046d6:	f023 0301 	bic.w	r3, r3, #1
 80046da:	6713      	str	r3, [r2, #112]	; 0x70
 80046dc:	4b55      	ldr	r3, [pc, #340]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e0:	4a54      	ldr	r2, [pc, #336]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80046e2:	f023 0304 	bic.w	r3, r3, #4
 80046e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d015      	beq.n	800471c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f0:	f7fe fcbe 	bl	8003070 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046f6:	e00a      	b.n	800470e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046f8:	f7fe fcba 	bl	8003070 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	f241 3288 	movw	r2, #5000	; 0x1388
 8004706:	4293      	cmp	r3, r2
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e0cb      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800470e:	4b49      	ldr	r3, [pc, #292]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 8004710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004712:	f003 0302 	and.w	r3, r3, #2
 8004716:	2b00      	cmp	r3, #0
 8004718:	d0ee      	beq.n	80046f8 <HAL_RCC_OscConfig+0x334>
 800471a:	e014      	b.n	8004746 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800471c:	f7fe fca8 	bl	8003070 <HAL_GetTick>
 8004720:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004722:	e00a      	b.n	800473a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004724:	f7fe fca4 	bl	8003070 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004732:	4293      	cmp	r3, r2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e0b5      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800473a:	4b3e      	ldr	r3, [pc, #248]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 800473c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1ee      	bne.n	8004724 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004746:	7dfb      	ldrb	r3, [r7, #23]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d105      	bne.n	8004758 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800474c:	4b39      	ldr	r3, [pc, #228]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 800474e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004750:	4a38      	ldr	r2, [pc, #224]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 8004752:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004756:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	699b      	ldr	r3, [r3, #24]
 800475c:	2b00      	cmp	r3, #0
 800475e:	f000 80a1 	beq.w	80048a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004762:	4b34      	ldr	r3, [pc, #208]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f003 030c 	and.w	r3, r3, #12
 800476a:	2b08      	cmp	r3, #8
 800476c:	d05c      	beq.n	8004828 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	2b02      	cmp	r3, #2
 8004774:	d141      	bne.n	80047fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004776:	4b31      	ldr	r3, [pc, #196]	; (800483c <HAL_RCC_OscConfig+0x478>)
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477c:	f7fe fc78 	bl	8003070 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004784:	f7fe fc74 	bl	8003070 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e087      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004796:	4b27      	ldr	r3, [pc, #156]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f0      	bne.n	8004784 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	69da      	ldr	r2, [r3, #28]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	431a      	orrs	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b0:	019b      	lsls	r3, r3, #6
 80047b2:	431a      	orrs	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b8:	085b      	lsrs	r3, r3, #1
 80047ba:	3b01      	subs	r3, #1
 80047bc:	041b      	lsls	r3, r3, #16
 80047be:	431a      	orrs	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c4:	061b      	lsls	r3, r3, #24
 80047c6:	491b      	ldr	r1, [pc, #108]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047cc:	4b1b      	ldr	r3, [pc, #108]	; (800483c <HAL_RCC_OscConfig+0x478>)
 80047ce:	2201      	movs	r2, #1
 80047d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d2:	f7fe fc4d 	bl	8003070 <HAL_GetTick>
 80047d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047d8:	e008      	b.n	80047ec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047da:	f7fe fc49 	bl	8003070 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d901      	bls.n	80047ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e05c      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047ec:	4b11      	ldr	r3, [pc, #68]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d0f0      	beq.n	80047da <HAL_RCC_OscConfig+0x416>
 80047f8:	e054      	b.n	80048a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047fa:	4b10      	ldr	r3, [pc, #64]	; (800483c <HAL_RCC_OscConfig+0x478>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004800:	f7fe fc36 	bl	8003070 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004808:	f7fe fc32 	bl	8003070 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e045      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481a:	4b06      	ldr	r3, [pc, #24]	; (8004834 <HAL_RCC_OscConfig+0x470>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1f0      	bne.n	8004808 <HAL_RCC_OscConfig+0x444>
 8004826:	e03d      	b.n	80048a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d107      	bne.n	8004840 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e038      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
 8004834:	40023800 	.word	0x40023800
 8004838:	40007000 	.word	0x40007000
 800483c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004840:	4b1b      	ldr	r3, [pc, #108]	; (80048b0 <HAL_RCC_OscConfig+0x4ec>)
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d028      	beq.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004858:	429a      	cmp	r2, r3
 800485a:	d121      	bne.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004866:	429a      	cmp	r2, r3
 8004868:	d11a      	bne.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004870:	4013      	ands	r3, r2
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004876:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004878:	4293      	cmp	r3, r2
 800487a:	d111      	bne.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004886:	085b      	lsrs	r3, r3, #1
 8004888:	3b01      	subs	r3, #1
 800488a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800488c:	429a      	cmp	r2, r3
 800488e:	d107      	bne.n	80048a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800489c:	429a      	cmp	r2, r3
 800489e:	d001      	beq.n	80048a4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e000      	b.n	80048a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3718      	adds	r7, #24
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	40023800 	.word	0x40023800

080048b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0cc      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048c8:	4b68      	ldr	r3, [pc, #416]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0307 	and.w	r3, r3, #7
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d90c      	bls.n	80048f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048d6:	4b65      	ldr	r3, [pc, #404]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80048d8:	683a      	ldr	r2, [r7, #0]
 80048da:	b2d2      	uxtb	r2, r2
 80048dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048de:	4b63      	ldr	r3, [pc, #396]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d001      	beq.n	80048f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e0b8      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d020      	beq.n	800493e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d005      	beq.n	8004914 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004908:	4b59      	ldr	r3, [pc, #356]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	4a58      	ldr	r2, [pc, #352]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004912:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0308 	and.w	r3, r3, #8
 800491c:	2b00      	cmp	r3, #0
 800491e:	d005      	beq.n	800492c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004920:	4b53      	ldr	r3, [pc, #332]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	4a52      	ldr	r2, [pc, #328]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004926:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800492a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800492c:	4b50      	ldr	r3, [pc, #320]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	494d      	ldr	r1, [pc, #308]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 800493a:	4313      	orrs	r3, r2
 800493c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d044      	beq.n	80049d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d107      	bne.n	8004962 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004952:	4b47      	ldr	r3, [pc, #284]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d119      	bne.n	8004992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e07f      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	2b02      	cmp	r3, #2
 8004968:	d003      	beq.n	8004972 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800496e:	2b03      	cmp	r3, #3
 8004970:	d107      	bne.n	8004982 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004972:	4b3f      	ldr	r3, [pc, #252]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d109      	bne.n	8004992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e06f      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004982:	4b3b      	ldr	r3, [pc, #236]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e067      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004992:	4b37      	ldr	r3, [pc, #220]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f023 0203 	bic.w	r2, r3, #3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	4934      	ldr	r1, [pc, #208]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049a4:	f7fe fb64 	bl	8003070 <HAL_GetTick>
 80049a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049aa:	e00a      	b.n	80049c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ac:	f7fe fb60 	bl	8003070 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e04f      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049c2:	4b2b      	ldr	r3, [pc, #172]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f003 020c 	and.w	r2, r3, #12
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d1eb      	bne.n	80049ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049d4:	4b25      	ldr	r3, [pc, #148]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d20c      	bcs.n	80049fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e2:	4b22      	ldr	r3, [pc, #136]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	b2d2      	uxtb	r2, r2
 80049e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ea:	4b20      	ldr	r3, [pc, #128]	; (8004a6c <HAL_RCC_ClockConfig+0x1b8>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d001      	beq.n	80049fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e032      	b.n	8004a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d008      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a08:	4b19      	ldr	r3, [pc, #100]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	4916      	ldr	r1, [pc, #88]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d009      	beq.n	8004a3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a26:	4b12      	ldr	r3, [pc, #72]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	490e      	ldr	r1, [pc, #56]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a3a:	f000 f821 	bl	8004a80 <HAL_RCC_GetSysClockFreq>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <HAL_RCC_ClockConfig+0x1bc>)
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	091b      	lsrs	r3, r3, #4
 8004a46:	f003 030f 	and.w	r3, r3, #15
 8004a4a:	490a      	ldr	r1, [pc, #40]	; (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 8004a4c:	5ccb      	ldrb	r3, [r1, r3]
 8004a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a52:	4a09      	ldr	r2, [pc, #36]	; (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004a54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a56:	4b09      	ldr	r3, [pc, #36]	; (8004a7c <HAL_RCC_ClockConfig+0x1c8>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fe fac4 	bl	8002fe8 <HAL_InitTick>

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	40023c00 	.word	0x40023c00
 8004a70:	40023800 	.word	0x40023800
 8004a74:	0800f8c0 	.word	0x0800f8c0
 8004a78:	20000000 	.word	0x20000000
 8004a7c:	2000000c 	.word	0x2000000c

08004a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a84:	b094      	sub	sp, #80	; 0x50
 8004a86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	647b      	str	r3, [r7, #68]	; 0x44
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a90:	2300      	movs	r3, #0
 8004a92:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a98:	4b79      	ldr	r3, [pc, #484]	; (8004c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f003 030c 	and.w	r3, r3, #12
 8004aa0:	2b08      	cmp	r3, #8
 8004aa2:	d00d      	beq.n	8004ac0 <HAL_RCC_GetSysClockFreq+0x40>
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	f200 80e1 	bhi.w	8004c6c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d002      	beq.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x34>
 8004aae:	2b04      	cmp	r3, #4
 8004ab0:	d003      	beq.n	8004aba <HAL_RCC_GetSysClockFreq+0x3a>
 8004ab2:	e0db      	b.n	8004c6c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ab4:	4b73      	ldr	r3, [pc, #460]	; (8004c84 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ab6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004ab8:	e0db      	b.n	8004c72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004aba:	4b73      	ldr	r3, [pc, #460]	; (8004c88 <HAL_RCC_GetSysClockFreq+0x208>)
 8004abc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004abe:	e0d8      	b.n	8004c72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ac0:	4b6f      	ldr	r3, [pc, #444]	; (8004c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ac8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004aca:	4b6d      	ldr	r3, [pc, #436]	; (8004c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d063      	beq.n	8004b9e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ad6:	4b6a      	ldr	r3, [pc, #424]	; (8004c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	099b      	lsrs	r3, r3, #6
 8004adc:	2200      	movs	r2, #0
 8004ade:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ae0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae8:	633b      	str	r3, [r7, #48]	; 0x30
 8004aea:	2300      	movs	r3, #0
 8004aec:	637b      	str	r3, [r7, #52]	; 0x34
 8004aee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004af2:	4622      	mov	r2, r4
 8004af4:	462b      	mov	r3, r5
 8004af6:	f04f 0000 	mov.w	r0, #0
 8004afa:	f04f 0100 	mov.w	r1, #0
 8004afe:	0159      	lsls	r1, r3, #5
 8004b00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b04:	0150      	lsls	r0, r2, #5
 8004b06:	4602      	mov	r2, r0
 8004b08:	460b      	mov	r3, r1
 8004b0a:	4621      	mov	r1, r4
 8004b0c:	1a51      	subs	r1, r2, r1
 8004b0e:	6139      	str	r1, [r7, #16]
 8004b10:	4629      	mov	r1, r5
 8004b12:	eb63 0301 	sbc.w	r3, r3, r1
 8004b16:	617b      	str	r3, [r7, #20]
 8004b18:	f04f 0200 	mov.w	r2, #0
 8004b1c:	f04f 0300 	mov.w	r3, #0
 8004b20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b24:	4659      	mov	r1, fp
 8004b26:	018b      	lsls	r3, r1, #6
 8004b28:	4651      	mov	r1, sl
 8004b2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b2e:	4651      	mov	r1, sl
 8004b30:	018a      	lsls	r2, r1, #6
 8004b32:	4651      	mov	r1, sl
 8004b34:	ebb2 0801 	subs.w	r8, r2, r1
 8004b38:	4659      	mov	r1, fp
 8004b3a:	eb63 0901 	sbc.w	r9, r3, r1
 8004b3e:	f04f 0200 	mov.w	r2, #0
 8004b42:	f04f 0300 	mov.w	r3, #0
 8004b46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b52:	4690      	mov	r8, r2
 8004b54:	4699      	mov	r9, r3
 8004b56:	4623      	mov	r3, r4
 8004b58:	eb18 0303 	adds.w	r3, r8, r3
 8004b5c:	60bb      	str	r3, [r7, #8]
 8004b5e:	462b      	mov	r3, r5
 8004b60:	eb49 0303 	adc.w	r3, r9, r3
 8004b64:	60fb      	str	r3, [r7, #12]
 8004b66:	f04f 0200 	mov.w	r2, #0
 8004b6a:	f04f 0300 	mov.w	r3, #0
 8004b6e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b72:	4629      	mov	r1, r5
 8004b74:	024b      	lsls	r3, r1, #9
 8004b76:	4621      	mov	r1, r4
 8004b78:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b7c:	4621      	mov	r1, r4
 8004b7e:	024a      	lsls	r2, r1, #9
 8004b80:	4610      	mov	r0, r2
 8004b82:	4619      	mov	r1, r3
 8004b84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b86:	2200      	movs	r2, #0
 8004b88:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b8a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b90:	f7fc f87a 	bl	8000c88 <__aeabi_uldivmod>
 8004b94:	4602      	mov	r2, r0
 8004b96:	460b      	mov	r3, r1
 8004b98:	4613      	mov	r3, r2
 8004b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b9c:	e058      	b.n	8004c50 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b9e:	4b38      	ldr	r3, [pc, #224]	; (8004c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	099b      	lsrs	r3, r3, #6
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	4611      	mov	r1, r2
 8004baa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bae:	623b      	str	r3, [r7, #32]
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	627b      	str	r3, [r7, #36]	; 0x24
 8004bb4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004bb8:	4642      	mov	r2, r8
 8004bba:	464b      	mov	r3, r9
 8004bbc:	f04f 0000 	mov.w	r0, #0
 8004bc0:	f04f 0100 	mov.w	r1, #0
 8004bc4:	0159      	lsls	r1, r3, #5
 8004bc6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bca:	0150      	lsls	r0, r2, #5
 8004bcc:	4602      	mov	r2, r0
 8004bce:	460b      	mov	r3, r1
 8004bd0:	4641      	mov	r1, r8
 8004bd2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004bd6:	4649      	mov	r1, r9
 8004bd8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004bdc:	f04f 0200 	mov.w	r2, #0
 8004be0:	f04f 0300 	mov.w	r3, #0
 8004be4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004be8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004bec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004bf0:	ebb2 040a 	subs.w	r4, r2, sl
 8004bf4:	eb63 050b 	sbc.w	r5, r3, fp
 8004bf8:	f04f 0200 	mov.w	r2, #0
 8004bfc:	f04f 0300 	mov.w	r3, #0
 8004c00:	00eb      	lsls	r3, r5, #3
 8004c02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c06:	00e2      	lsls	r2, r4, #3
 8004c08:	4614      	mov	r4, r2
 8004c0a:	461d      	mov	r5, r3
 8004c0c:	4643      	mov	r3, r8
 8004c0e:	18e3      	adds	r3, r4, r3
 8004c10:	603b      	str	r3, [r7, #0]
 8004c12:	464b      	mov	r3, r9
 8004c14:	eb45 0303 	adc.w	r3, r5, r3
 8004c18:	607b      	str	r3, [r7, #4]
 8004c1a:	f04f 0200 	mov.w	r2, #0
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c26:	4629      	mov	r1, r5
 8004c28:	028b      	lsls	r3, r1, #10
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c30:	4621      	mov	r1, r4
 8004c32:	028a      	lsls	r2, r1, #10
 8004c34:	4610      	mov	r0, r2
 8004c36:	4619      	mov	r1, r3
 8004c38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	61bb      	str	r3, [r7, #24]
 8004c3e:	61fa      	str	r2, [r7, #28]
 8004c40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c44:	f7fc f820 	bl	8000c88 <__aeabi_uldivmod>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c50:	4b0b      	ldr	r3, [pc, #44]	; (8004c80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	0c1b      	lsrs	r3, r3, #16
 8004c56:	f003 0303 	and.w	r3, r3, #3
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004c60:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c68:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c6a:	e002      	b.n	8004c72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c6c:	4b05      	ldr	r3, [pc, #20]	; (8004c84 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c6e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3750      	adds	r7, #80	; 0x50
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c7e:	bf00      	nop
 8004c80:	40023800 	.word	0x40023800
 8004c84:	00f42400 	.word	0x00f42400
 8004c88:	007a1200 	.word	0x007a1200

08004c8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c90:	4b03      	ldr	r3, [pc, #12]	; (8004ca0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c92:	681b      	ldr	r3, [r3, #0]
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	20000000 	.word	0x20000000

08004ca4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004ca8:	f7ff fff0 	bl	8004c8c <HAL_RCC_GetHCLKFreq>
 8004cac:	4602      	mov	r2, r0
 8004cae:	4b05      	ldr	r3, [pc, #20]	; (8004cc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	0a9b      	lsrs	r3, r3, #10
 8004cb4:	f003 0307 	and.w	r3, r3, #7
 8004cb8:	4903      	ldr	r1, [pc, #12]	; (8004cc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cba:	5ccb      	ldrb	r3, [r1, r3]
 8004cbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	40023800 	.word	0x40023800
 8004cc8:	0800f8d0 	.word	0x0800f8d0

08004ccc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004cd0:	f7ff ffdc 	bl	8004c8c <HAL_RCC_GetHCLKFreq>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	4b05      	ldr	r3, [pc, #20]	; (8004cec <HAL_RCC_GetPCLK2Freq+0x20>)
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	0b5b      	lsrs	r3, r3, #13
 8004cdc:	f003 0307 	and.w	r3, r3, #7
 8004ce0:	4903      	ldr	r1, [pc, #12]	; (8004cf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ce2:	5ccb      	ldrb	r3, [r1, r3]
 8004ce4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40023800 	.word	0x40023800
 8004cf0:	0800f8d0 	.word	0x0800f8d0

08004cf4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e041      	b.n	8004d8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d106      	bne.n	8004d20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7fd fe70 	bl	8002a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	3304      	adds	r3, #4
 8004d30:	4619      	mov	r1, r3
 8004d32:	4610      	mov	r0, r2
 8004d34:	f000 fe50 	bl	80059d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3708      	adds	r7, #8
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
	...

08004d94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b085      	sub	sp, #20
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d001      	beq.n	8004dac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e046      	b.n	8004e3a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a23      	ldr	r2, [pc, #140]	; (8004e48 <HAL_TIM_Base_Start+0xb4>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d022      	beq.n	8004e04 <HAL_TIM_Base_Start+0x70>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dc6:	d01d      	beq.n	8004e04 <HAL_TIM_Base_Start+0x70>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a1f      	ldr	r2, [pc, #124]	; (8004e4c <HAL_TIM_Base_Start+0xb8>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d018      	beq.n	8004e04 <HAL_TIM_Base_Start+0x70>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a1e      	ldr	r2, [pc, #120]	; (8004e50 <HAL_TIM_Base_Start+0xbc>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d013      	beq.n	8004e04 <HAL_TIM_Base_Start+0x70>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a1c      	ldr	r2, [pc, #112]	; (8004e54 <HAL_TIM_Base_Start+0xc0>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d00e      	beq.n	8004e04 <HAL_TIM_Base_Start+0x70>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a1b      	ldr	r2, [pc, #108]	; (8004e58 <HAL_TIM_Base_Start+0xc4>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d009      	beq.n	8004e04 <HAL_TIM_Base_Start+0x70>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a19      	ldr	r2, [pc, #100]	; (8004e5c <HAL_TIM_Base_Start+0xc8>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d004      	beq.n	8004e04 <HAL_TIM_Base_Start+0x70>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a18      	ldr	r2, [pc, #96]	; (8004e60 <HAL_TIM_Base_Start+0xcc>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d111      	bne.n	8004e28 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b06      	cmp	r3, #6
 8004e14:	d010      	beq.n	8004e38 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f042 0201 	orr.w	r2, r2, #1
 8004e24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e26:	e007      	b.n	8004e38 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0201 	orr.w	r2, r2, #1
 8004e36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	40010000 	.word	0x40010000
 8004e4c:	40000400 	.word	0x40000400
 8004e50:	40000800 	.word	0x40000800
 8004e54:	40000c00 	.word	0x40000c00
 8004e58:	40010400 	.word	0x40010400
 8004e5c:	40014000 	.word	0x40014000
 8004e60:	40001800 	.word	0x40001800

08004e64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d001      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e04e      	b.n	8004f1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2202      	movs	r2, #2
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68da      	ldr	r2, [r3, #12]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0201 	orr.w	r2, r2, #1
 8004e92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a23      	ldr	r2, [pc, #140]	; (8004f28 <HAL_TIM_Base_Start_IT+0xc4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d022      	beq.n	8004ee4 <HAL_TIM_Base_Start_IT+0x80>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ea6:	d01d      	beq.n	8004ee4 <HAL_TIM_Base_Start_IT+0x80>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a1f      	ldr	r2, [pc, #124]	; (8004f2c <HAL_TIM_Base_Start_IT+0xc8>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d018      	beq.n	8004ee4 <HAL_TIM_Base_Start_IT+0x80>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a1e      	ldr	r2, [pc, #120]	; (8004f30 <HAL_TIM_Base_Start_IT+0xcc>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d013      	beq.n	8004ee4 <HAL_TIM_Base_Start_IT+0x80>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a1c      	ldr	r2, [pc, #112]	; (8004f34 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d00e      	beq.n	8004ee4 <HAL_TIM_Base_Start_IT+0x80>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a1b      	ldr	r2, [pc, #108]	; (8004f38 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d009      	beq.n	8004ee4 <HAL_TIM_Base_Start_IT+0x80>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a19      	ldr	r2, [pc, #100]	; (8004f3c <HAL_TIM_Base_Start_IT+0xd8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d004      	beq.n	8004ee4 <HAL_TIM_Base_Start_IT+0x80>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a18      	ldr	r2, [pc, #96]	; (8004f40 <HAL_TIM_Base_Start_IT+0xdc>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d111      	bne.n	8004f08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2b06      	cmp	r3, #6
 8004ef4:	d010      	beq.n	8004f18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f042 0201 	orr.w	r2, r2, #1
 8004f04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f06:	e007      	b.n	8004f18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f042 0201 	orr.w	r2, r2, #1
 8004f16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3714      	adds	r7, #20
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	40010000 	.word	0x40010000
 8004f2c:	40000400 	.word	0x40000400
 8004f30:	40000800 	.word	0x40000800
 8004f34:	40000c00 	.word	0x40000c00
 8004f38:	40010400 	.word	0x40010400
 8004f3c:	40014000 	.word	0x40014000
 8004f40:	40001800 	.word	0x40001800

08004f44 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d101      	bne.n	8004f56 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e041      	b.n	8004fda <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d106      	bne.n	8004f70 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f7fd ff5a 	bl	8002e24 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2202      	movs	r2, #2
 8004f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	3304      	adds	r3, #4
 8004f80:	4619      	mov	r1, r3
 8004f82:	4610      	mov	r0, r2
 8004f84:	f000 fd28 	bl	80059d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3708      	adds	r7, #8
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
	...

08004fe4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d109      	bne.n	800500c <HAL_TIM_OC_Start_IT+0x28>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	2b01      	cmp	r3, #1
 8005002:	bf14      	ite	ne
 8005004:	2301      	movne	r3, #1
 8005006:	2300      	moveq	r3, #0
 8005008:	b2db      	uxtb	r3, r3
 800500a:	e022      	b.n	8005052 <HAL_TIM_OC_Start_IT+0x6e>
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	2b04      	cmp	r3, #4
 8005010:	d109      	bne.n	8005026 <HAL_TIM_OC_Start_IT+0x42>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b01      	cmp	r3, #1
 800501c:	bf14      	ite	ne
 800501e:	2301      	movne	r3, #1
 8005020:	2300      	moveq	r3, #0
 8005022:	b2db      	uxtb	r3, r3
 8005024:	e015      	b.n	8005052 <HAL_TIM_OC_Start_IT+0x6e>
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	2b08      	cmp	r3, #8
 800502a:	d109      	bne.n	8005040 <HAL_TIM_OC_Start_IT+0x5c>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b01      	cmp	r3, #1
 8005036:	bf14      	ite	ne
 8005038:	2301      	movne	r3, #1
 800503a:	2300      	moveq	r3, #0
 800503c:	b2db      	uxtb	r3, r3
 800503e:	e008      	b.n	8005052 <HAL_TIM_OC_Start_IT+0x6e>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b01      	cmp	r3, #1
 800504a:	bf14      	ite	ne
 800504c:	2301      	movne	r3, #1
 800504e:	2300      	moveq	r3, #0
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d001      	beq.n	800505a <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e0c7      	b.n	80051ea <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d104      	bne.n	800506a <HAL_TIM_OC_Start_IT+0x86>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005068:	e013      	b.n	8005092 <HAL_TIM_OC_Start_IT+0xae>
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	2b04      	cmp	r3, #4
 800506e:	d104      	bne.n	800507a <HAL_TIM_OC_Start_IT+0x96>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005078:	e00b      	b.n	8005092 <HAL_TIM_OC_Start_IT+0xae>
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	2b08      	cmp	r3, #8
 800507e:	d104      	bne.n	800508a <HAL_TIM_OC_Start_IT+0xa6>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2202      	movs	r2, #2
 8005084:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005088:	e003      	b.n	8005092 <HAL_TIM_OC_Start_IT+0xae>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2202      	movs	r2, #2
 800508e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b0c      	cmp	r3, #12
 8005096:	d841      	bhi.n	800511c <HAL_TIM_OC_Start_IT+0x138>
 8005098:	a201      	add	r2, pc, #4	; (adr r2, 80050a0 <HAL_TIM_OC_Start_IT+0xbc>)
 800509a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509e:	bf00      	nop
 80050a0:	080050d5 	.word	0x080050d5
 80050a4:	0800511d 	.word	0x0800511d
 80050a8:	0800511d 	.word	0x0800511d
 80050ac:	0800511d 	.word	0x0800511d
 80050b0:	080050e7 	.word	0x080050e7
 80050b4:	0800511d 	.word	0x0800511d
 80050b8:	0800511d 	.word	0x0800511d
 80050bc:	0800511d 	.word	0x0800511d
 80050c0:	080050f9 	.word	0x080050f9
 80050c4:	0800511d 	.word	0x0800511d
 80050c8:	0800511d 	.word	0x0800511d
 80050cc:	0800511d 	.word	0x0800511d
 80050d0:	0800510b 	.word	0x0800510b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68da      	ldr	r2, [r3, #12]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f042 0202 	orr.w	r2, r2, #2
 80050e2:	60da      	str	r2, [r3, #12]
      break;
 80050e4:	e01d      	b.n	8005122 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68da      	ldr	r2, [r3, #12]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f042 0204 	orr.w	r2, r2, #4
 80050f4:	60da      	str	r2, [r3, #12]
      break;
 80050f6:	e014      	b.n	8005122 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f042 0208 	orr.w	r2, r2, #8
 8005106:	60da      	str	r2, [r3, #12]
      break;
 8005108:	e00b      	b.n	8005122 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68da      	ldr	r2, [r3, #12]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f042 0210 	orr.w	r2, r2, #16
 8005118:	60da      	str	r2, [r3, #12]
      break;
 800511a:	e002      	b.n	8005122 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	73fb      	strb	r3, [r7, #15]
      break;
 8005120:	bf00      	nop
  }

  if (status == HAL_OK)
 8005122:	7bfb      	ldrb	r3, [r7, #15]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d15f      	bne.n	80051e8 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2201      	movs	r2, #1
 800512e:	6839      	ldr	r1, [r7, #0]
 8005130:	4618      	mov	r0, r3
 8005132:	f000 fea1 	bl	8005e78 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a2e      	ldr	r2, [pc, #184]	; (80051f4 <HAL_TIM_OC_Start_IT+0x210>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d004      	beq.n	800514a <HAL_TIM_OC_Start_IT+0x166>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a2c      	ldr	r2, [pc, #176]	; (80051f8 <HAL_TIM_OC_Start_IT+0x214>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d101      	bne.n	800514e <HAL_TIM_OC_Start_IT+0x16a>
 800514a:	2301      	movs	r3, #1
 800514c:	e000      	b.n	8005150 <HAL_TIM_OC_Start_IT+0x16c>
 800514e:	2300      	movs	r3, #0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d007      	beq.n	8005164 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005162:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a22      	ldr	r2, [pc, #136]	; (80051f4 <HAL_TIM_OC_Start_IT+0x210>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d022      	beq.n	80051b4 <HAL_TIM_OC_Start_IT+0x1d0>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005176:	d01d      	beq.n	80051b4 <HAL_TIM_OC_Start_IT+0x1d0>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a1f      	ldr	r2, [pc, #124]	; (80051fc <HAL_TIM_OC_Start_IT+0x218>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d018      	beq.n	80051b4 <HAL_TIM_OC_Start_IT+0x1d0>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a1e      	ldr	r2, [pc, #120]	; (8005200 <HAL_TIM_OC_Start_IT+0x21c>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d013      	beq.n	80051b4 <HAL_TIM_OC_Start_IT+0x1d0>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a1c      	ldr	r2, [pc, #112]	; (8005204 <HAL_TIM_OC_Start_IT+0x220>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d00e      	beq.n	80051b4 <HAL_TIM_OC_Start_IT+0x1d0>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a17      	ldr	r2, [pc, #92]	; (80051f8 <HAL_TIM_OC_Start_IT+0x214>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d009      	beq.n	80051b4 <HAL_TIM_OC_Start_IT+0x1d0>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a18      	ldr	r2, [pc, #96]	; (8005208 <HAL_TIM_OC_Start_IT+0x224>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d004      	beq.n	80051b4 <HAL_TIM_OC_Start_IT+0x1d0>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a17      	ldr	r2, [pc, #92]	; (800520c <HAL_TIM_OC_Start_IT+0x228>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d111      	bne.n	80051d8 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b06      	cmp	r3, #6
 80051c4:	d010      	beq.n	80051e8 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f042 0201 	orr.w	r2, r2, #1
 80051d4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d6:	e007      	b.n	80051e8 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0201 	orr.w	r2, r2, #1
 80051e6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80051e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	40010000 	.word	0x40010000
 80051f8:	40010400 	.word	0x40010400
 80051fc:	40000400 	.word	0x40000400
 8005200:	40000800 	.word	0x40000800
 8005204:	40000c00 	.word	0x40000c00
 8005208:	40014000 	.word	0x40014000
 800520c:	40001800 	.word	0x40001800

08005210 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800521a:	2300      	movs	r3, #0
 800521c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b0c      	cmp	r3, #12
 8005222:	d841      	bhi.n	80052a8 <HAL_TIM_OC_Stop_IT+0x98>
 8005224:	a201      	add	r2, pc, #4	; (adr r2, 800522c <HAL_TIM_OC_Stop_IT+0x1c>)
 8005226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522a:	bf00      	nop
 800522c:	08005261 	.word	0x08005261
 8005230:	080052a9 	.word	0x080052a9
 8005234:	080052a9 	.word	0x080052a9
 8005238:	080052a9 	.word	0x080052a9
 800523c:	08005273 	.word	0x08005273
 8005240:	080052a9 	.word	0x080052a9
 8005244:	080052a9 	.word	0x080052a9
 8005248:	080052a9 	.word	0x080052a9
 800524c:	08005285 	.word	0x08005285
 8005250:	080052a9 	.word	0x080052a9
 8005254:	080052a9 	.word	0x080052a9
 8005258:	080052a9 	.word	0x080052a9
 800525c:	08005297 	.word	0x08005297
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68da      	ldr	r2, [r3, #12]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 0202 	bic.w	r2, r2, #2
 800526e:	60da      	str	r2, [r3, #12]
      break;
 8005270:	e01d      	b.n	80052ae <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68da      	ldr	r2, [r3, #12]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 0204 	bic.w	r2, r2, #4
 8005280:	60da      	str	r2, [r3, #12]
      break;
 8005282:	e014      	b.n	80052ae <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68da      	ldr	r2, [r3, #12]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0208 	bic.w	r2, r2, #8
 8005292:	60da      	str	r2, [r3, #12]
      break;
 8005294:	e00b      	b.n	80052ae <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68da      	ldr	r2, [r3, #12]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 0210 	bic.w	r2, r2, #16
 80052a4:	60da      	str	r2, [r3, #12]
      break;
 80052a6:	e002      	b.n	80052ae <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	73fb      	strb	r3, [r7, #15]
      break;
 80052ac:	bf00      	nop
  }

  if (status == HAL_OK)
 80052ae:	7bfb      	ldrb	r3, [r7, #15]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d161      	bne.n	8005378 <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2200      	movs	r2, #0
 80052ba:	6839      	ldr	r1, [r7, #0]
 80052bc:	4618      	mov	r0, r3
 80052be:	f000 fddb 	bl	8005e78 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a2f      	ldr	r2, [pc, #188]	; (8005384 <HAL_TIM_OC_Stop_IT+0x174>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d004      	beq.n	80052d6 <HAL_TIM_OC_Stop_IT+0xc6>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a2d      	ldr	r2, [pc, #180]	; (8005388 <HAL_TIM_OC_Stop_IT+0x178>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d101      	bne.n	80052da <HAL_TIM_OC_Stop_IT+0xca>
 80052d6:	2301      	movs	r3, #1
 80052d8:	e000      	b.n	80052dc <HAL_TIM_OC_Stop_IT+0xcc>
 80052da:	2300      	movs	r3, #0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d017      	beq.n	8005310 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6a1a      	ldr	r2, [r3, #32]
 80052e6:	f241 1311 	movw	r3, #4369	; 0x1111
 80052ea:	4013      	ands	r3, r2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d10f      	bne.n	8005310 <HAL_TIM_OC_Stop_IT+0x100>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	6a1a      	ldr	r2, [r3, #32]
 80052f6:	f240 4344 	movw	r3, #1092	; 0x444
 80052fa:	4013      	ands	r3, r2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d107      	bne.n	8005310 <HAL_TIM_OC_Stop_IT+0x100>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800530e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6a1a      	ldr	r2, [r3, #32]
 8005316:	f241 1311 	movw	r3, #4369	; 0x1111
 800531a:	4013      	ands	r3, r2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10f      	bne.n	8005340 <HAL_TIM_OC_Stop_IT+0x130>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6a1a      	ldr	r2, [r3, #32]
 8005326:	f240 4344 	movw	r3, #1092	; 0x444
 800532a:	4013      	ands	r3, r2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d107      	bne.n	8005340 <HAL_TIM_OC_Stop_IT+0x130>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0201 	bic.w	r2, r2, #1
 800533e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d104      	bne.n	8005350 <HAL_TIM_OC_Stop_IT+0x140>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800534e:	e013      	b.n	8005378 <HAL_TIM_OC_Stop_IT+0x168>
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	2b04      	cmp	r3, #4
 8005354:	d104      	bne.n	8005360 <HAL_TIM_OC_Stop_IT+0x150>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800535e:	e00b      	b.n	8005378 <HAL_TIM_OC_Stop_IT+0x168>
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2b08      	cmp	r3, #8
 8005364:	d104      	bne.n	8005370 <HAL_TIM_OC_Stop_IT+0x160>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800536e:	e003      	b.n	8005378 <HAL_TIM_OC_Stop_IT+0x168>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8005378:	7bfb      	ldrb	r3, [r7, #15]
}
 800537a:	4618      	mov	r0, r3
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	40010000 	.word	0x40010000
 8005388:	40010400 	.word	0x40010400

0800538c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2200      	movs	r2, #0
 800539c:	6839      	ldr	r1, [r7, #0]
 800539e:	4618      	mov	r0, r3
 80053a0:	f000 fd6a 	bl	8005e78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a2e      	ldr	r2, [pc, #184]	; (8005464 <HAL_TIM_PWM_Stop+0xd8>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d004      	beq.n	80053b8 <HAL_TIM_PWM_Stop+0x2c>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a2d      	ldr	r2, [pc, #180]	; (8005468 <HAL_TIM_PWM_Stop+0xdc>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d101      	bne.n	80053bc <HAL_TIM_PWM_Stop+0x30>
 80053b8:	2301      	movs	r3, #1
 80053ba:	e000      	b.n	80053be <HAL_TIM_PWM_Stop+0x32>
 80053bc:	2300      	movs	r3, #0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d017      	beq.n	80053f2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6a1a      	ldr	r2, [r3, #32]
 80053c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80053cc:	4013      	ands	r3, r2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10f      	bne.n	80053f2 <HAL_TIM_PWM_Stop+0x66>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6a1a      	ldr	r2, [r3, #32]
 80053d8:	f240 4344 	movw	r3, #1092	; 0x444
 80053dc:	4013      	ands	r3, r2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d107      	bne.n	80053f2 <HAL_TIM_PWM_Stop+0x66>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6a1a      	ldr	r2, [r3, #32]
 80053f8:	f241 1311 	movw	r3, #4369	; 0x1111
 80053fc:	4013      	ands	r3, r2
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10f      	bne.n	8005422 <HAL_TIM_PWM_Stop+0x96>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6a1a      	ldr	r2, [r3, #32]
 8005408:	f240 4344 	movw	r3, #1092	; 0x444
 800540c:	4013      	ands	r3, r2
 800540e:	2b00      	cmp	r3, #0
 8005410:	d107      	bne.n	8005422 <HAL_TIM_PWM_Stop+0x96>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f022 0201 	bic.w	r2, r2, #1
 8005420:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d104      	bne.n	8005432 <HAL_TIM_PWM_Stop+0xa6>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005430:	e013      	b.n	800545a <HAL_TIM_PWM_Stop+0xce>
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2b04      	cmp	r3, #4
 8005436:	d104      	bne.n	8005442 <HAL_TIM_PWM_Stop+0xb6>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005440:	e00b      	b.n	800545a <HAL_TIM_PWM_Stop+0xce>
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	2b08      	cmp	r3, #8
 8005446:	d104      	bne.n	8005452 <HAL_TIM_PWM_Stop+0xc6>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005450:	e003      	b.n	800545a <HAL_TIM_PWM_Stop+0xce>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3708      	adds	r7, #8
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	40010000 	.word	0x40010000
 8005468:	40010400 	.word	0x40010400

0800546c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b086      	sub	sp, #24
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e097      	b.n	80055b0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2b00      	cmp	r3, #0
 800548a:	d106      	bne.n	800549a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f7fd fb3b 	bl	8002b10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2202      	movs	r2, #2
 800549e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6812      	ldr	r2, [r2, #0]
 80054ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054b0:	f023 0307 	bic.w	r3, r3, #7
 80054b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	3304      	adds	r3, #4
 80054be:	4619      	mov	r1, r3
 80054c0:	4610      	mov	r0, r2
 80054c2:	f000 fa89 	bl	80059d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054ee:	f023 0303 	bic.w	r3, r3, #3
 80054f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	689a      	ldr	r2, [r3, #8]
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	021b      	lsls	r3, r3, #8
 80054fe:	4313      	orrs	r3, r2
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	4313      	orrs	r3, r2
 8005504:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800550c:	f023 030c 	bic.w	r3, r3, #12
 8005510:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005518:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800551c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	68da      	ldr	r2, [r3, #12]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	69db      	ldr	r3, [r3, #28]
 8005526:	021b      	lsls	r3, r3, #8
 8005528:	4313      	orrs	r3, r2
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	4313      	orrs	r3, r2
 800552e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	691b      	ldr	r3, [r3, #16]
 8005534:	011a      	lsls	r2, r3, #4
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	031b      	lsls	r3, r3, #12
 800553c:	4313      	orrs	r3, r2
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	4313      	orrs	r3, r2
 8005542:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800554a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005552:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	011b      	lsls	r3, r3, #4
 800555e:	4313      	orrs	r3, r2
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2201      	movs	r2, #1
 8005582:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2201      	movs	r2, #1
 8005592:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2201      	movs	r2, #1
 800559a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3718      	adds	r7, #24
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80055d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80055e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d110      	bne.n	800560a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80055e8:	7bfb      	ldrb	r3, [r7, #15]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d102      	bne.n	80055f4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80055ee:	7b7b      	ldrb	r3, [r7, #13]
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d001      	beq.n	80055f8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e069      	b.n	80056cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005608:	e031      	b.n	800566e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	2b04      	cmp	r3, #4
 800560e:	d110      	bne.n	8005632 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005610:	7bbb      	ldrb	r3, [r7, #14]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d102      	bne.n	800561c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005616:	7b3b      	ldrb	r3, [r7, #12]
 8005618:	2b01      	cmp	r3, #1
 800561a:	d001      	beq.n	8005620 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e055      	b.n	80056cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2202      	movs	r2, #2
 8005624:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2202      	movs	r2, #2
 800562c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005630:	e01d      	b.n	800566e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005632:	7bfb      	ldrb	r3, [r7, #15]
 8005634:	2b01      	cmp	r3, #1
 8005636:	d108      	bne.n	800564a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005638:	7bbb      	ldrb	r3, [r7, #14]
 800563a:	2b01      	cmp	r3, #1
 800563c:	d105      	bne.n	800564a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800563e:	7b7b      	ldrb	r3, [r7, #13]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d102      	bne.n	800564a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005644:	7b3b      	ldrb	r3, [r7, #12]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d001      	beq.n	800564e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e03e      	b.n	80056cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2202      	movs	r2, #2
 8005652:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2202      	movs	r2, #2
 800565a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2202      	movs	r2, #2
 8005662:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2202      	movs	r2, #2
 800566a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <HAL_TIM_Encoder_Start+0xc4>
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	2b04      	cmp	r3, #4
 8005678:	d008      	beq.n	800568c <HAL_TIM_Encoder_Start+0xd4>
 800567a:	e00f      	b.n	800569c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2201      	movs	r2, #1
 8005682:	2100      	movs	r1, #0
 8005684:	4618      	mov	r0, r3
 8005686:	f000 fbf7 	bl	8005e78 <TIM_CCxChannelCmd>
      break;
 800568a:	e016      	b.n	80056ba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2201      	movs	r2, #1
 8005692:	2104      	movs	r1, #4
 8005694:	4618      	mov	r0, r3
 8005696:	f000 fbef 	bl	8005e78 <TIM_CCxChannelCmd>
      break;
 800569a:	e00e      	b.n	80056ba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2201      	movs	r2, #1
 80056a2:	2100      	movs	r1, #0
 80056a4:	4618      	mov	r0, r3
 80056a6:	f000 fbe7 	bl	8005e78 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2201      	movs	r2, #1
 80056b0:	2104      	movs	r1, #4
 80056b2:	4618      	mov	r0, r3
 80056b4:	f000 fbe0 	bl	8005e78 <TIM_CCxChannelCmd>
      break;
 80056b8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f042 0201 	orr.w	r2, r2, #1
 80056c8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d122      	bne.n	8005730 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d11b      	bne.n	8005730 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f06f 0202 	mvn.w	r2, #2
 8005700:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	f003 0303 	and.w	r3, r3, #3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d003      	beq.n	800571e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f940 	bl	800599c <HAL_TIM_IC_CaptureCallback>
 800571c:	e005      	b.n	800572a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f7fd fc16 	bl	8002f50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f000 f943 	bl	80059b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	f003 0304 	and.w	r3, r3, #4
 800573a:	2b04      	cmp	r3, #4
 800573c:	d122      	bne.n	8005784 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	f003 0304 	and.w	r3, r3, #4
 8005748:	2b04      	cmp	r3, #4
 800574a:	d11b      	bne.n	8005784 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f06f 0204 	mvn.w	r2, #4
 8005754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2202      	movs	r2, #2
 800575a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	699b      	ldr	r3, [r3, #24]
 8005762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005766:	2b00      	cmp	r3, #0
 8005768:	d003      	beq.n	8005772 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f916 	bl	800599c <HAL_TIM_IC_CaptureCallback>
 8005770:	e005      	b.n	800577e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f7fd fbec 	bl	8002f50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f919 	bl	80059b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	f003 0308 	and.w	r3, r3, #8
 800578e:	2b08      	cmp	r3, #8
 8005790:	d122      	bne.n	80057d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	f003 0308 	and.w	r3, r3, #8
 800579c:	2b08      	cmp	r3, #8
 800579e:	d11b      	bne.n	80057d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f06f 0208 	mvn.w	r2, #8
 80057a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2204      	movs	r2, #4
 80057ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	69db      	ldr	r3, [r3, #28]
 80057b6:	f003 0303 	and.w	r3, r3, #3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d003      	beq.n	80057c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f8ec 	bl	800599c <HAL_TIM_IC_CaptureCallback>
 80057c4:	e005      	b.n	80057d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7fd fbc2 	bl	8002f50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 f8ef 	bl	80059b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	f003 0310 	and.w	r3, r3, #16
 80057e2:	2b10      	cmp	r3, #16
 80057e4:	d122      	bne.n	800582c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f003 0310 	and.w	r3, r3, #16
 80057f0:	2b10      	cmp	r3, #16
 80057f2:	d11b      	bne.n	800582c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f06f 0210 	mvn.w	r2, #16
 80057fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2208      	movs	r2, #8
 8005802:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	69db      	ldr	r3, [r3, #28]
 800580a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800580e:	2b00      	cmp	r3, #0
 8005810:	d003      	beq.n	800581a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 f8c2 	bl	800599c <HAL_TIM_IC_CaptureCallback>
 8005818:	e005      	b.n	8005826 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7fd fb98 	bl	8002f50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 f8c5 	bl	80059b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	2b01      	cmp	r3, #1
 8005838:	d10e      	bne.n	8005858 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	2b01      	cmp	r3, #1
 8005846:	d107      	bne.n	8005858 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f06f 0201 	mvn.w	r2, #1
 8005850:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f7fd f9e2 	bl	8002c1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005862:	2b80      	cmp	r3, #128	; 0x80
 8005864:	d10e      	bne.n	8005884 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005870:	2b80      	cmp	r3, #128	; 0x80
 8005872:	d107      	bne.n	8005884 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800587c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 fb29 	bl	8005ed6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800588e:	2b40      	cmp	r3, #64	; 0x40
 8005890:	d10e      	bne.n	80058b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800589c:	2b40      	cmp	r3, #64	; 0x40
 800589e:	d107      	bne.n	80058b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f88a 	bl	80059c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	f003 0320 	and.w	r3, r3, #32
 80058ba:	2b20      	cmp	r3, #32
 80058bc:	d10e      	bne.n	80058dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f003 0320 	and.w	r3, r3, #32
 80058c8:	2b20      	cmp	r3, #32
 80058ca:	d107      	bne.n	80058dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f06f 0220 	mvn.w	r2, #32
 80058d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 faf3 	bl	8005ec2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058dc:	bf00      	nop
 80058de:	3708      	adds	r7, #8
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b086      	sub	sp, #24
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058f0:	2300      	movs	r3, #0
 80058f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d101      	bne.n	8005902 <HAL_TIM_OC_ConfigChannel+0x1e>
 80058fe:	2302      	movs	r3, #2
 8005900:	e048      	b.n	8005994 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2b0c      	cmp	r3, #12
 800590e:	d839      	bhi.n	8005984 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005910:	a201      	add	r2, pc, #4	; (adr r2, 8005918 <HAL_TIM_OC_ConfigChannel+0x34>)
 8005912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005916:	bf00      	nop
 8005918:	0800594d 	.word	0x0800594d
 800591c:	08005985 	.word	0x08005985
 8005920:	08005985 	.word	0x08005985
 8005924:	08005985 	.word	0x08005985
 8005928:	0800595b 	.word	0x0800595b
 800592c:	08005985 	.word	0x08005985
 8005930:	08005985 	.word	0x08005985
 8005934:	08005985 	.word	0x08005985
 8005938:	08005969 	.word	0x08005969
 800593c:	08005985 	.word	0x08005985
 8005940:	08005985 	.word	0x08005985
 8005944:	08005985 	.word	0x08005985
 8005948:	08005977 	.word	0x08005977
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68b9      	ldr	r1, [r7, #8]
 8005952:	4618      	mov	r0, r3
 8005954:	f000 f8e0 	bl	8005b18 <TIM_OC1_SetConfig>
      break;
 8005958:	e017      	b.n	800598a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68b9      	ldr	r1, [r7, #8]
 8005960:	4618      	mov	r0, r3
 8005962:	f000 f949 	bl	8005bf8 <TIM_OC2_SetConfig>
      break;
 8005966:	e010      	b.n	800598a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68b9      	ldr	r1, [r7, #8]
 800596e:	4618      	mov	r0, r3
 8005970:	f000 f9b8 	bl	8005ce4 <TIM_OC3_SetConfig>
      break;
 8005974:	e009      	b.n	800598a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68b9      	ldr	r1, [r7, #8]
 800597c:	4618      	mov	r0, r3
 800597e:	f000 fa25 	bl	8005dcc <TIM_OC4_SetConfig>
      break;
 8005982:	e002      	b.n	800598a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	75fb      	strb	r3, [r7, #23]
      break;
 8005988:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005992:	7dfb      	ldrb	r3, [r7, #23]
}
 8005994:	4618      	mov	r0, r3
 8005996:	3718      	adds	r7, #24
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059b8:	bf00      	nop
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059cc:	bf00      	nop
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a40      	ldr	r2, [pc, #256]	; (8005aec <TIM_Base_SetConfig+0x114>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d013      	beq.n	8005a18 <TIM_Base_SetConfig+0x40>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059f6:	d00f      	beq.n	8005a18 <TIM_Base_SetConfig+0x40>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a3d      	ldr	r2, [pc, #244]	; (8005af0 <TIM_Base_SetConfig+0x118>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d00b      	beq.n	8005a18 <TIM_Base_SetConfig+0x40>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a3c      	ldr	r2, [pc, #240]	; (8005af4 <TIM_Base_SetConfig+0x11c>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d007      	beq.n	8005a18 <TIM_Base_SetConfig+0x40>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a3b      	ldr	r2, [pc, #236]	; (8005af8 <TIM_Base_SetConfig+0x120>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d003      	beq.n	8005a18 <TIM_Base_SetConfig+0x40>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a3a      	ldr	r2, [pc, #232]	; (8005afc <TIM_Base_SetConfig+0x124>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d108      	bne.n	8005a2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	68fa      	ldr	r2, [r7, #12]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a2f      	ldr	r2, [pc, #188]	; (8005aec <TIM_Base_SetConfig+0x114>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d02b      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a38:	d027      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a2c      	ldr	r2, [pc, #176]	; (8005af0 <TIM_Base_SetConfig+0x118>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d023      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a2b      	ldr	r2, [pc, #172]	; (8005af4 <TIM_Base_SetConfig+0x11c>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d01f      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a2a      	ldr	r2, [pc, #168]	; (8005af8 <TIM_Base_SetConfig+0x120>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d01b      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a29      	ldr	r2, [pc, #164]	; (8005afc <TIM_Base_SetConfig+0x124>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d017      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a28      	ldr	r2, [pc, #160]	; (8005b00 <TIM_Base_SetConfig+0x128>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d013      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a27      	ldr	r2, [pc, #156]	; (8005b04 <TIM_Base_SetConfig+0x12c>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d00f      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a26      	ldr	r2, [pc, #152]	; (8005b08 <TIM_Base_SetConfig+0x130>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d00b      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a25      	ldr	r2, [pc, #148]	; (8005b0c <TIM_Base_SetConfig+0x134>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d007      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a24      	ldr	r2, [pc, #144]	; (8005b10 <TIM_Base_SetConfig+0x138>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d003      	beq.n	8005a8a <TIM_Base_SetConfig+0xb2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a23      	ldr	r2, [pc, #140]	; (8005b14 <TIM_Base_SetConfig+0x13c>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d108      	bne.n	8005a9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	689a      	ldr	r2, [r3, #8]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a0a      	ldr	r2, [pc, #40]	; (8005aec <TIM_Base_SetConfig+0x114>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d003      	beq.n	8005ad0 <TIM_Base_SetConfig+0xf8>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a0c      	ldr	r2, [pc, #48]	; (8005afc <TIM_Base_SetConfig+0x124>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d103      	bne.n	8005ad8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	691a      	ldr	r2, [r3, #16]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	615a      	str	r2, [r3, #20]
}
 8005ade:	bf00      	nop
 8005ae0:	3714      	adds	r7, #20
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	40010000 	.word	0x40010000
 8005af0:	40000400 	.word	0x40000400
 8005af4:	40000800 	.word	0x40000800
 8005af8:	40000c00 	.word	0x40000c00
 8005afc:	40010400 	.word	0x40010400
 8005b00:	40014000 	.word	0x40014000
 8005b04:	40014400 	.word	0x40014400
 8005b08:	40014800 	.word	0x40014800
 8005b0c:	40001800 	.word	0x40001800
 8005b10:	40001c00 	.word	0x40001c00
 8005b14:	40002000 	.word	0x40002000

08005b18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b087      	sub	sp, #28
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	f023 0201 	bic.w	r2, r3, #1
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f023 0303 	bic.w	r3, r3, #3
 8005b4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	f023 0302 	bic.w	r3, r3, #2
 8005b60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	697a      	ldr	r2, [r7, #20]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a20      	ldr	r2, [pc, #128]	; (8005bf0 <TIM_OC1_SetConfig+0xd8>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d003      	beq.n	8005b7c <TIM_OC1_SetConfig+0x64>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a1f      	ldr	r2, [pc, #124]	; (8005bf4 <TIM_OC1_SetConfig+0xdc>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d10c      	bne.n	8005b96 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f023 0308 	bic.w	r3, r3, #8
 8005b82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f023 0304 	bic.w	r3, r3, #4
 8005b94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a15      	ldr	r2, [pc, #84]	; (8005bf0 <TIM_OC1_SetConfig+0xd8>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d003      	beq.n	8005ba6 <TIM_OC1_SetConfig+0x8e>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a14      	ldr	r2, [pc, #80]	; (8005bf4 <TIM_OC1_SetConfig+0xdc>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d111      	bne.n	8005bca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	693a      	ldr	r2, [r7, #16]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	693a      	ldr	r2, [r7, #16]
 8005bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	697a      	ldr	r2, [r7, #20]
 8005be2:	621a      	str	r2, [r3, #32]
}
 8005be4:	bf00      	nop
 8005be6:	371c      	adds	r7, #28
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	40010000 	.word	0x40010000
 8005bf4:	40010400 	.word	0x40010400

08005bf8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b087      	sub	sp, #28
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	f023 0210 	bic.w	r2, r3, #16
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	021b      	lsls	r3, r3, #8
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	f023 0320 	bic.w	r3, r3, #32
 8005c42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	011b      	lsls	r3, r3, #4
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a22      	ldr	r2, [pc, #136]	; (8005cdc <TIM_OC2_SetConfig+0xe4>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d003      	beq.n	8005c60 <TIM_OC2_SetConfig+0x68>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a21      	ldr	r2, [pc, #132]	; (8005ce0 <TIM_OC2_SetConfig+0xe8>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d10d      	bne.n	8005c7c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	011b      	lsls	r3, r3, #4
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c7a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a17      	ldr	r2, [pc, #92]	; (8005cdc <TIM_OC2_SetConfig+0xe4>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d003      	beq.n	8005c8c <TIM_OC2_SetConfig+0x94>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a16      	ldr	r2, [pc, #88]	; (8005ce0 <TIM_OC2_SetConfig+0xe8>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d113      	bne.n	8005cb4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	699b      	ldr	r3, [r3, #24]
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	693a      	ldr	r2, [r7, #16]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	621a      	str	r2, [r3, #32]
}
 8005cce:	bf00      	nop
 8005cd0:	371c      	adds	r7, #28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	40010000 	.word	0x40010000
 8005ce0:	40010400 	.word	0x40010400

08005ce4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b087      	sub	sp, #28
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	69db      	ldr	r3, [r3, #28]
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 0303 	bic.w	r3, r3, #3
 8005d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	021b      	lsls	r3, r3, #8
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a21      	ldr	r2, [pc, #132]	; (8005dc4 <TIM_OC3_SetConfig+0xe0>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d003      	beq.n	8005d4a <TIM_OC3_SetConfig+0x66>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a20      	ldr	r2, [pc, #128]	; (8005dc8 <TIM_OC3_SetConfig+0xe4>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d10d      	bne.n	8005d66 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	021b      	lsls	r3, r3, #8
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a16      	ldr	r2, [pc, #88]	; (8005dc4 <TIM_OC3_SetConfig+0xe0>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d003      	beq.n	8005d76 <TIM_OC3_SetConfig+0x92>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a15      	ldr	r2, [pc, #84]	; (8005dc8 <TIM_OC3_SetConfig+0xe4>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d113      	bne.n	8005d9e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	695b      	ldr	r3, [r3, #20]
 8005d8a:	011b      	lsls	r3, r3, #4
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	621a      	str	r2, [r3, #32]
}
 8005db8:	bf00      	nop
 8005dba:	371c      	adds	r7, #28
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr
 8005dc4:	40010000 	.word	0x40010000
 8005dc8:	40010400 	.word	0x40010400

08005dcc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b087      	sub	sp, #28
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	021b      	lsls	r3, r3, #8
 8005e0a:	68fa      	ldr	r2, [r7, #12]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	031b      	lsls	r3, r3, #12
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	4a12      	ldr	r2, [pc, #72]	; (8005e70 <TIM_OC4_SetConfig+0xa4>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d003      	beq.n	8005e34 <TIM_OC4_SetConfig+0x68>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	4a11      	ldr	r2, [pc, #68]	; (8005e74 <TIM_OC4_SetConfig+0xa8>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d109      	bne.n	8005e48 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	695b      	ldr	r3, [r3, #20]
 8005e40:	019b      	lsls	r3, r3, #6
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	685a      	ldr	r2, [r3, #4]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	693a      	ldr	r2, [r7, #16]
 8005e60:	621a      	str	r2, [r3, #32]
}
 8005e62:	bf00      	nop
 8005e64:	371c      	adds	r7, #28
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	40010000 	.word	0x40010000
 8005e74:	40010400 	.word	0x40010400

08005e78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b087      	sub	sp, #28
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	f003 031f 	and.w	r3, r3, #31
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6a1a      	ldr	r2, [r3, #32]
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	43db      	mvns	r3, r3
 8005e9a:	401a      	ands	r2, r3
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6a1a      	ldr	r2, [r3, #32]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	f003 031f 	and.w	r3, r3, #31
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb0:	431a      	orrs	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	621a      	str	r2, [r3, #32]
}
 8005eb6:	bf00      	nop
 8005eb8:	371c      	adds	r7, #28
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr

08005ec2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ec2:	b480      	push	{r7}
 8005ec4:	b083      	sub	sp, #12
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005eca:	bf00      	nop
 8005ecc:	370c      	adds	r7, #12
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr

08005ed6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ed6:	b480      	push	{r7}
 8005ed8:	b083      	sub	sp, #12
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ede:	bf00      	nop
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b082      	sub	sp, #8
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e03f      	b.n	8005f7c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d106      	bne.n	8005f16 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f001 fa5d 	bl	80073d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2224      	movs	r2, #36	; 0x24
 8005f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68da      	ldr	r2, [r3, #12]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f2c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fe9e 	bl	8006c70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	691a      	ldr	r2, [r3, #16]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f42:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	695a      	ldr	r2, [r3, #20]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f52:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68da      	ldr	r2, [r3, #12]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f62:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2220      	movs	r2, #32
 8005f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2220      	movs	r2, #32
 8005f76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3708      	adds	r7, #8
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b08a      	sub	sp, #40	; 0x28
 8005f88:	af02      	add	r7, sp, #8
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	603b      	str	r3, [r7, #0]
 8005f90:	4613      	mov	r3, r2
 8005f92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	2b20      	cmp	r3, #32
 8005fa2:	d17c      	bne.n	800609e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d002      	beq.n	8005fb0 <HAL_UART_Transmit+0x2c>
 8005faa:	88fb      	ldrh	r3, [r7, #6]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d101      	bne.n	8005fb4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e075      	b.n	80060a0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d101      	bne.n	8005fc2 <HAL_UART_Transmit+0x3e>
 8005fbe:	2302      	movs	r3, #2
 8005fc0:	e06e      	b.n	80060a0 <HAL_UART_Transmit+0x11c>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2221      	movs	r2, #33	; 0x21
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fd8:	f7fd f84a 	bl	8003070 <HAL_GetTick>
 8005fdc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	88fa      	ldrh	r2, [r7, #6]
 8005fe2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	88fa      	ldrh	r2, [r7, #6]
 8005fe8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ff2:	d108      	bne.n	8006006 <HAL_UART_Transmit+0x82>
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d104      	bne.n	8006006 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	61bb      	str	r3, [r7, #24]
 8006004:	e003      	b.n	800600e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800600a:	2300      	movs	r3, #0
 800600c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006016:	e02a      	b.n	800606e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	9300      	str	r3, [sp, #0]
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	2200      	movs	r2, #0
 8006020:	2180      	movs	r1, #128	; 0x80
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f000 fbde 	bl	80067e4 <UART_WaitOnFlagUntilTimeout>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d001      	beq.n	8006032 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	e036      	b.n	80060a0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10b      	bne.n	8006050 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	881b      	ldrh	r3, [r3, #0]
 800603c:	461a      	mov	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006046:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	3302      	adds	r3, #2
 800604c:	61bb      	str	r3, [r7, #24]
 800604e:	e007      	b.n	8006060 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	781a      	ldrb	r2, [r3, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	3301      	adds	r3, #1
 800605e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006064:	b29b      	uxth	r3, r3
 8006066:	3b01      	subs	r3, #1
 8006068:	b29a      	uxth	r2, r3
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006072:	b29b      	uxth	r3, r3
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1cf      	bne.n	8006018 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	9300      	str	r3, [sp, #0]
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	2200      	movs	r2, #0
 8006080:	2140      	movs	r1, #64	; 0x40
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f000 fbae 	bl	80067e4 <UART_WaitOnFlagUntilTimeout>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e006      	b.n	80060a0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2220      	movs	r2, #32
 8006096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800609a:	2300      	movs	r3, #0
 800609c:	e000      	b.n	80060a0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800609e:	2302      	movs	r3, #2
  }
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3720      	adds	r7, #32
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b08a      	sub	sp, #40	; 0x28
 80060ac:	af02      	add	r7, sp, #8
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	603b      	str	r3, [r7, #0]
 80060b4:	4613      	mov	r3, r2
 80060b6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	2b20      	cmp	r3, #32
 80060c6:	f040 808c 	bne.w	80061e2 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d002      	beq.n	80060d6 <HAL_UART_Receive+0x2e>
 80060d0:	88fb      	ldrh	r3, [r7, #6]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d101      	bne.n	80060da <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e084      	b.n	80061e4 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d101      	bne.n	80060e8 <HAL_UART_Receive+0x40>
 80060e4:	2302      	movs	r3, #2
 80060e6:	e07d      	b.n	80061e4 <HAL_UART_Receive+0x13c>
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2222      	movs	r2, #34	; 0x22
 80060fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006104:	f7fc ffb4 	bl	8003070 <HAL_GetTick>
 8006108:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	88fa      	ldrh	r2, [r7, #6]
 800610e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	88fa      	ldrh	r2, [r7, #6]
 8006114:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800611e:	d108      	bne.n	8006132 <HAL_UART_Receive+0x8a>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	691b      	ldr	r3, [r3, #16]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d104      	bne.n	8006132 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8006128:	2300      	movs	r3, #0
 800612a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	61bb      	str	r3, [r7, #24]
 8006130:	e003      	b.n	800613a <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006136:	2300      	movs	r3, #0
 8006138:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006142:	e043      	b.n	80061cc <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	2200      	movs	r2, #0
 800614c:	2120      	movs	r1, #32
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f000 fb48 	bl	80067e4 <UART_WaitOnFlagUntilTimeout>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e042      	b.n	80061e4 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d10c      	bne.n	800617e <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	b29b      	uxth	r3, r3
 800616c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006170:	b29a      	uxth	r2, r3
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	3302      	adds	r3, #2
 800617a:	61bb      	str	r3, [r7, #24]
 800617c:	e01f      	b.n	80061be <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006186:	d007      	beq.n	8006198 <HAL_UART_Receive+0xf0>
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10a      	bne.n	80061a6 <HAL_UART_Receive+0xfe>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d106      	bne.n	80061a6 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	b2da      	uxtb	r2, r3
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	701a      	strb	r2, [r3, #0]
 80061a4:	e008      	b.n	80061b8 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061b2:	b2da      	uxtb	r2, r3
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	3301      	adds	r3, #1
 80061bc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	3b01      	subs	r3, #1
 80061c6:	b29a      	uxth	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d1b6      	bne.n	8006144 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2220      	movs	r2, #32
 80061da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80061de:	2300      	movs	r3, #0
 80061e0:	e000      	b.n	80061e4 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80061e2:	2302      	movs	r3, #2
  }
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3720      	adds	r7, #32
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b084      	sub	sp, #16
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	4613      	mov	r3, r2
 80061f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006200:	b2db      	uxtb	r3, r3
 8006202:	2b20      	cmp	r3, #32
 8006204:	d11d      	bne.n	8006242 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d002      	beq.n	8006212 <HAL_UART_Receive_IT+0x26>
 800620c:	88fb      	ldrh	r3, [r7, #6]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e016      	b.n	8006244 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800621c:	2b01      	cmp	r3, #1
 800621e:	d101      	bne.n	8006224 <HAL_UART_Receive_IT+0x38>
 8006220:	2302      	movs	r3, #2
 8006222:	e00f      	b.n	8006244 <HAL_UART_Receive_IT+0x58>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006232:	88fb      	ldrh	r3, [r7, #6]
 8006234:	461a      	mov	r2, r3
 8006236:	68b9      	ldr	r1, [r7, #8]
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 fb41 	bl	80068c0 <UART_Start_Receive_IT>
 800623e:	4603      	mov	r3, r0
 8006240:	e000      	b.n	8006244 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006242:	2302      	movs	r3, #2
  }
}
 8006244:	4618      	mov	r0, r3
 8006246:	3710      	adds	r7, #16
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b0ba      	sub	sp, #232	; 0xe8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	695b      	ldr	r3, [r3, #20]
 800626e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006272:	2300      	movs	r3, #0
 8006274:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006278:	2300      	movs	r3, #0
 800627a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800627e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006282:	f003 030f 	and.w	r3, r3, #15
 8006286:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800628a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10f      	bne.n	80062b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006296:	f003 0320 	and.w	r3, r3, #32
 800629a:	2b00      	cmp	r3, #0
 800629c:	d009      	beq.n	80062b2 <HAL_UART_IRQHandler+0x66>
 800629e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062a2:	f003 0320 	and.w	r3, r3, #32
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d003      	beq.n	80062b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 fc25 	bl	8006afa <UART_Receive_IT>
      return;
 80062b0:	e256      	b.n	8006760 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80062b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f000 80de 	beq.w	8006478 <HAL_UART_IRQHandler+0x22c>
 80062bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062c0:	f003 0301 	and.w	r3, r3, #1
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d106      	bne.n	80062d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80062c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f000 80d1 	beq.w	8006478 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80062d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00b      	beq.n	80062fa <HAL_UART_IRQHandler+0xae>
 80062e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d005      	beq.n	80062fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f2:	f043 0201 	orr.w	r2, r3, #1
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062fe:	f003 0304 	and.w	r3, r3, #4
 8006302:	2b00      	cmp	r3, #0
 8006304:	d00b      	beq.n	800631e <HAL_UART_IRQHandler+0xd2>
 8006306:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b00      	cmp	r3, #0
 8006310:	d005      	beq.n	800631e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006316:	f043 0202 	orr.w	r2, r3, #2
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800631e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006322:	f003 0302 	and.w	r3, r3, #2
 8006326:	2b00      	cmp	r3, #0
 8006328:	d00b      	beq.n	8006342 <HAL_UART_IRQHandler+0xf6>
 800632a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	d005      	beq.n	8006342 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633a:	f043 0204 	orr.w	r2, r3, #4
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006346:	f003 0308 	and.w	r3, r3, #8
 800634a:	2b00      	cmp	r3, #0
 800634c:	d011      	beq.n	8006372 <HAL_UART_IRQHandler+0x126>
 800634e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006352:	f003 0320 	and.w	r3, r3, #32
 8006356:	2b00      	cmp	r3, #0
 8006358:	d105      	bne.n	8006366 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800635a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d005      	beq.n	8006372 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636a:	f043 0208 	orr.w	r2, r3, #8
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 81ed 	beq.w	8006756 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800637c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006380:	f003 0320 	and.w	r3, r3, #32
 8006384:	2b00      	cmp	r3, #0
 8006386:	d008      	beq.n	800639a <HAL_UART_IRQHandler+0x14e>
 8006388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800638c:	f003 0320 	and.w	r3, r3, #32
 8006390:	2b00      	cmp	r3, #0
 8006392:	d002      	beq.n	800639a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 fbb0 	bl	8006afa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063a4:	2b40      	cmp	r3, #64	; 0x40
 80063a6:	bf0c      	ite	eq
 80063a8:	2301      	moveq	r3, #1
 80063aa:	2300      	movne	r3, #0
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b6:	f003 0308 	and.w	r3, r3, #8
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d103      	bne.n	80063c6 <HAL_UART_IRQHandler+0x17a>
 80063be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d04f      	beq.n	8006466 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fab8 	bl	800693c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	695b      	ldr	r3, [r3, #20]
 80063d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d6:	2b40      	cmp	r3, #64	; 0x40
 80063d8:	d141      	bne.n	800645e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	3314      	adds	r3, #20
 80063e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063e8:	e853 3f00 	ldrex	r3, [r3]
 80063ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80063f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80063f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	3314      	adds	r3, #20
 8006402:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006406:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800640a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006412:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006416:	e841 2300 	strex	r3, r2, [r1]
 800641a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800641e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1d9      	bne.n	80063da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642a:	2b00      	cmp	r3, #0
 800642c:	d013      	beq.n	8006456 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006432:	4a7d      	ldr	r2, [pc, #500]	; (8006628 <HAL_UART_IRQHandler+0x3dc>)
 8006434:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800643a:	4618      	mov	r0, r3
 800643c:	f7fd fcf0 	bl	8003e20 <HAL_DMA_Abort_IT>
 8006440:	4603      	mov	r3, r0
 8006442:	2b00      	cmp	r3, #0
 8006444:	d016      	beq.n	8006474 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800644a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006450:	4610      	mov	r0, r2
 8006452:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006454:	e00e      	b.n	8006474 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f990 	bl	800677c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800645c:	e00a      	b.n	8006474 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f98c 	bl	800677c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006464:	e006      	b.n	8006474 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 f988 	bl	800677c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006472:	e170      	b.n	8006756 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006474:	bf00      	nop
    return;
 8006476:	e16e      	b.n	8006756 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800647c:	2b01      	cmp	r3, #1
 800647e:	f040 814a 	bne.w	8006716 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006486:	f003 0310 	and.w	r3, r3, #16
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 8143 	beq.w	8006716 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006494:	f003 0310 	and.w	r3, r3, #16
 8006498:	2b00      	cmp	r3, #0
 800649a:	f000 813c 	beq.w	8006716 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800649e:	2300      	movs	r3, #0
 80064a0:	60bb      	str	r3, [r7, #8]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	60bb      	str	r3, [r7, #8]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	60bb      	str	r3, [r7, #8]
 80064b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	695b      	ldr	r3, [r3, #20]
 80064ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064be:	2b40      	cmp	r3, #64	; 0x40
 80064c0:	f040 80b4 	bne.w	800662c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80064d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f000 8140 	beq.w	800675a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80064de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80064e2:	429a      	cmp	r2, r3
 80064e4:	f080 8139 	bcs.w	800675a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80064ee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f4:	69db      	ldr	r3, [r3, #28]
 80064f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064fa:	f000 8088 	beq.w	800660e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	330c      	adds	r3, #12
 8006504:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006508:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800650c:	e853 3f00 	ldrex	r3, [r3]
 8006510:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006514:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800651c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	330c      	adds	r3, #12
 8006526:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800652a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800652e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006532:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006536:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800653a:	e841 2300 	strex	r3, r2, [r1]
 800653e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006542:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1d9      	bne.n	80064fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	3314      	adds	r3, #20
 8006550:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006552:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006554:	e853 3f00 	ldrex	r3, [r3]
 8006558:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800655a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800655c:	f023 0301 	bic.w	r3, r3, #1
 8006560:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	3314      	adds	r3, #20
 800656a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800656e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006572:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006574:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006576:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800657a:	e841 2300 	strex	r3, r2, [r1]
 800657e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006580:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006582:	2b00      	cmp	r3, #0
 8006584:	d1e1      	bne.n	800654a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3314      	adds	r3, #20
 800658c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006590:	e853 3f00 	ldrex	r3, [r3]
 8006594:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006596:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006598:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800659c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	3314      	adds	r3, #20
 80065a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80065aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80065ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80065b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80065b2:	e841 2300 	strex	r3, r2, [r1]
 80065b6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80065b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e3      	bne.n	8006586 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2220      	movs	r2, #32
 80065c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	330c      	adds	r3, #12
 80065d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065d6:	e853 3f00 	ldrex	r3, [r3]
 80065da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80065dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065de:	f023 0310 	bic.w	r3, r3, #16
 80065e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	330c      	adds	r3, #12
 80065ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80065f0:	65ba      	str	r2, [r7, #88]	; 0x58
 80065f2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80065f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80065f8:	e841 2300 	strex	r3, r2, [r1]
 80065fc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80065fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006600:	2b00      	cmp	r3, #0
 8006602:	d1e3      	bne.n	80065cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006608:	4618      	mov	r0, r3
 800660a:	f7fd fb99 	bl	8003d40 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006616:	b29b      	uxth	r3, r3
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	b29b      	uxth	r3, r3
 800661c:	4619      	mov	r1, r3
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f8b6 	bl	8006790 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006624:	e099      	b.n	800675a <HAL_UART_IRQHandler+0x50e>
 8006626:	bf00      	nop
 8006628:	08006a03 	.word	0x08006a03
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006634:	b29b      	uxth	r3, r3
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006640:	b29b      	uxth	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	f000 808b 	beq.w	800675e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006648:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800664c:	2b00      	cmp	r3, #0
 800664e:	f000 8086 	beq.w	800675e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	330c      	adds	r3, #12
 8006658:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800665c:	e853 3f00 	ldrex	r3, [r3]
 8006660:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006664:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006668:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	330c      	adds	r3, #12
 8006672:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006676:	647a      	str	r2, [r7, #68]	; 0x44
 8006678:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800667c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800667e:	e841 2300 	strex	r3, r2, [r1]
 8006682:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006684:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006686:	2b00      	cmp	r3, #0
 8006688:	d1e3      	bne.n	8006652 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	3314      	adds	r3, #20
 8006690:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006694:	e853 3f00 	ldrex	r3, [r3]
 8006698:	623b      	str	r3, [r7, #32]
   return(result);
 800669a:	6a3b      	ldr	r3, [r7, #32]
 800669c:	f023 0301 	bic.w	r3, r3, #1
 80066a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	3314      	adds	r3, #20
 80066aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80066ae:	633a      	str	r2, [r7, #48]	; 0x30
 80066b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066b6:	e841 2300 	strex	r3, r2, [r1]
 80066ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80066bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1e3      	bne.n	800668a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2220      	movs	r2, #32
 80066c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	330c      	adds	r3, #12
 80066d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	e853 3f00 	ldrex	r3, [r3]
 80066de:	60fb      	str	r3, [r7, #12]
   return(result);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f023 0310 	bic.w	r3, r3, #16
 80066e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	330c      	adds	r3, #12
 80066f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80066f4:	61fa      	str	r2, [r7, #28]
 80066f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f8:	69b9      	ldr	r1, [r7, #24]
 80066fa:	69fa      	ldr	r2, [r7, #28]
 80066fc:	e841 2300 	strex	r3, r2, [r1]
 8006700:	617b      	str	r3, [r7, #20]
   return(result);
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1e3      	bne.n	80066d0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006708:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800670c:	4619      	mov	r1, r3
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 f83e 	bl	8006790 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006714:	e023      	b.n	800675e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800671a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800671e:	2b00      	cmp	r3, #0
 8006720:	d009      	beq.n	8006736 <HAL_UART_IRQHandler+0x4ea>
 8006722:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800672a:	2b00      	cmp	r3, #0
 800672c:	d003      	beq.n	8006736 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f97b 	bl	8006a2a <UART_Transmit_IT>
    return;
 8006734:	e014      	b.n	8006760 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800673a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00e      	beq.n	8006760 <HAL_UART_IRQHandler+0x514>
 8006742:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800674a:	2b00      	cmp	r3, #0
 800674c:	d008      	beq.n	8006760 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 f9bb 	bl	8006aca <UART_EndTransmit_IT>
    return;
 8006754:	e004      	b.n	8006760 <HAL_UART_IRQHandler+0x514>
    return;
 8006756:	bf00      	nop
 8006758:	e002      	b.n	8006760 <HAL_UART_IRQHandler+0x514>
      return;
 800675a:	bf00      	nop
 800675c:	e000      	b.n	8006760 <HAL_UART_IRQHandler+0x514>
      return;
 800675e:	bf00      	nop
  }
}
 8006760:	37e8      	adds	r7, #232	; 0xe8
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop

08006768 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006770:	bf00      	nop
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006784:	bf00      	nop
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	460b      	mov	r3, r1
 800679a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800679c:	bf00      	nop
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b085      	sub	sp, #20
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80067b0:	2300      	movs	r3, #0
 80067b2:	60fb      	str	r3, [r7, #12]
 80067b4:	2300      	movs	r3, #0
 80067b6:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	b2da      	uxtb	r2, r3
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	4313      	orrs	r3, r2
 80067d6:	b2db      	uxtb	r3, r3
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3714      	adds	r7, #20
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b090      	sub	sp, #64	; 0x40
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	603b      	str	r3, [r7, #0]
 80067f0:	4613      	mov	r3, r2
 80067f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067f4:	e050      	b.n	8006898 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fc:	d04c      	beq.n	8006898 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80067fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006800:	2b00      	cmp	r3, #0
 8006802:	d007      	beq.n	8006814 <UART_WaitOnFlagUntilTimeout+0x30>
 8006804:	f7fc fc34 	bl	8003070 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006810:	429a      	cmp	r2, r3
 8006812:	d241      	bcs.n	8006898 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	330c      	adds	r3, #12
 800681a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800681e:	e853 3f00 	ldrex	r3, [r3]
 8006822:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006826:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800682a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	330c      	adds	r3, #12
 8006832:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006834:	637a      	str	r2, [r7, #52]	; 0x34
 8006836:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006838:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800683a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800683c:	e841 2300 	strex	r3, r2, [r1]
 8006840:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006844:	2b00      	cmp	r3, #0
 8006846:	d1e5      	bne.n	8006814 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	3314      	adds	r3, #20
 800684e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	e853 3f00 	ldrex	r3, [r3]
 8006856:	613b      	str	r3, [r7, #16]
   return(result);
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	f023 0301 	bic.w	r3, r3, #1
 800685e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	3314      	adds	r3, #20
 8006866:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006868:	623a      	str	r2, [r7, #32]
 800686a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686c:	69f9      	ldr	r1, [r7, #28]
 800686e:	6a3a      	ldr	r2, [r7, #32]
 8006870:	e841 2300 	strex	r3, r2, [r1]
 8006874:	61bb      	str	r3, [r7, #24]
   return(result);
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1e5      	bne.n	8006848 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2220      	movs	r2, #32
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2220      	movs	r2, #32
 8006888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e00f      	b.n	80068b8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	4013      	ands	r3, r2
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	bf0c      	ite	eq
 80068a8:	2301      	moveq	r3, #1
 80068aa:	2300      	movne	r3, #0
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	461a      	mov	r2, r3
 80068b0:	79fb      	ldrb	r3, [r7, #7]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d09f      	beq.n	80067f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80068b6:	2300      	movs	r3, #0
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3740      	adds	r7, #64	; 0x40
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b085      	sub	sp, #20
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	4613      	mov	r3, r2
 80068cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	88fa      	ldrh	r2, [r7, #6]
 80068d8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	88fa      	ldrh	r2, [r7, #6]
 80068de:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2200      	movs	r2, #0
 80068e4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2222      	movs	r2, #34	; 0x22
 80068ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d007      	beq.n	800690e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68da      	ldr	r2, [r3, #12]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800690c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	695a      	ldr	r2, [r3, #20]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f042 0201 	orr.w	r2, r2, #1
 800691c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68da      	ldr	r2, [r3, #12]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f042 0220 	orr.w	r2, r2, #32
 800692c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3714      	adds	r7, #20
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800693c:	b480      	push	{r7}
 800693e:	b095      	sub	sp, #84	; 0x54
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	330c      	adds	r3, #12
 800694a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800694e:	e853 3f00 	ldrex	r3, [r3]
 8006952:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006956:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800695a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	330c      	adds	r3, #12
 8006962:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006964:	643a      	str	r2, [r7, #64]	; 0x40
 8006966:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006968:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800696a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800696c:	e841 2300 	strex	r3, r2, [r1]
 8006970:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1e5      	bne.n	8006944 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	3314      	adds	r3, #20
 800697e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006980:	6a3b      	ldr	r3, [r7, #32]
 8006982:	e853 3f00 	ldrex	r3, [r3]
 8006986:	61fb      	str	r3, [r7, #28]
   return(result);
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	f023 0301 	bic.w	r3, r3, #1
 800698e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3314      	adds	r3, #20
 8006996:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006998:	62fa      	str	r2, [r7, #44]	; 0x2c
 800699a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800699e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80069a0:	e841 2300 	strex	r3, r2, [r1]
 80069a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1e5      	bne.n	8006978 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d119      	bne.n	80069e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	330c      	adds	r3, #12
 80069ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	e853 3f00 	ldrex	r3, [r3]
 80069c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	f023 0310 	bic.w	r3, r3, #16
 80069ca:	647b      	str	r3, [r7, #68]	; 0x44
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	330c      	adds	r3, #12
 80069d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069d4:	61ba      	str	r2, [r7, #24]
 80069d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d8:	6979      	ldr	r1, [r7, #20]
 80069da:	69ba      	ldr	r2, [r7, #24]
 80069dc:	e841 2300 	strex	r3, r2, [r1]
 80069e0:	613b      	str	r3, [r7, #16]
   return(result);
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d1e5      	bne.n	80069b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2220      	movs	r2, #32
 80069ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80069f6:	bf00      	nop
 80069f8:	3754      	adds	r7, #84	; 0x54
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr

08006a02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a02:	b580      	push	{r7, lr}
 8006a04:	b084      	sub	sp, #16
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2200      	movs	r2, #0
 8006a14:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f7ff fead 	bl	800677c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a22:	bf00      	nop
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b085      	sub	sp, #20
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	2b21      	cmp	r3, #33	; 0x21
 8006a3c:	d13e      	bne.n	8006abc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a46:	d114      	bne.n	8006a72 <UART_Transmit_IT+0x48>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	691b      	ldr	r3, [r3, #16]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d110      	bne.n	8006a72 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a1b      	ldr	r3, [r3, #32]
 8006a54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	881b      	ldrh	r3, [r3, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a1b      	ldr	r3, [r3, #32]
 8006a6a:	1c9a      	adds	r2, r3, #2
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	621a      	str	r2, [r3, #32]
 8006a70:	e008      	b.n	8006a84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6a1b      	ldr	r3, [r3, #32]
 8006a76:	1c59      	adds	r1, r3, #1
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	6211      	str	r1, [r2, #32]
 8006a7c:	781a      	ldrb	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	4619      	mov	r1, r3
 8006a92:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10f      	bne.n	8006ab8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68da      	ldr	r2, [r3, #12]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006aa6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68da      	ldr	r2, [r3, #12]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ab6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	e000      	b.n	8006abe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006abc:	2302      	movs	r3, #2
  }
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3714      	adds	r7, #20
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr

08006aca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006aca:	b580      	push	{r7, lr}
 8006acc:	b082      	sub	sp, #8
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68da      	ldr	r2, [r3, #12]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ae0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2220      	movs	r2, #32
 8006ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7ff fe3c 	bl	8006768 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3708      	adds	r7, #8
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}

08006afa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b08c      	sub	sp, #48	; 0x30
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	2b22      	cmp	r3, #34	; 0x22
 8006b0c:	f040 80ab 	bne.w	8006c66 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b18:	d117      	bne.n	8006b4a <UART_Receive_IT+0x50>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d113      	bne.n	8006b4a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006b22:	2300      	movs	r3, #0
 8006b24:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b2a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b42:	1c9a      	adds	r2, r3, #2
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	629a      	str	r2, [r3, #40]	; 0x28
 8006b48:	e026      	b.n	8006b98 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006b50:	2300      	movs	r3, #0
 8006b52:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b5c:	d007      	beq.n	8006b6e <UART_Receive_IT+0x74>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10a      	bne.n	8006b7c <UART_Receive_IT+0x82>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d106      	bne.n	8006b7c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	b2da      	uxtb	r2, r3
 8006b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b78:	701a      	strb	r2, [r3, #0]
 8006b7a:	e008      	b.n	8006b8e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b88:	b2da      	uxtb	r2, r3
 8006b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b8c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b92:	1c5a      	adds	r2, r3, #1
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d15a      	bne.n	8006c62 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	68da      	ldr	r2, [r3, #12]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f022 0220 	bic.w	r2, r2, #32
 8006bba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	68da      	ldr	r2, [r3, #12]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006bca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	695a      	ldr	r2, [r3, #20]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f022 0201 	bic.w	r2, r2, #1
 8006bda:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2220      	movs	r2, #32
 8006be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d135      	bne.n	8006c58 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	330c      	adds	r3, #12
 8006bf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	613b      	str	r3, [r7, #16]
   return(result);
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f023 0310 	bic.w	r3, r3, #16
 8006c08:	627b      	str	r3, [r7, #36]	; 0x24
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	330c      	adds	r3, #12
 8006c10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c12:	623a      	str	r2, [r7, #32]
 8006c14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c16:	69f9      	ldr	r1, [r7, #28]
 8006c18:	6a3a      	ldr	r2, [r7, #32]
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1e5      	bne.n	8006bf2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 0310 	and.w	r3, r3, #16
 8006c30:	2b10      	cmp	r3, #16
 8006c32:	d10a      	bne.n	8006c4a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c34:	2300      	movs	r3, #0
 8006c36:	60fb      	str	r3, [r7, #12]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	60fb      	str	r3, [r7, #12]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	60fb      	str	r3, [r7, #12]
 8006c48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c4e:	4619      	mov	r1, r3
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f7ff fd9d 	bl	8006790 <HAL_UARTEx_RxEventCallback>
 8006c56:	e002      	b.n	8006c5e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 fc19 	bl	8007490 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	e002      	b.n	8006c68 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006c62:	2300      	movs	r3, #0
 8006c64:	e000      	b.n	8006c68 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006c66:	2302      	movs	r3, #2
  }
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3730      	adds	r7, #48	; 0x30
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c74:	b0c0      	sub	sp, #256	; 0x100
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c8c:	68d9      	ldr	r1, [r3, #12]
 8006c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	ea40 0301 	orr.w	r3, r0, r1
 8006c98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c9e:	689a      	ldr	r2, [r3, #8]
 8006ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	431a      	orrs	r2, r3
 8006ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cac:	695b      	ldr	r3, [r3, #20]
 8006cae:	431a      	orrs	r2, r3
 8006cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cb4:	69db      	ldr	r3, [r3, #28]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006cc8:	f021 010c 	bic.w	r1, r1, #12
 8006ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006cd6:	430b      	orrs	r3, r1
 8006cd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cea:	6999      	ldr	r1, [r3, #24]
 8006cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	ea40 0301 	orr.w	r3, r0, r1
 8006cf6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	4b8f      	ldr	r3, [pc, #572]	; (8006f3c <UART_SetConfig+0x2cc>)
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d005      	beq.n	8006d10 <UART_SetConfig+0xa0>
 8006d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	4b8d      	ldr	r3, [pc, #564]	; (8006f40 <UART_SetConfig+0x2d0>)
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d104      	bne.n	8006d1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d10:	f7fd ffdc 	bl	8004ccc <HAL_RCC_GetPCLK2Freq>
 8006d14:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006d18:	e003      	b.n	8006d22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d1a:	f7fd ffc3 	bl	8004ca4 <HAL_RCC_GetPCLK1Freq>
 8006d1e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d26:	69db      	ldr	r3, [r3, #28]
 8006d28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d2c:	f040 810c 	bne.w	8006f48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d34:	2200      	movs	r2, #0
 8006d36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006d3a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006d3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006d42:	4622      	mov	r2, r4
 8006d44:	462b      	mov	r3, r5
 8006d46:	1891      	adds	r1, r2, r2
 8006d48:	65b9      	str	r1, [r7, #88]	; 0x58
 8006d4a:	415b      	adcs	r3, r3
 8006d4c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006d52:	4621      	mov	r1, r4
 8006d54:	eb12 0801 	adds.w	r8, r2, r1
 8006d58:	4629      	mov	r1, r5
 8006d5a:	eb43 0901 	adc.w	r9, r3, r1
 8006d5e:	f04f 0200 	mov.w	r2, #0
 8006d62:	f04f 0300 	mov.w	r3, #0
 8006d66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d72:	4690      	mov	r8, r2
 8006d74:	4699      	mov	r9, r3
 8006d76:	4623      	mov	r3, r4
 8006d78:	eb18 0303 	adds.w	r3, r8, r3
 8006d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006d80:	462b      	mov	r3, r5
 8006d82:	eb49 0303 	adc.w	r3, r9, r3
 8006d86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006d96:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006d9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006d9e:	460b      	mov	r3, r1
 8006da0:	18db      	adds	r3, r3, r3
 8006da2:	653b      	str	r3, [r7, #80]	; 0x50
 8006da4:	4613      	mov	r3, r2
 8006da6:	eb42 0303 	adc.w	r3, r2, r3
 8006daa:	657b      	str	r3, [r7, #84]	; 0x54
 8006dac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006db0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006db4:	f7f9 ff68 	bl	8000c88 <__aeabi_uldivmod>
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	4b61      	ldr	r3, [pc, #388]	; (8006f44 <UART_SetConfig+0x2d4>)
 8006dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8006dc2:	095b      	lsrs	r3, r3, #5
 8006dc4:	011c      	lsls	r4, r3, #4
 8006dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006dd0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006dd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006dd8:	4642      	mov	r2, r8
 8006dda:	464b      	mov	r3, r9
 8006ddc:	1891      	adds	r1, r2, r2
 8006dde:	64b9      	str	r1, [r7, #72]	; 0x48
 8006de0:	415b      	adcs	r3, r3
 8006de2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006de4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006de8:	4641      	mov	r1, r8
 8006dea:	eb12 0a01 	adds.w	sl, r2, r1
 8006dee:	4649      	mov	r1, r9
 8006df0:	eb43 0b01 	adc.w	fp, r3, r1
 8006df4:	f04f 0200 	mov.w	r2, #0
 8006df8:	f04f 0300 	mov.w	r3, #0
 8006dfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e08:	4692      	mov	sl, r2
 8006e0a:	469b      	mov	fp, r3
 8006e0c:	4643      	mov	r3, r8
 8006e0e:	eb1a 0303 	adds.w	r3, sl, r3
 8006e12:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006e16:	464b      	mov	r3, r9
 8006e18:	eb4b 0303 	adc.w	r3, fp, r3
 8006e1c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e2c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006e30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006e34:	460b      	mov	r3, r1
 8006e36:	18db      	adds	r3, r3, r3
 8006e38:	643b      	str	r3, [r7, #64]	; 0x40
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	eb42 0303 	adc.w	r3, r2, r3
 8006e40:	647b      	str	r3, [r7, #68]	; 0x44
 8006e42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006e46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006e4a:	f7f9 ff1d 	bl	8000c88 <__aeabi_uldivmod>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	460b      	mov	r3, r1
 8006e52:	4611      	mov	r1, r2
 8006e54:	4b3b      	ldr	r3, [pc, #236]	; (8006f44 <UART_SetConfig+0x2d4>)
 8006e56:	fba3 2301 	umull	r2, r3, r3, r1
 8006e5a:	095b      	lsrs	r3, r3, #5
 8006e5c:	2264      	movs	r2, #100	; 0x64
 8006e5e:	fb02 f303 	mul.w	r3, r2, r3
 8006e62:	1acb      	subs	r3, r1, r3
 8006e64:	00db      	lsls	r3, r3, #3
 8006e66:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006e6a:	4b36      	ldr	r3, [pc, #216]	; (8006f44 <UART_SetConfig+0x2d4>)
 8006e6c:	fba3 2302 	umull	r2, r3, r3, r2
 8006e70:	095b      	lsrs	r3, r3, #5
 8006e72:	005b      	lsls	r3, r3, #1
 8006e74:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e78:	441c      	add	r4, r3
 8006e7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e84:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006e88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006e8c:	4642      	mov	r2, r8
 8006e8e:	464b      	mov	r3, r9
 8006e90:	1891      	adds	r1, r2, r2
 8006e92:	63b9      	str	r1, [r7, #56]	; 0x38
 8006e94:	415b      	adcs	r3, r3
 8006e96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006e9c:	4641      	mov	r1, r8
 8006e9e:	1851      	adds	r1, r2, r1
 8006ea0:	6339      	str	r1, [r7, #48]	; 0x30
 8006ea2:	4649      	mov	r1, r9
 8006ea4:	414b      	adcs	r3, r1
 8006ea6:	637b      	str	r3, [r7, #52]	; 0x34
 8006ea8:	f04f 0200 	mov.w	r2, #0
 8006eac:	f04f 0300 	mov.w	r3, #0
 8006eb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006eb4:	4659      	mov	r1, fp
 8006eb6:	00cb      	lsls	r3, r1, #3
 8006eb8:	4651      	mov	r1, sl
 8006eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ebe:	4651      	mov	r1, sl
 8006ec0:	00ca      	lsls	r2, r1, #3
 8006ec2:	4610      	mov	r0, r2
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	4642      	mov	r2, r8
 8006eca:	189b      	adds	r3, r3, r2
 8006ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ed0:	464b      	mov	r3, r9
 8006ed2:	460a      	mov	r2, r1
 8006ed4:	eb42 0303 	adc.w	r3, r2, r3
 8006ed8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006ee8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006eec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	18db      	adds	r3, r3, r3
 8006ef4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ef6:	4613      	mov	r3, r2
 8006ef8:	eb42 0303 	adc.w	r3, r2, r3
 8006efc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006efe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006f06:	f7f9 febf 	bl	8000c88 <__aeabi_uldivmod>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	4b0d      	ldr	r3, [pc, #52]	; (8006f44 <UART_SetConfig+0x2d4>)
 8006f10:	fba3 1302 	umull	r1, r3, r3, r2
 8006f14:	095b      	lsrs	r3, r3, #5
 8006f16:	2164      	movs	r1, #100	; 0x64
 8006f18:	fb01 f303 	mul.w	r3, r1, r3
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	00db      	lsls	r3, r3, #3
 8006f20:	3332      	adds	r3, #50	; 0x32
 8006f22:	4a08      	ldr	r2, [pc, #32]	; (8006f44 <UART_SetConfig+0x2d4>)
 8006f24:	fba2 2303 	umull	r2, r3, r2, r3
 8006f28:	095b      	lsrs	r3, r3, #5
 8006f2a:	f003 0207 	and.w	r2, r3, #7
 8006f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4422      	add	r2, r4
 8006f36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f38:	e105      	b.n	8007146 <UART_SetConfig+0x4d6>
 8006f3a:	bf00      	nop
 8006f3c:	40011000 	.word	0x40011000
 8006f40:	40011400 	.word	0x40011400
 8006f44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006f52:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006f56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006f5a:	4642      	mov	r2, r8
 8006f5c:	464b      	mov	r3, r9
 8006f5e:	1891      	adds	r1, r2, r2
 8006f60:	6239      	str	r1, [r7, #32]
 8006f62:	415b      	adcs	r3, r3
 8006f64:	627b      	str	r3, [r7, #36]	; 0x24
 8006f66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f6a:	4641      	mov	r1, r8
 8006f6c:	1854      	adds	r4, r2, r1
 8006f6e:	4649      	mov	r1, r9
 8006f70:	eb43 0501 	adc.w	r5, r3, r1
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	f04f 0300 	mov.w	r3, #0
 8006f7c:	00eb      	lsls	r3, r5, #3
 8006f7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f82:	00e2      	lsls	r2, r4, #3
 8006f84:	4614      	mov	r4, r2
 8006f86:	461d      	mov	r5, r3
 8006f88:	4643      	mov	r3, r8
 8006f8a:	18e3      	adds	r3, r4, r3
 8006f8c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006f90:	464b      	mov	r3, r9
 8006f92:	eb45 0303 	adc.w	r3, r5, r3
 8006f96:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006fa6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006faa:	f04f 0200 	mov.w	r2, #0
 8006fae:	f04f 0300 	mov.w	r3, #0
 8006fb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006fb6:	4629      	mov	r1, r5
 8006fb8:	008b      	lsls	r3, r1, #2
 8006fba:	4621      	mov	r1, r4
 8006fbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fc0:	4621      	mov	r1, r4
 8006fc2:	008a      	lsls	r2, r1, #2
 8006fc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006fc8:	f7f9 fe5e 	bl	8000c88 <__aeabi_uldivmod>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	4b60      	ldr	r3, [pc, #384]	; (8007154 <UART_SetConfig+0x4e4>)
 8006fd2:	fba3 2302 	umull	r2, r3, r3, r2
 8006fd6:	095b      	lsrs	r3, r3, #5
 8006fd8:	011c      	lsls	r4, r3, #4
 8006fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006fe4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006fe8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006fec:	4642      	mov	r2, r8
 8006fee:	464b      	mov	r3, r9
 8006ff0:	1891      	adds	r1, r2, r2
 8006ff2:	61b9      	str	r1, [r7, #24]
 8006ff4:	415b      	adcs	r3, r3
 8006ff6:	61fb      	str	r3, [r7, #28]
 8006ff8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ffc:	4641      	mov	r1, r8
 8006ffe:	1851      	adds	r1, r2, r1
 8007000:	6139      	str	r1, [r7, #16]
 8007002:	4649      	mov	r1, r9
 8007004:	414b      	adcs	r3, r1
 8007006:	617b      	str	r3, [r7, #20]
 8007008:	f04f 0200 	mov.w	r2, #0
 800700c:	f04f 0300 	mov.w	r3, #0
 8007010:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007014:	4659      	mov	r1, fp
 8007016:	00cb      	lsls	r3, r1, #3
 8007018:	4651      	mov	r1, sl
 800701a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800701e:	4651      	mov	r1, sl
 8007020:	00ca      	lsls	r2, r1, #3
 8007022:	4610      	mov	r0, r2
 8007024:	4619      	mov	r1, r3
 8007026:	4603      	mov	r3, r0
 8007028:	4642      	mov	r2, r8
 800702a:	189b      	adds	r3, r3, r2
 800702c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007030:	464b      	mov	r3, r9
 8007032:	460a      	mov	r2, r1
 8007034:	eb42 0303 	adc.w	r3, r2, r3
 8007038:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800703c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	67bb      	str	r3, [r7, #120]	; 0x78
 8007046:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007048:	f04f 0200 	mov.w	r2, #0
 800704c:	f04f 0300 	mov.w	r3, #0
 8007050:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007054:	4649      	mov	r1, r9
 8007056:	008b      	lsls	r3, r1, #2
 8007058:	4641      	mov	r1, r8
 800705a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800705e:	4641      	mov	r1, r8
 8007060:	008a      	lsls	r2, r1, #2
 8007062:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007066:	f7f9 fe0f 	bl	8000c88 <__aeabi_uldivmod>
 800706a:	4602      	mov	r2, r0
 800706c:	460b      	mov	r3, r1
 800706e:	4b39      	ldr	r3, [pc, #228]	; (8007154 <UART_SetConfig+0x4e4>)
 8007070:	fba3 1302 	umull	r1, r3, r3, r2
 8007074:	095b      	lsrs	r3, r3, #5
 8007076:	2164      	movs	r1, #100	; 0x64
 8007078:	fb01 f303 	mul.w	r3, r1, r3
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	011b      	lsls	r3, r3, #4
 8007080:	3332      	adds	r3, #50	; 0x32
 8007082:	4a34      	ldr	r2, [pc, #208]	; (8007154 <UART_SetConfig+0x4e4>)
 8007084:	fba2 2303 	umull	r2, r3, r2, r3
 8007088:	095b      	lsrs	r3, r3, #5
 800708a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800708e:	441c      	add	r4, r3
 8007090:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007094:	2200      	movs	r2, #0
 8007096:	673b      	str	r3, [r7, #112]	; 0x70
 8007098:	677a      	str	r2, [r7, #116]	; 0x74
 800709a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800709e:	4642      	mov	r2, r8
 80070a0:	464b      	mov	r3, r9
 80070a2:	1891      	adds	r1, r2, r2
 80070a4:	60b9      	str	r1, [r7, #8]
 80070a6:	415b      	adcs	r3, r3
 80070a8:	60fb      	str	r3, [r7, #12]
 80070aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80070ae:	4641      	mov	r1, r8
 80070b0:	1851      	adds	r1, r2, r1
 80070b2:	6039      	str	r1, [r7, #0]
 80070b4:	4649      	mov	r1, r9
 80070b6:	414b      	adcs	r3, r1
 80070b8:	607b      	str	r3, [r7, #4]
 80070ba:	f04f 0200 	mov.w	r2, #0
 80070be:	f04f 0300 	mov.w	r3, #0
 80070c2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80070c6:	4659      	mov	r1, fp
 80070c8:	00cb      	lsls	r3, r1, #3
 80070ca:	4651      	mov	r1, sl
 80070cc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070d0:	4651      	mov	r1, sl
 80070d2:	00ca      	lsls	r2, r1, #3
 80070d4:	4610      	mov	r0, r2
 80070d6:	4619      	mov	r1, r3
 80070d8:	4603      	mov	r3, r0
 80070da:	4642      	mov	r2, r8
 80070dc:	189b      	adds	r3, r3, r2
 80070de:	66bb      	str	r3, [r7, #104]	; 0x68
 80070e0:	464b      	mov	r3, r9
 80070e2:	460a      	mov	r2, r1
 80070e4:	eb42 0303 	adc.w	r3, r2, r3
 80070e8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80070ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	663b      	str	r3, [r7, #96]	; 0x60
 80070f4:	667a      	str	r2, [r7, #100]	; 0x64
 80070f6:	f04f 0200 	mov.w	r2, #0
 80070fa:	f04f 0300 	mov.w	r3, #0
 80070fe:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007102:	4649      	mov	r1, r9
 8007104:	008b      	lsls	r3, r1, #2
 8007106:	4641      	mov	r1, r8
 8007108:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800710c:	4641      	mov	r1, r8
 800710e:	008a      	lsls	r2, r1, #2
 8007110:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007114:	f7f9 fdb8 	bl	8000c88 <__aeabi_uldivmod>
 8007118:	4602      	mov	r2, r0
 800711a:	460b      	mov	r3, r1
 800711c:	4b0d      	ldr	r3, [pc, #52]	; (8007154 <UART_SetConfig+0x4e4>)
 800711e:	fba3 1302 	umull	r1, r3, r3, r2
 8007122:	095b      	lsrs	r3, r3, #5
 8007124:	2164      	movs	r1, #100	; 0x64
 8007126:	fb01 f303 	mul.w	r3, r1, r3
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	011b      	lsls	r3, r3, #4
 800712e:	3332      	adds	r3, #50	; 0x32
 8007130:	4a08      	ldr	r2, [pc, #32]	; (8007154 <UART_SetConfig+0x4e4>)
 8007132:	fba2 2303 	umull	r2, r3, r2, r3
 8007136:	095b      	lsrs	r3, r3, #5
 8007138:	f003 020f 	and.w	r2, r3, #15
 800713c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4422      	add	r2, r4
 8007144:	609a      	str	r2, [r3, #8]
}
 8007146:	bf00      	nop
 8007148:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800714c:	46bd      	mov	sp, r7
 800714e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007152:	bf00      	nop
 8007154:	51eb851f 	.word	0x51eb851f

08007158 <delay_init>:
 * @brief     
 * @param     sysclk: , CPU(rcc_c_ck), 168Mhz
 * @retval    
 */  
void delay_init(uint16_t sysclk)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	4603      	mov	r3, r0
 8007160:	80fb      	strh	r3, [r7, #6]
#if SYS_SUPPORT_OS                                      /* OS */
    uint32_t reload;
#endif
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);/* SYSTICK,CPU */
 8007162:	2004      	movs	r0, #4
 8007164:	f7fc fcca 	bl	8003afc <HAL_SYSTICK_CLKSourceConfig>
    g_fac_us = sysclk;                                  /* OS,g_fac_us */
 8007168:	88fb      	ldrh	r3, [r7, #6]
 800716a:	4a03      	ldr	r2, [pc, #12]	; (8007178 <delay_init+0x20>)
 800716c:	6013      	str	r3, [r2, #0]
    g_fac_ms = 1000 / delay_ostickspersec;              /* OS */
    SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;          /* SYSTICK */
    SysTick->LOAD = reload;                             /* 1/delay_ostickspersec */
    SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;           /* SYSTICK */
#endif 
}
 800716e:	bf00      	nop
 8007170:	3708      	adds	r7, #8
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	2000059c 	.word	0x2000059c

0800717c <delay_us>:
 * @param       nus: us.
 * @note        : nus,34952us(2^24 / g_fac_us @g_fac_us = 168)
 * @retval      
 */
void delay_us(uint32_t nus)
{
 800717c:	b480      	push	{r7}
 800717e:	b089      	sub	sp, #36	; 0x24
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 8007184:	2300      	movs	r3, #0
 8007186:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOAD */
 8007188:	4b19      	ldr	r3, [pc, #100]	; (80071f0 <delay_us+0x74>)
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /*  */
 800718e:	4b19      	ldr	r3, [pc, #100]	; (80071f4 <delay_us+0x78>)
 8007190:	681a      	ldr	r2, [r3, #0]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	fb02 f303 	mul.w	r3, r2, r3
 8007198:	613b      	str	r3, [r7, #16]
    told = SysTick->VAL;                    /*  */
 800719a:	4b15      	ldr	r3, [pc, #84]	; (80071f0 <delay_us+0x74>)
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 80071a0:	4b13      	ldr	r3, [pc, #76]	; (80071f0 <delay_us+0x74>)
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d0f8      	beq.n	80071a0 <delay_us+0x24>
        {
            if (tnow < told)
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d206      	bcs.n	80071c4 <delay_us+0x48>
            {
                tcnt += told - tnow;        /* SYSTICK */
 80071b6:	69fa      	ldr	r2, [r7, #28]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	1ad3      	subs	r3, r2, r3
 80071bc:	69ba      	ldr	r2, [r7, #24]
 80071be:	4413      	add	r3, r2
 80071c0:	61bb      	str	r3, [r7, #24]
 80071c2:	e007      	b.n	80071d4 <delay_us+0x58>
            }
            else 
            {
                tcnt += reload - tnow + told;
 80071c4:	697a      	ldr	r2, [r7, #20]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	1ad2      	subs	r2, r2, r3
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	4413      	add	r3, r2
 80071ce:	69ba      	ldr	r2, [r7, #24]
 80071d0:	4413      	add	r3, r2
 80071d2:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 80071d8:	69ba      	ldr	r2, [r7, #24]
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d200      	bcs.n	80071e2 <delay_us+0x66>
        tnow = SysTick->VAL;
 80071e0:	e7de      	b.n	80071a0 <delay_us+0x24>
            {
                break;                      /* /, */
 80071e2:	bf00      	nop
            }
        }
    }
}
 80071e4:	bf00      	nop
 80071e6:	3724      	adds	r7, #36	; 0x24
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr
 80071f0:	e000e010 	.word	0xe000e010
 80071f4:	2000059c 	.word	0x2000059c

080071f8 <delay_ms>:
 * @brief       nms
 * @param       nms: ms (0< nms <= 65535)
 * @retval      
 */
void delay_ms(uint16_t nms)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	4603      	mov	r3, r0
 8007200:	80fb      	strh	r3, [r7, #6]
    uint32_t repeat = nms / 30;     /*  30, */
 8007202:	88fb      	ldrh	r3, [r7, #6]
 8007204:	4a15      	ldr	r2, [pc, #84]	; (800725c <delay_ms+0x64>)
 8007206:	fba2 2303 	umull	r2, r3, r2, r3
 800720a:	091b      	lsrs	r3, r3, #4
 800720c:	b29b      	uxth	r3, r3
 800720e:	60fb      	str	r3, [r7, #12]
    uint32_t remain = nms % 30;
 8007210:	88fa      	ldrh	r2, [r7, #6]
 8007212:	4b12      	ldr	r3, [pc, #72]	; (800725c <delay_ms+0x64>)
 8007214:	fba3 1302 	umull	r1, r3, r3, r2
 8007218:	0919      	lsrs	r1, r3, #4
 800721a:	460b      	mov	r3, r1
 800721c:	011b      	lsls	r3, r3, #4
 800721e:	1a5b      	subs	r3, r3, r1
 8007220:	005b      	lsls	r3, r3, #1
 8007222:	1ad3      	subs	r3, r2, r3
 8007224:	b29b      	uxth	r3, r3
 8007226:	60bb      	str	r3, [r7, #8]

    while (repeat)
 8007228:	e006      	b.n	8007238 <delay_ms+0x40>
    {
        delay_us(30 * 1000);        /* delay_us  1000ms  */
 800722a:	f247 5030 	movw	r0, #30000	; 0x7530
 800722e:	f7ff ffa5 	bl	800717c <delay_us>
        repeat--;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	3b01      	subs	r3, #1
 8007236:	60fb      	str	r3, [r7, #12]
    while (repeat)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1f5      	bne.n	800722a <delay_ms+0x32>
    }

    if (remain)
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d007      	beq.n	8007254 <delay_ms+0x5c>
    {
        delay_us(remain * 1000);    /* delay_us, (remain ms) */
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800724a:	fb02 f303 	mul.w	r3, r2, r3
 800724e:	4618      	mov	r0, r3
 8007250:	f7ff ff94 	bl	800717c <delay_us>
    }
}
 8007254:	bf00      	nop
 8007256:	3710      	adds	r7, #16
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	88888889 	.word	0x88888889

08007260 <sys_stm32_clock_init>:
 *                   Fq   = pll1_q_ck = 336 / 7 = 48
 *
 * @retval      : 0, ; 1, ;
 */
uint8_t sys_stm32_clock_init(uint32_t plln, uint32_t pllm, uint32_t pllp, uint32_t pllq)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b098      	sub	sp, #96	; 0x60
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
 800726c:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef ret = HAL_OK;
 800726e:	2300      	movs	r3, #0
 8007270:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    RCC_ClkInitTypeDef rcc_clk_init_handle;
    RCC_OscInitTypeDef rcc_osc_init_handle;
    
    __HAL_RCC_PWR_CLK_ENABLE();                                         /* PWR */
 8007274:	2300      	movs	r3, #0
 8007276:	617b      	str	r3, [r7, #20]
 8007278:	4b33      	ldr	r3, [pc, #204]	; (8007348 <sys_stm32_clock_init+0xe8>)
 800727a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727c:	4a32      	ldr	r2, [pc, #200]	; (8007348 <sys_stm32_clock_init+0xe8>)
 800727e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007282:	6413      	str	r3, [r2, #64]	; 0x40
 8007284:	4b30      	ldr	r3, [pc, #192]	; (8007348 <sys_stm32_clock_init+0xe8>)
 8007286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800728c:	617b      	str	r3, [r7, #20]
 800728e:	697b      	ldr	r3, [r7, #20]
    
    /*  */

    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);      /* VOS = 1, Scale1, 1.2V,FLASH */
 8007290:	2300      	movs	r3, #0
 8007292:	613b      	str	r3, [r7, #16]
 8007294:	4b2d      	ldr	r3, [pc, #180]	; (800734c <sys_stm32_clock_init+0xec>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a2c      	ldr	r2, [pc, #176]	; (800734c <sys_stm32_clock_init+0xec>)
 800729a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800729e:	6013      	str	r3, [r2, #0]
 80072a0:	4b2a      	ldr	r3, [pc, #168]	; (800734c <sys_stm32_clock_init+0xec>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072a8:	613b      	str	r3, [r7, #16]
 80072aa:	693b      	ldr	r3, [r7, #16]

    /* HSEHSEPLLPLL1USB */
    rcc_osc_init_handle.OscillatorType = RCC_OSCILLATORTYPE_HSE;        /* HSE */
 80072ac:	2301      	movs	r3, #1
 80072ae:	61bb      	str	r3, [r7, #24]
    rcc_osc_init_handle.HSEState = RCC_HSE_ON;                          /* HSE */
 80072b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80072b4:	61fb      	str	r3, [r7, #28]
    rcc_osc_init_handle.PLL.PLLState = RCC_PLL_ON;                      /* PLL */
 80072b6:	2302      	movs	r3, #2
 80072b8:	633b      	str	r3, [r7, #48]	; 0x30
    rcc_osc_init_handle.PLL.PLLSource = RCC_PLLSOURCE_HSE;              /* PLLHSE */
 80072ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80072be:	637b      	str	r3, [r7, #52]	; 0x34
    rcc_osc_init_handle.PLL.PLLN = plln;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    rcc_osc_init_handle.PLL.PLLM = pllm;
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	63bb      	str	r3, [r7, #56]	; 0x38
    rcc_osc_init_handle.PLL.PLLP = pllp;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	643b      	str	r3, [r7, #64]	; 0x40
    rcc_osc_init_handle.PLL.PLLQ = pllq;
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	647b      	str	r3, [r7, #68]	; 0x44

    ret=HAL_RCC_OscConfig(&rcc_osc_init_handle);                        /*RCC*/
 80072d0:	f107 0318 	add.w	r3, r7, #24
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7fd f875 	bl	80043c4 <HAL_RCC_OscConfig>
 80072da:	4603      	mov	r3, r0
 80072dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if(ret != HAL_OK)
 80072e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d001      	beq.n	80072ec <sys_stm32_clock_init+0x8c>
    {
        return 1;                                                       /*  */
 80072e8:	2301      	movs	r3, #1
 80072ea:	e028      	b.n	800733e <sys_stm32_clock_init+0xde>
    }

    /* PLLHCLK,PCLK1PCLK2*/
    rcc_clk_init_handle.ClockType = (RCC_CLOCKTYPE_SYSCLK \
 80072ec:	230f      	movs	r3, #15
 80072ee:	64bb      	str	r3, [r7, #72]	; 0x48
                                    | RCC_CLOCKTYPE_HCLK \
                                    | RCC_CLOCKTYPE_PCLK1 \
                                    | RCC_CLOCKTYPE_PCLK2);

    rcc_clk_init_handle.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;         /* PLL */
 80072f0:	2302      	movs	r3, #2
 80072f2:	64fb      	str	r3, [r7, #76]	; 0x4c
    rcc_clk_init_handle.AHBCLKDivider = RCC_SYSCLK_DIV1;                /* AHB1 */
 80072f4:	2300      	movs	r3, #0
 80072f6:	653b      	str	r3, [r7, #80]	; 0x50
    rcc_clk_init_handle.APB1CLKDivider = RCC_HCLK_DIV4;                 /* APB12 */
 80072f8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80072fc:	657b      	str	r3, [r7, #84]	; 0x54
    rcc_clk_init_handle.APB2CLKDivider = RCC_HCLK_DIV2;                 /* APB21 */
 80072fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007302:	65bb      	str	r3, [r7, #88]	; 0x58

    ret = HAL_RCC_ClockConfig(&rcc_clk_init_handle, FLASH_LATENCY_5);   /* FLASH5WS6CPU */
 8007304:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007308:	2105      	movs	r1, #5
 800730a:	4618      	mov	r0, r3
 800730c:	f7fd fad2 	bl	80048b4 <HAL_RCC_ClockConfig>
 8007310:	4603      	mov	r3, r0
 8007312:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if(ret != HAL_OK)
 8007316:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800731a:	2b00      	cmp	r3, #0
 800731c:	d001      	beq.n	8007322 <sys_stm32_clock_init+0xc2>
    {
        return 1;                                                       /*  */
 800731e:	2301      	movs	r3, #1
 8007320:	e00d      	b.n	800733e <sys_stm32_clock_init+0xde>
    }
    
    /* STM32F405x/407x/415x/417x Z */
    if (HAL_GetREVID() == 0x1001)
 8007322:	f7fb feb1 	bl	8003088 <HAL_GetREVID>
 8007326:	4603      	mov	r3, r0
 8007328:	f241 0201 	movw	r2, #4097	; 0x1001
 800732c:	4293      	cmp	r3, r2
 800732e:	d105      	bne.n	800733c <sys_stm32_clock_init+0xdc>
    {
        __HAL_FLASH_PREFETCH_BUFFER_ENABLE();                           /* flash */
 8007330:	4b07      	ldr	r3, [pc, #28]	; (8007350 <sys_stm32_clock_init+0xf0>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a06      	ldr	r2, [pc, #24]	; (8007350 <sys_stm32_clock_init+0xf0>)
 8007336:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800733a:	6013      	str	r3, [r2, #0]
    }
    return 0;
 800733c:	2300      	movs	r3, #0
}
 800733e:	4618      	mov	r0, r3
 8007340:	3760      	adds	r7, #96	; 0x60
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	40023800 	.word	0x40023800
 800734c:	40007000 	.word	0x40007000
 8007350:	40023c00 	.word	0x40023c00

08007354 <__io_putchar>:
#define PUTCHAR_PROTOTYPE  int fgetc(FILE * f)

#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&g_uart1_handle, (uint8_t *)&ch, 1, 0xFFFF);
 800735c:	1d39      	adds	r1, r7, #4
 800735e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007362:	2201      	movs	r2, #1
 8007364:	4803      	ldr	r0, [pc, #12]	; (8007374 <__io_putchar+0x20>)
 8007366:	f7fe fe0d 	bl	8005f84 <HAL_UART_Transmit>
	return ch;
 800736a:	687b      	ldr	r3, [r7, #4]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3708      	adds	r7, #8
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	200005a4 	.word	0x200005a4

08007378 <usart_init>:
 * @note        : , .
 *              USARTsys_stm32_clock_init().
 * @retval      
 */
void usart_init(uint32_t baudrate)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b082      	sub	sp, #8
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
    /* UART  */
    g_uart1_handle.Instance = USART_UX;                         /* USART1 */
 8007380:	4b10      	ldr	r3, [pc, #64]	; (80073c4 <usart_init+0x4c>)
 8007382:	4a11      	ldr	r2, [pc, #68]	; (80073c8 <usart_init+0x50>)
 8007384:	601a      	str	r2, [r3, #0]
    g_uart1_handle.Init.BaudRate = baudrate;                    /*  */
 8007386:	4a0f      	ldr	r2, [pc, #60]	; (80073c4 <usart_init+0x4c>)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6053      	str	r3, [r2, #4]
    g_uart1_handle.Init.WordLength = UART_WORDLENGTH_8B;        /* 8 */
 800738c:	4b0d      	ldr	r3, [pc, #52]	; (80073c4 <usart_init+0x4c>)
 800738e:	2200      	movs	r2, #0
 8007390:	609a      	str	r2, [r3, #8]
    g_uart1_handle.Init.StopBits = UART_STOPBITS_1;             /*  */
 8007392:	4b0c      	ldr	r3, [pc, #48]	; (80073c4 <usart_init+0x4c>)
 8007394:	2200      	movs	r2, #0
 8007396:	60da      	str	r2, [r3, #12]
    g_uart1_handle.Init.Parity = UART_PARITY_NONE;              /*  */
 8007398:	4b0a      	ldr	r3, [pc, #40]	; (80073c4 <usart_init+0x4c>)
 800739a:	2200      	movs	r2, #0
 800739c:	611a      	str	r2, [r3, #16]
    g_uart1_handle.Init.HwFlowCtl = UART_HWCONTROL_NONE;        /*  */
 800739e:	4b09      	ldr	r3, [pc, #36]	; (80073c4 <usart_init+0x4c>)
 80073a0:	2200      	movs	r2, #0
 80073a2:	619a      	str	r2, [r3, #24]
    g_uart1_handle.Init.Mode = UART_MODE_TX_RX;                 /*  */
 80073a4:	4b07      	ldr	r3, [pc, #28]	; (80073c4 <usart_init+0x4c>)
 80073a6:	220c      	movs	r2, #12
 80073a8:	615a      	str	r2, [r3, #20]
    HAL_UART_Init(&g_uart1_handle);                             /* HAL_UART_Init()UART1 */
 80073aa:	4806      	ldr	r0, [pc, #24]	; (80073c4 <usart_init+0x4c>)
 80073ac:	f7fe fd9d 	bl	8005eea <HAL_UART_Init>

    /* UART_IT_RXNE */
    HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 80073b0:	2201      	movs	r2, #1
 80073b2:	4906      	ldr	r1, [pc, #24]	; (80073cc <usart_init+0x54>)
 80073b4:	4803      	ldr	r0, [pc, #12]	; (80073c4 <usart_init+0x4c>)
 80073b6:	f7fe ff19 	bl	80061ec <HAL_UART_Receive_IT>
}
 80073ba:	bf00      	nop
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	200005a4 	.word	0x200005a4
 80073c8:	40011000 	.word	0x40011000
 80073cc:	200005a0 	.word	0x200005a0

080073d0 <HAL_UART_MspInit>:
 * @note        HAL_UART_Init()
 *              
 * @retval      
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b08a      	sub	sp, #40	; 0x28
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;
    if(huart->Instance == USART1)                               /* 11 MSP */
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a29      	ldr	r2, [pc, #164]	; (8007484 <HAL_UART_MspInit+0xb4>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d14b      	bne.n	800747a <HAL_UART_MspInit+0xaa>
    {
        USART_UX_CLK_ENABLE();                                  /* USART1  */
 80073e2:	2300      	movs	r3, #0
 80073e4:	613b      	str	r3, [r7, #16]
 80073e6:	4b28      	ldr	r3, [pc, #160]	; (8007488 <HAL_UART_MspInit+0xb8>)
 80073e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073ea:	4a27      	ldr	r2, [pc, #156]	; (8007488 <HAL_UART_MspInit+0xb8>)
 80073ec:	f043 0310 	orr.w	r3, r3, #16
 80073f0:	6453      	str	r3, [r2, #68]	; 0x44
 80073f2:	4b25      	ldr	r3, [pc, #148]	; (8007488 <HAL_UART_MspInit+0xb8>)
 80073f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073f6:	f003 0310 	and.w	r3, r3, #16
 80073fa:	613b      	str	r3, [r7, #16]
 80073fc:	693b      	ldr	r3, [r7, #16]
        USART_TX_GPIO_CLK_ENABLE();                             /*  */
 80073fe:	2300      	movs	r3, #0
 8007400:	60fb      	str	r3, [r7, #12]
 8007402:	4b21      	ldr	r3, [pc, #132]	; (8007488 <HAL_UART_MspInit+0xb8>)
 8007404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007406:	4a20      	ldr	r2, [pc, #128]	; (8007488 <HAL_UART_MspInit+0xb8>)
 8007408:	f043 0302 	orr.w	r3, r3, #2
 800740c:	6313      	str	r3, [r2, #48]	; 0x30
 800740e:	4b1e      	ldr	r3, [pc, #120]	; (8007488 <HAL_UART_MspInit+0xb8>)
 8007410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007412:	f003 0302 	and.w	r3, r3, #2
 8007416:	60fb      	str	r3, [r7, #12]
 8007418:	68fb      	ldr	r3, [r7, #12]
        USART_RX_GPIO_CLK_ENABLE();                             /*  */
 800741a:	2300      	movs	r3, #0
 800741c:	60bb      	str	r3, [r7, #8]
 800741e:	4b1a      	ldr	r3, [pc, #104]	; (8007488 <HAL_UART_MspInit+0xb8>)
 8007420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007422:	4a19      	ldr	r2, [pc, #100]	; (8007488 <HAL_UART_MspInit+0xb8>)
 8007424:	f043 0302 	orr.w	r3, r3, #2
 8007428:	6313      	str	r3, [r2, #48]	; 0x30
 800742a:	4b17      	ldr	r3, [pc, #92]	; (8007488 <HAL_UART_MspInit+0xb8>)
 800742c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800742e:	f003 0302 	and.w	r3, r3, #2
 8007432:	60bb      	str	r3, [r7, #8]
 8007434:	68bb      	ldr	r3, [r7, #8]

        gpio_init_struct.Pin = USART_TX_GPIO_PIN;               /* TX */
 8007436:	2340      	movs	r3, #64	; 0x40
 8007438:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                /*  */
 800743a:	2302      	movs	r3, #2
 800743c:	61bb      	str	r3, [r7, #24]
        gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 800743e:	2301      	movs	r3, #1
 8007440:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 8007442:	2302      	movs	r3, #2
 8007444:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Alternate = USART_TX_GPIO_AF;          /* USART1 */
 8007446:	2307      	movs	r3, #7
 8007448:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(USART_TX_GPIO_PORT, &gpio_init_struct);   /*  */
 800744a:	f107 0314 	add.w	r3, r7, #20
 800744e:	4619      	mov	r1, r3
 8007450:	480e      	ldr	r0, [pc, #56]	; (800748c <HAL_UART_MspInit+0xbc>)
 8007452:	f7fc fde7 	bl	8004024 <HAL_GPIO_Init>

        gpio_init_struct.Pin = USART_RX_GPIO_PIN;               /* RX */
 8007456:	2380      	movs	r3, #128	; 0x80
 8007458:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Alternate = USART_RX_GPIO_AF;          /* USART1 */
 800745a:	2307      	movs	r3, #7
 800745c:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(USART_RX_GPIO_PORT, &gpio_init_struct);   /*  */
 800745e:	f107 0314 	add.w	r3, r7, #20
 8007462:	4619      	mov	r1, r3
 8007464:	4809      	ldr	r0, [pc, #36]	; (800748c <HAL_UART_MspInit+0xbc>)
 8007466:	f7fc fddd 	bl	8004024 <HAL_GPIO_Init>
        //__HAL_UART_DISABLE_IT(&g_uart1_handle, UART_IT_TC);     /*  */
#if USART_EN_RX


        //__HAL_UART_ENABLE_IT(&g_uart1_handle, UART_IT_RXNE);    /*  */
        HAL_NVIC_EnableIRQ(USART_UX_IRQn);                      /* USART1 */
 800746a:	2025      	movs	r0, #37	; 0x25
 800746c:	f7fc fb2b 	bl	8003ac6 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(USART_UX_IRQn, 8, 0);              /* 80 */
 8007470:	2200      	movs	r2, #0
 8007472:	2108      	movs	r1, #8
 8007474:	2025      	movs	r0, #37	; 0x25
 8007476:	f7fc fb0a 	bl	8003a8e <HAL_NVIC_SetPriority>
        //printf("Set usart priority to %d\r\n", NVIC_EncodePriority(NVIC_PRIORITYGROUP_3, 3, 1));

#endif
    }
}
 800747a:	bf00      	nop
 800747c:	3728      	adds	r7, #40	; 0x28
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	40011000 	.word	0x40011000
 8007488:	40023800 	.word	0x40023800
 800748c:	40020400 	.word	0x40020400

08007490 <HAL_UART_RxCpltCallback>:
                ,
 * @param       huart:
 * @retval      
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b084      	sub	sp, #16
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
	// We have not woken a task at the start of the ISR.
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 8007498:	2300      	movs	r3, #0
 800749a:	60fb      	str	r3, [r7, #12]
    if(huart->Instance == USART1)               /* 1 */
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a0c      	ldr	r2, [pc, #48]	; (80074d4 <HAL_UART_RxCpltCallback+0x44>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d112      	bne.n	80074cc <HAL_UART_RxCpltCallback+0x3c>
    {
#ifdef DEBUG_ON_USART1
		xQueueSendFromISR(Queue_Usart, &g_rx_buffer[0], &xHigherPriorityTaskWoken);
 80074a6:	4b0c      	ldr	r3, [pc, #48]	; (80074d8 <HAL_UART_RxCpltCallback+0x48>)
 80074a8:	6818      	ldr	r0, [r3, #0]
 80074aa:	f107 020c 	add.w	r2, r7, #12
 80074ae:	2300      	movs	r3, #0
 80074b0:	490a      	ldr	r1, [pc, #40]	; (80074dc <HAL_UART_RxCpltCallback+0x4c>)
 80074b2:	f000 fed9 	bl	8008268 <xQueueGenericSendFromISR>

		if(pdTRUE == xHigherPriorityTaskWoken)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d107      	bne.n	80074cc <HAL_UART_RxCpltCallback+0x3c>
		{
			// Actual macro used here is port specific.
			portYIELD_FROM_ISR(pdTRUE);
 80074bc:	4b08      	ldr	r3, [pc, #32]	; (80074e0 <HAL_UART_RxCpltCallback+0x50>)
 80074be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074c2:	601a      	str	r2, [r3, #0]
 80074c4:	f3bf 8f4f 	dsb	sy
 80074c8:	f3bf 8f6f 	isb	sy
//		{
//			// Actual macro used here is port specific.
//			portYIELD_FROM_ISR(pdTRUE);
//		}
//    }
}
 80074cc:	bf00      	nop
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	40011000 	.word	0x40011000
 80074d8:	20000318 	.word	0x20000318
 80074dc:	200005a0 	.word	0x200005a0
 80074e0:	e000ed04 	.word	0xe000ed04

080074e4 <USART1_IRQHandler>:
 * @param       
 * @retval      
 */

void USART_UX_IRQHandler(void)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
    uint8_t res;

    if ((__HAL_UART_GET_FLAG(&g_uart1_handle, UART_FLAG_RXNE) != RESET)) /*  */
 80074ea:	4b1f      	ldr	r3, [pc, #124]	; (8007568 <USART1_IRQHandler+0x84>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0320 	and.w	r3, r3, #32
 80074f4:	2b20      	cmp	r3, #32
 80074f6:	d106      	bne.n	8007506 <USART1_IRQHandler+0x22>
    {
        HAL_UART_Receive(&g_uart1_handle, &res, 1, 1000);
 80074f8:	1df9      	adds	r1, r7, #7
 80074fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80074fe:	2201      	movs	r2, #1
 8007500:	4819      	ldr	r0, [pc, #100]	; (8007568 <USART1_IRQHandler+0x84>)
 8007502:	f7fe fdd1 	bl	80060a8 <HAL_UART_Receive>
        //debug_handle(&res);
    }

    uint32_t timeout = 0;
 8007506:	2300      	movs	r3, #0
 8007508:	60fb      	str	r3, [r7, #12]
    uint32_t maxDelay = 0x1FFFF;
 800750a:	4b18      	ldr	r3, [pc, #96]	; (800756c <USART1_IRQHandler+0x88>)
 800750c:	60bb      	str	r3, [r7, #8]

    HAL_UART_IRQHandler(&g_uart1_handle);       /* HAL */
 800750e:	4816      	ldr	r0, [pc, #88]	; (8007568 <USART1_IRQHandler+0x84>)
 8007510:	f7fe fe9c 	bl	800624c <HAL_UART_IRQHandler>

    timeout = 0;
 8007514:	2300      	movs	r3, #0
 8007516:	60fb      	str	r3, [r7, #12]
    while (HAL_UART_GetState(&g_uart1_handle) != HAL_UART_STATE_READY) /*  */
 8007518:	e006      	b.n	8007528 <USART1_IRQHandler+0x44>
    {
        timeout++;                              /*  */
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	3301      	adds	r3, #1
 800751e:	60fb      	str	r3, [r7, #12]
        if(timeout > maxDelay)
 8007520:	68fa      	ldr	r2, [r7, #12]
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	429a      	cmp	r2, r3
 8007526:	d806      	bhi.n	8007536 <USART1_IRQHandler+0x52>
    while (HAL_UART_GetState(&g_uart1_handle) != HAL_UART_STATE_READY) /*  */
 8007528:	480f      	ldr	r0, [pc, #60]	; (8007568 <USART1_IRQHandler+0x84>)
 800752a:	f7ff f93d 	bl	80067a8 <HAL_UART_GetState>
 800752e:	4603      	mov	r3, r0
 8007530:	2b20      	cmp	r3, #32
 8007532:	d1f2      	bne.n	800751a <USART1_IRQHandler+0x36>
 8007534:	e000      	b.n	8007538 <USART1_IRQHandler+0x54>
        {
            break;
 8007536:	bf00      	nop
        }
    }

    timeout=0;
 8007538:	2300      	movs	r3, #0
 800753a:	60fb      	str	r3, [r7, #12]
    /* RxXferCount1 */
    while (HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE) != HAL_OK)
 800753c:	e006      	b.n	800754c <USART1_IRQHandler+0x68>
    {
        timeout++;                              /*  */
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	3301      	adds	r3, #1
 8007542:	60fb      	str	r3, [r7, #12]
        if (timeout > maxDelay)
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	429a      	cmp	r2, r3
 800754a:	d808      	bhi.n	800755e <USART1_IRQHandler+0x7a>
    while (HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE) != HAL_OK)
 800754c:	2201      	movs	r2, #1
 800754e:	4908      	ldr	r1, [pc, #32]	; (8007570 <USART1_IRQHandler+0x8c>)
 8007550:	4805      	ldr	r0, [pc, #20]	; (8007568 <USART1_IRQHandler+0x84>)
 8007552:	f7fe fe4b 	bl	80061ec <HAL_UART_Receive_IT>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d1f0      	bne.n	800753e <USART1_IRQHandler+0x5a>
        {
            break;
        }
    }
}
 800755c:	e000      	b.n	8007560 <USART1_IRQHandler+0x7c>
            break;
 800755e:	bf00      	nop
}
 8007560:	bf00      	nop
 8007562:	3710      	adds	r7, #16
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	200005a4 	.word	0x200005a4
 800756c:	0001ffff 	.word	0x0001ffff
 8007570:	200005a0 	.word	0x200005a0

08007574 <debug_obj_init>:
 * @brief       
 * @param       *data
 * @retval      
 */
void debug_obj_init(debug_data *data)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
    size_t obj_size = sizeof(debug_data);
 800757c:	23d8      	movs	r3, #216	; 0xd8
 800757e:	60fb      	str	r3, [r7, #12]
    memset(data, 0, (size_t)obj_size);             /*  */
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	2100      	movs	r1, #0
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f003 fa21 	bl	800a9cc <memset>
}
 800758a:	bf00      	nop
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
	...

08007594 <debug_structSize>:



void debug_structSize()
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b082      	sub	sp, #8
 8007598:	af00      	add	r7, sp, #0
	printf("Size of char is %d\r\n", sizeof(unsigned char));
 800759a:	2101      	movs	r1, #1
 800759c:	4815      	ldr	r0, [pc, #84]	; (80075f4 <debug_structSize+0x60>)
 800759e:	f004 f9f1 	bl	800b984 <iprintf>
	printf("Size of short is %d\r\n", sizeof(unsigned short));
 80075a2:	2102      	movs	r1, #2
 80075a4:	4814      	ldr	r0, [pc, #80]	; (80075f8 <debug_structSize+0x64>)
 80075a6:	f004 f9ed 	bl	800b984 <iprintf>
	printf("Size of MsgHeader_t is %d\r\n", sizeof(MsgHeader));
 80075aa:	2104      	movs	r1, #4
 80075ac:	4813      	ldr	r0, [pc, #76]	; (80075fc <debug_structSize+0x68>)
 80075ae:	f004 f9e9 	bl	800b984 <iprintf>
	printf("Size of MsgFooter_t is %d\r\n", sizeof(MsgFooter));
 80075b2:	2103      	movs	r1, #3
 80075b4:	4812      	ldr	r0, [pc, #72]	; (8007600 <debug_structSize+0x6c>)
 80075b6:	f004 f9e5 	bl	800b984 <iprintf>
	printf("Size of SendConfig_t is %d\r\n", sizeof(SendConfig));
 80075ba:	2117      	movs	r1, #23
 80075bc:	4811      	ldr	r0, [pc, #68]	; (8007604 <debug_structSize+0x70>)
 80075be:	f004 f9e1 	bl	800b984 <iprintf>
	printf("Version 1.0.0.1\r\n");
 80075c2:	4811      	ldr	r0, [pc, #68]	; (8007608 <debug_structSize+0x74>)
 80075c4:	f004 fa64 	bl	800ba90 <puts>

	uint32_t int1 = 0x3c23d70a;
 80075c8:	4b10      	ldr	r3, [pc, #64]	; (800760c <debug_structSize+0x78>)
 80075ca:	603b      	str	r3, [r7, #0]

	float float1 = *(float*) (&int1);
 80075cc:	463b      	mov	r3, r7
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	607b      	str	r3, [r7, #4]

	printf("Float value is %f\r\n", float1);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f7f8 ffb8 	bl	8000548 <__aeabi_f2d>
 80075d8:	4602      	mov	r2, r0
 80075da:	460b      	mov	r3, r1
 80075dc:	480c      	ldr	r0, [pc, #48]	; (8007610 <debug_structSize+0x7c>)
 80075de:	f004 f9d1 	bl	800b984 <iprintf>

	printf("Size of MeasureConfig_t is %d\r\n", sizeof(MeasureConfig_t));
 80075e2:	212b      	movs	r1, #43	; 0x2b
 80075e4:	480b      	ldr	r0, [pc, #44]	; (8007614 <debug_structSize+0x80>)
 80075e6:	f004 f9cd 	bl	800b984 <iprintf>
}
 80075ea:	bf00      	nop
 80075ec:	3708      	adds	r7, #8
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
 80075f2:	bf00      	nop
 80075f4:	0800f78c 	.word	0x0800f78c
 80075f8:	0800f7a4 	.word	0x0800f7a4
 80075fc:	0800f7bc 	.word	0x0800f7bc
 8007600:	0800f7d8 	.word	0x0800f7d8
 8007604:	0800f7f4 	.word	0x0800f7f4
 8007608:	0800f814 	.word	0x0800f814
 800760c:	3c23d70a 	.word	0x3c23d70a
 8007610:	0800f828 	.word	0x0800f828
 8007614:	0800f83c 	.word	0x0800f83c

08007618 <bytes2float>:
{

}

float bytes2float(__IO uint8_t *pdata1, __IO uint8_t *pdata2, __IO uint8_t *pdata3, __IO uint8_t *pdata4)
{
 8007618:	b480      	push	{r7}
 800761a:	b087      	sub	sp, #28
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
 8007624:	603b      	str	r3, [r7, #0]
	float ret = 0;
 8007626:	f04f 0300 	mov.w	r3, #0
 800762a:	617b      	str	r3, [r7, #20]
	uint32_t int1 = 0;
 800762c:	2300      	movs	r3, #0
 800762e:	613b      	str	r3, [r7, #16]
	int1 = *pdata1  	|
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	b2db      	uxtb	r3, r3
 8007636:	461a      	mov	r2, r3
		   *pdata2 << 8 |
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	b2db      	uxtb	r3, r3
 800763e:	021b      	lsls	r3, r3, #8
	int1 = *pdata1  	|
 8007640:	431a      	orrs	r2, r3
		   *pdata3 << 16|
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	b2db      	uxtb	r3, r3
 8007648:	041b      	lsls	r3, r3, #16
		   *pdata2 << 8 |
 800764a:	431a      	orrs	r2, r3
		   *pdata4 << 24;
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	b2db      	uxtb	r3, r3
 8007652:	061b      	lsls	r3, r3, #24
		   *pdata3 << 16|
 8007654:	4313      	orrs	r3, r2
	int1 = *pdata1  	|
 8007656:	613b      	str	r3, [r7, #16]

	ret = *(float*) (&int1);
 8007658:	f107 0310 	add.w	r3, r7, #16
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	617b      	str	r3, [r7, #20]

	return ret;
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	ee07 3a90 	vmov	s15, r3
}
 8007666:	eeb0 0a67 	vmov.f32	s0, s15
 800766a:	371c      	adds	r7, #28
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <debug_handle>:
 * @param       *data
 * @note        
 * @retval      
 */
bool debug_handle(uint8_t *data, MeasureConfig_t *pConfig)
{
 8007674:	b5b0      	push	{r4, r5, r7, lr}
 8007676:	b086      	sub	sp, #24
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
	bool ret_val = false;
 800767e:	2300      	movs	r3, #0
 8007680:	75fb      	strb	r3, [r7, #23]
	static uint8_t size_rev_max_len = sizeof(SendConfig);
    //uint8_t i;

    if (debug_rev_p >= size_rev_max_len)          /*  */
 8007682:	4b31      	ldr	r3, [pc, #196]	; (8007748 <debug_handle+0xd4>)
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	b2da      	uxtb	r2, r3
 8007688:	4b30      	ldr	r3, [pc, #192]	; (800774c <debug_handle+0xd8>)
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	429a      	cmp	r2, r3
 800768e:	d302      	bcc.n	8007696 <debug_handle+0x22>
    {
        debug_rev_p = 0;                           /*  */
 8007690:	4b2d      	ldr	r3, [pc, #180]	; (8007748 <debug_handle+0xd4>)
 8007692:	2200      	movs	r2, #0
 8007694:	701a      	strb	r2, [r3, #0]
    }

    debug_rev_data[debug_rev_p] = *(data);         /*  */
 8007696:	4b2c      	ldr	r3, [pc, #176]	; (8007748 <debug_handle+0xd4>)
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	b2db      	uxtb	r3, r3
 800769c:	461a      	mov	r2, r3
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	7819      	ldrb	r1, [r3, #0]
 80076a2:	4b2b      	ldr	r3, [pc, #172]	; (8007750 <debug_handle+0xdc>)
 80076a4:	5499      	strb	r1, [r3, r2]

    if(IS_A_PACK_FOOT(*data))
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	2baa      	cmp	r3, #170	; 0xaa
 80076ac:	f040 8295 	bne.w	8007bda <debug_handle+0x566>
    {
    	//
    	/*7, */
    	if(IS_PACK_LENGTH_7(debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN - 6)%
 80076b0:	4b25      	ldr	r3, [pc, #148]	; (8007748 <debug_handle+0xd4>)
 80076b2:	781b      	ldrb	r3, [r3, #0]
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	f103 0111 	add.w	r1, r3, #17
 80076ba:	4b26      	ldr	r3, [pc, #152]	; (8007754 <debug_handle+0xe0>)
 80076bc:	fb83 2301 	smull	r2, r3, r3, r1
 80076c0:	440b      	add	r3, r1
 80076c2:	111a      	asrs	r2, r3, #4
 80076c4:	17cb      	asrs	r3, r1, #31
 80076c6:	1ad2      	subs	r2, r2, r3
 80076c8:	4613      	mov	r3, r2
 80076ca:	005b      	lsls	r3, r3, #1
 80076cc:	4413      	add	r3, r2
 80076ce:	00db      	lsls	r3, r3, #3
 80076d0:	1a9b      	subs	r3, r3, r2
 80076d2:	1aca      	subs	r2, r1, r3
 80076d4:	4b1e      	ldr	r3, [pc, #120]	; (8007750 <debug_handle+0xdc>)
 80076d6:	5c9b      	ldrb	r3, [r3, r2]
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	2b55      	cmp	r3, #85	; 0x55
 80076dc:	d13e      	bne.n	800775c <debug_handle+0xe8>
//										 debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN - 1)%
//										 DEBUG_REV_MAX_LEN]);
//
//    		printf("Pack foot is 0x%02x\r\n", debug_rev_data[debug_rev_p]);

    		ret_val = true;
 80076de:	2301      	movs	r3, #1
 80076e0:	75fb      	strb	r3, [r7, #23]
    		printf("channel id is %d\r\n", debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN - 3)%
 80076e2:	4b19      	ldr	r3, [pc, #100]	; (8007748 <debug_handle+0xd4>)
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	f103 0114 	add.w	r1, r3, #20
 80076ec:	4b19      	ldr	r3, [pc, #100]	; (8007754 <debug_handle+0xe0>)
 80076ee:	fb83 2301 	smull	r2, r3, r3, r1
 80076f2:	440b      	add	r3, r1
 80076f4:	111a      	asrs	r2, r3, #4
 80076f6:	17cb      	asrs	r3, r1, #31
 80076f8:	1ad2      	subs	r2, r2, r3
 80076fa:	4613      	mov	r3, r2
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	4413      	add	r3, r2
 8007700:	00db      	lsls	r3, r3, #3
 8007702:	1a9b      	subs	r3, r3, r2
 8007704:	1aca      	subs	r2, r1, r3
 8007706:	4b12      	ldr	r3, [pc, #72]	; (8007750 <debug_handle+0xdc>)
 8007708:	5c9b      	ldrb	r3, [r3, r2]
 800770a:	b2db      	uxtb	r3, r3
 800770c:	4619      	mov	r1, r3
 800770e:	4812      	ldr	r0, [pc, #72]	; (8007758 <debug_handle+0xe4>)
 8007710:	f004 f938 	bl	800b984 <iprintf>
    		/*
    		 *  ReadConfig	= 0xa0+1
    		 *  StartTest	= 0xa0+2
    		 *  StropTest	= 0xa0+3
    		 */
    		pConfig->cmd_channel = 0xa0 + debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN - 3)%
 8007714:	4b0c      	ldr	r3, [pc, #48]	; (8007748 <debug_handle+0xd4>)
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	b2db      	uxtb	r3, r3
 800771a:	f103 0114 	add.w	r1, r3, #20
 800771e:	4b0d      	ldr	r3, [pc, #52]	; (8007754 <debug_handle+0xe0>)
 8007720:	fb83 2301 	smull	r2, r3, r3, r1
 8007724:	440b      	add	r3, r1
 8007726:	111a      	asrs	r2, r3, #4
 8007728:	17cb      	asrs	r3, r1, #31
 800772a:	1ad2      	subs	r2, r2, r3
 800772c:	4613      	mov	r3, r2
 800772e:	005b      	lsls	r3, r3, #1
 8007730:	4413      	add	r3, r2
 8007732:	00db      	lsls	r3, r3, #3
 8007734:	1a9b      	subs	r3, r3, r2
 8007736:	1aca      	subs	r2, r1, r3
 8007738:	4b05      	ldr	r3, [pc, #20]	; (8007750 <debug_handle+0xdc>)
 800773a:	5c9b      	ldrb	r3, [r3, r2]
 800773c:	b2db      	uxtb	r3, r3
 800773e:	3b60      	subs	r3, #96	; 0x60
 8007740:	b2da      	uxtb	r2, r3
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	701a      	strb	r2, [r3, #0]
 8007746:	e24a      	b.n	8007bde <debug_handle+0x56a>
 8007748:	200005ff 	.word	0x200005ff
 800774c:	20000011 	.word	0x20000011
 8007750:	200005e8 	.word	0x200005e8
 8007754:	b21642c9 	.word	0xb21642c9
 8007758:	0800f85c 	.word	0x0800f85c
														 DEBUG_REV_MAX_LEN];		//ReadConfig, StartTest, StopTest

    	}
    	/*23*/
    	else if(IS_PACK_LENGTH_7(debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN - 22)%
 800775c:	4bba      	ldr	r3, [pc, #744]	; (8007a48 <debug_handle+0x3d4>)
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	b2db      	uxtb	r3, r3
 8007762:	1c59      	adds	r1, r3, #1
 8007764:	4bb9      	ldr	r3, [pc, #740]	; (8007a4c <debug_handle+0x3d8>)
 8007766:	fb83 2301 	smull	r2, r3, r3, r1
 800776a:	440b      	add	r3, r1
 800776c:	111a      	asrs	r2, r3, #4
 800776e:	17cb      	asrs	r3, r1, #31
 8007770:	1ad2      	subs	r2, r2, r3
 8007772:	4613      	mov	r3, r2
 8007774:	005b      	lsls	r3, r3, #1
 8007776:	4413      	add	r3, r2
 8007778:	00db      	lsls	r3, r3, #3
 800777a:	1a9b      	subs	r3, r3, r2
 800777c:	1aca      	subs	r2, r1, r3
 800777e:	4bb4      	ldr	r3, [pc, #720]	; (8007a50 <debug_handle+0x3dc>)
 8007780:	5c9b      	ldrb	r3, [r3, r2]
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b55      	cmp	r3, #85	; 0x55
 8007786:	f040 8165 	bne.w	8007a54 <debug_handle+0x3e0>
												   DEBUG_REV_MAX_LEN]) )
    	{
    		int index_data = (debug_rev_p + DEBUG_REV_MAX_LEN - 22)%DEBUG_REV_MAX_LEN;
 800778a:	4baf      	ldr	r3, [pc, #700]	; (8007a48 <debug_handle+0x3d4>)
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	b2db      	uxtb	r3, r3
 8007790:	1c5a      	adds	r2, r3, #1
 8007792:	4bae      	ldr	r3, [pc, #696]	; (8007a4c <debug_handle+0x3d8>)
 8007794:	fb83 1302 	smull	r1, r3, r3, r2
 8007798:	4413      	add	r3, r2
 800779a:	1119      	asrs	r1, r3, #4
 800779c:	17d3      	asrs	r3, r2, #31
 800779e:	1ac9      	subs	r1, r1, r3
 80077a0:	460b      	mov	r3, r1
 80077a2:	005b      	lsls	r3, r3, #1
 80077a4:	440b      	add	r3, r1
 80077a6:	00db      	lsls	r3, r3, #3
 80077a8:	1a5b      	subs	r3, r3, r1
 80077aa:	1ad3      	subs	r3, r2, r3
 80077ac:	60fb      	str	r3, [r7, #12]
    		index_data = (index_data + 4)%DEBUG_REV_MAX_LEN;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	1d1a      	adds	r2, r3, #4
 80077b2:	4ba6      	ldr	r3, [pc, #664]	; (8007a4c <debug_handle+0x3d8>)
 80077b4:	fb83 1302 	smull	r1, r3, r3, r2
 80077b8:	4413      	add	r3, r2
 80077ba:	1119      	asrs	r1, r3, #4
 80077bc:	17d3      	asrs	r3, r2, #31
 80077be:	1ac9      	subs	r1, r1, r3
 80077c0:	460b      	mov	r3, r1
 80077c2:	005b      	lsls	r3, r3, #1
 80077c4:	440b      	add	r3, r1
 80077c6:	00db      	lsls	r3, r3, #3
 80077c8:	1a5b      	subs	r3, r3, r1
 80077ca:	1ad3      	subs	r3, r2, r3
 80077cc:	60fb      	str	r3, [r7, #12]

    		pConfig->step_x = bytes2float(&debug_rev_data[index_data],
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	4a9f      	ldr	r2, [pc, #636]	; (8007a50 <debug_handle+0x3dc>)
 80077d2:	1898      	adds	r0, r3, r2
    									  &debug_rev_data[(index_data+1)%DEBUG_REV_MAX_LEN],
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	1c59      	adds	r1, r3, #1
 80077d8:	4b9c      	ldr	r3, [pc, #624]	; (8007a4c <debug_handle+0x3d8>)
 80077da:	fb83 2301 	smull	r2, r3, r3, r1
 80077de:	440b      	add	r3, r1
 80077e0:	111a      	asrs	r2, r3, #4
 80077e2:	17cb      	asrs	r3, r1, #31
 80077e4:	1ad2      	subs	r2, r2, r3
 80077e6:	4613      	mov	r3, r2
 80077e8:	005b      	lsls	r3, r3, #1
 80077ea:	4413      	add	r3, r2
 80077ec:	00db      	lsls	r3, r3, #3
 80077ee:	1a9b      	subs	r3, r3, r2
 80077f0:	1aca      	subs	r2, r1, r3
    		pConfig->step_x = bytes2float(&debug_rev_data[index_data],
 80077f2:	4b97      	ldr	r3, [pc, #604]	; (8007a50 <debug_handle+0x3dc>)
 80077f4:	18d4      	adds	r4, r2, r3
										  &debug_rev_data[(index_data+2)%DEBUG_REV_MAX_LEN],
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	1c99      	adds	r1, r3, #2
 80077fa:	4b94      	ldr	r3, [pc, #592]	; (8007a4c <debug_handle+0x3d8>)
 80077fc:	fb83 2301 	smull	r2, r3, r3, r1
 8007800:	440b      	add	r3, r1
 8007802:	111a      	asrs	r2, r3, #4
 8007804:	17cb      	asrs	r3, r1, #31
 8007806:	1ad2      	subs	r2, r2, r3
 8007808:	4613      	mov	r3, r2
 800780a:	005b      	lsls	r3, r3, #1
 800780c:	4413      	add	r3, r2
 800780e:	00db      	lsls	r3, r3, #3
 8007810:	1a9b      	subs	r3, r3, r2
 8007812:	1aca      	subs	r2, r1, r3
    		pConfig->step_x = bytes2float(&debug_rev_data[index_data],
 8007814:	4b8e      	ldr	r3, [pc, #568]	; (8007a50 <debug_handle+0x3dc>)
 8007816:	18d5      	adds	r5, r2, r3
										  &debug_rev_data[(index_data+3)%DEBUG_REV_MAX_LEN]);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	1cd9      	adds	r1, r3, #3
 800781c:	4b8b      	ldr	r3, [pc, #556]	; (8007a4c <debug_handle+0x3d8>)
 800781e:	fb83 2301 	smull	r2, r3, r3, r1
 8007822:	440b      	add	r3, r1
 8007824:	111a      	asrs	r2, r3, #4
 8007826:	17cb      	asrs	r3, r1, #31
 8007828:	1ad2      	subs	r2, r2, r3
 800782a:	4613      	mov	r3, r2
 800782c:	005b      	lsls	r3, r3, #1
 800782e:	4413      	add	r3, r2
 8007830:	00db      	lsls	r3, r3, #3
 8007832:	1a9b      	subs	r3, r3, r2
 8007834:	1aca      	subs	r2, r1, r3
    		pConfig->step_x = bytes2float(&debug_rev_data[index_data],
 8007836:	4b86      	ldr	r3, [pc, #536]	; (8007a50 <debug_handle+0x3dc>)
 8007838:	4413      	add	r3, r2
 800783a:	462a      	mov	r2, r5
 800783c:	4621      	mov	r1, r4
 800783e:	f7ff feeb 	bl	8007618 <bytes2float>
 8007842:	eef0 7a40 	vmov.f32	s15, s0
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	3301      	adds	r3, #1
 800784a:	ee17 2a90 	vmov	r2, s15
 800784e:	601a      	str	r2, [r3, #0]

    		pConfig->step_y = bytes2float(&debug_rev_data[(index_data+4)%DEBUG_REV_MAX_LEN],
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	1d19      	adds	r1, r3, #4
 8007854:	4b7d      	ldr	r3, [pc, #500]	; (8007a4c <debug_handle+0x3d8>)
 8007856:	fb83 2301 	smull	r2, r3, r3, r1
 800785a:	440b      	add	r3, r1
 800785c:	111a      	asrs	r2, r3, #4
 800785e:	17cb      	asrs	r3, r1, #31
 8007860:	1ad2      	subs	r2, r2, r3
 8007862:	4613      	mov	r3, r2
 8007864:	005b      	lsls	r3, r3, #1
 8007866:	4413      	add	r3, r2
 8007868:	00db      	lsls	r3, r3, #3
 800786a:	1a9b      	subs	r3, r3, r2
 800786c:	1aca      	subs	r2, r1, r3
 800786e:	4b78      	ldr	r3, [pc, #480]	; (8007a50 <debug_handle+0x3dc>)
 8007870:	18d0      	adds	r0, r2, r3
    									  &debug_rev_data[(index_data+5)%DEBUG_REV_MAX_LEN],
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	1d59      	adds	r1, r3, #5
 8007876:	4b75      	ldr	r3, [pc, #468]	; (8007a4c <debug_handle+0x3d8>)
 8007878:	fb83 2301 	smull	r2, r3, r3, r1
 800787c:	440b      	add	r3, r1
 800787e:	111a      	asrs	r2, r3, #4
 8007880:	17cb      	asrs	r3, r1, #31
 8007882:	1ad2      	subs	r2, r2, r3
 8007884:	4613      	mov	r3, r2
 8007886:	005b      	lsls	r3, r3, #1
 8007888:	4413      	add	r3, r2
 800788a:	00db      	lsls	r3, r3, #3
 800788c:	1a9b      	subs	r3, r3, r2
 800788e:	1aca      	subs	r2, r1, r3
    		pConfig->step_y = bytes2float(&debug_rev_data[(index_data+4)%DEBUG_REV_MAX_LEN],
 8007890:	4b6f      	ldr	r3, [pc, #444]	; (8007a50 <debug_handle+0x3dc>)
 8007892:	18d4      	adds	r4, r2, r3
										  &debug_rev_data[(index_data+6)%DEBUG_REV_MAX_LEN],
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	1d99      	adds	r1, r3, #6
 8007898:	4b6c      	ldr	r3, [pc, #432]	; (8007a4c <debug_handle+0x3d8>)
 800789a:	fb83 2301 	smull	r2, r3, r3, r1
 800789e:	440b      	add	r3, r1
 80078a0:	111a      	asrs	r2, r3, #4
 80078a2:	17cb      	asrs	r3, r1, #31
 80078a4:	1ad2      	subs	r2, r2, r3
 80078a6:	4613      	mov	r3, r2
 80078a8:	005b      	lsls	r3, r3, #1
 80078aa:	4413      	add	r3, r2
 80078ac:	00db      	lsls	r3, r3, #3
 80078ae:	1a9b      	subs	r3, r3, r2
 80078b0:	1aca      	subs	r2, r1, r3
    		pConfig->step_y = bytes2float(&debug_rev_data[(index_data+4)%DEBUG_REV_MAX_LEN],
 80078b2:	4b67      	ldr	r3, [pc, #412]	; (8007a50 <debug_handle+0x3dc>)
 80078b4:	18d5      	adds	r5, r2, r3
										  &debug_rev_data[(index_data+7)%DEBUG_REV_MAX_LEN]);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	1dd9      	adds	r1, r3, #7
 80078ba:	4b64      	ldr	r3, [pc, #400]	; (8007a4c <debug_handle+0x3d8>)
 80078bc:	fb83 2301 	smull	r2, r3, r3, r1
 80078c0:	440b      	add	r3, r1
 80078c2:	111a      	asrs	r2, r3, #4
 80078c4:	17cb      	asrs	r3, r1, #31
 80078c6:	1ad2      	subs	r2, r2, r3
 80078c8:	4613      	mov	r3, r2
 80078ca:	005b      	lsls	r3, r3, #1
 80078cc:	4413      	add	r3, r2
 80078ce:	00db      	lsls	r3, r3, #3
 80078d0:	1a9b      	subs	r3, r3, r2
 80078d2:	1aca      	subs	r2, r1, r3
    		pConfig->step_y = bytes2float(&debug_rev_data[(index_data+4)%DEBUG_REV_MAX_LEN],
 80078d4:	4b5e      	ldr	r3, [pc, #376]	; (8007a50 <debug_handle+0x3dc>)
 80078d6:	4413      	add	r3, r2
 80078d8:	462a      	mov	r2, r5
 80078da:	4621      	mov	r1, r4
 80078dc:	f7ff fe9c 	bl	8007618 <bytes2float>
 80078e0:	eef0 7a40 	vmov.f32	s15, s0
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	3305      	adds	r3, #5
 80078e8:	ee17 2a90 	vmov	r2, s15
 80078ec:	601a      	str	r2, [r3, #0]

    		pConfig->step_z = bytes2float(&debug_rev_data[(index_data+8)%DEBUG_REV_MAX_LEN],
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f103 0108 	add.w	r1, r3, #8
 80078f4:	4b55      	ldr	r3, [pc, #340]	; (8007a4c <debug_handle+0x3d8>)
 80078f6:	fb83 2301 	smull	r2, r3, r3, r1
 80078fa:	440b      	add	r3, r1
 80078fc:	111a      	asrs	r2, r3, #4
 80078fe:	17cb      	asrs	r3, r1, #31
 8007900:	1ad2      	subs	r2, r2, r3
 8007902:	4613      	mov	r3, r2
 8007904:	005b      	lsls	r3, r3, #1
 8007906:	4413      	add	r3, r2
 8007908:	00db      	lsls	r3, r3, #3
 800790a:	1a9b      	subs	r3, r3, r2
 800790c:	1aca      	subs	r2, r1, r3
 800790e:	4b50      	ldr	r3, [pc, #320]	; (8007a50 <debug_handle+0x3dc>)
 8007910:	18d0      	adds	r0, r2, r3
										  &debug_rev_data[(index_data+9)%DEBUG_REV_MAX_LEN],
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f103 0109 	add.w	r1, r3, #9
 8007918:	4b4c      	ldr	r3, [pc, #304]	; (8007a4c <debug_handle+0x3d8>)
 800791a:	fb83 2301 	smull	r2, r3, r3, r1
 800791e:	440b      	add	r3, r1
 8007920:	111a      	asrs	r2, r3, #4
 8007922:	17cb      	asrs	r3, r1, #31
 8007924:	1ad2      	subs	r2, r2, r3
 8007926:	4613      	mov	r3, r2
 8007928:	005b      	lsls	r3, r3, #1
 800792a:	4413      	add	r3, r2
 800792c:	00db      	lsls	r3, r3, #3
 800792e:	1a9b      	subs	r3, r3, r2
 8007930:	1aca      	subs	r2, r1, r3
    		pConfig->step_z = bytes2float(&debug_rev_data[(index_data+8)%DEBUG_REV_MAX_LEN],
 8007932:	4b47      	ldr	r3, [pc, #284]	; (8007a50 <debug_handle+0x3dc>)
 8007934:	18d4      	adds	r4, r2, r3
										  &debug_rev_data[(index_data+10)%DEBUG_REV_MAX_LEN],
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f103 010a 	add.w	r1, r3, #10
 800793c:	4b43      	ldr	r3, [pc, #268]	; (8007a4c <debug_handle+0x3d8>)
 800793e:	fb83 2301 	smull	r2, r3, r3, r1
 8007942:	440b      	add	r3, r1
 8007944:	111a      	asrs	r2, r3, #4
 8007946:	17cb      	asrs	r3, r1, #31
 8007948:	1ad2      	subs	r2, r2, r3
 800794a:	4613      	mov	r3, r2
 800794c:	005b      	lsls	r3, r3, #1
 800794e:	4413      	add	r3, r2
 8007950:	00db      	lsls	r3, r3, #3
 8007952:	1a9b      	subs	r3, r3, r2
 8007954:	1aca      	subs	r2, r1, r3
    		pConfig->step_z = bytes2float(&debug_rev_data[(index_data+8)%DEBUG_REV_MAX_LEN],
 8007956:	4b3e      	ldr	r3, [pc, #248]	; (8007a50 <debug_handle+0x3dc>)
 8007958:	18d5      	adds	r5, r2, r3
										  &debug_rev_data[(index_data+11)%DEBUG_REV_MAX_LEN]);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f103 010b 	add.w	r1, r3, #11
 8007960:	4b3a      	ldr	r3, [pc, #232]	; (8007a4c <debug_handle+0x3d8>)
 8007962:	fb83 2301 	smull	r2, r3, r3, r1
 8007966:	440b      	add	r3, r1
 8007968:	111a      	asrs	r2, r3, #4
 800796a:	17cb      	asrs	r3, r1, #31
 800796c:	1ad2      	subs	r2, r2, r3
 800796e:	4613      	mov	r3, r2
 8007970:	005b      	lsls	r3, r3, #1
 8007972:	4413      	add	r3, r2
 8007974:	00db      	lsls	r3, r3, #3
 8007976:	1a9b      	subs	r3, r3, r2
 8007978:	1aca      	subs	r2, r1, r3
    		pConfig->step_z = bytes2float(&debug_rev_data[(index_data+8)%DEBUG_REV_MAX_LEN],
 800797a:	4b35      	ldr	r3, [pc, #212]	; (8007a50 <debug_handle+0x3dc>)
 800797c:	4413      	add	r3, r2
 800797e:	462a      	mov	r2, r5
 8007980:	4621      	mov	r1, r4
 8007982:	f7ff fe49 	bl	8007618 <bytes2float>
 8007986:	eef0 7a40 	vmov.f32	s15, s0
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	3309      	adds	r3, #9
 800798e:	ee17 2a90 	vmov	r2, s15
 8007992:	601a      	str	r2, [r3, #0]

    		pConfig->amplifier_current = bytes2float(&debug_rev_data[(index_data+12)%DEBUG_REV_MAX_LEN],
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f103 010c 	add.w	r1, r3, #12
 800799a:	4b2c      	ldr	r3, [pc, #176]	; (8007a4c <debug_handle+0x3d8>)
 800799c:	fb83 2301 	smull	r2, r3, r3, r1
 80079a0:	440b      	add	r3, r1
 80079a2:	111a      	asrs	r2, r3, #4
 80079a4:	17cb      	asrs	r3, r1, #31
 80079a6:	1ad2      	subs	r2, r2, r3
 80079a8:	4613      	mov	r3, r2
 80079aa:	005b      	lsls	r3, r3, #1
 80079ac:	4413      	add	r3, r2
 80079ae:	00db      	lsls	r3, r3, #3
 80079b0:	1a9b      	subs	r3, r3, r2
 80079b2:	1aca      	subs	r2, r1, r3
 80079b4:	4b26      	ldr	r3, [pc, #152]	; (8007a50 <debug_handle+0x3dc>)
 80079b6:	18d0      	adds	r0, r2, r3
    												 &debug_rev_data[(index_data+13)%DEBUG_REV_MAX_LEN],
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f103 010d 	add.w	r1, r3, #13
 80079be:	4b23      	ldr	r3, [pc, #140]	; (8007a4c <debug_handle+0x3d8>)
 80079c0:	fb83 2301 	smull	r2, r3, r3, r1
 80079c4:	440b      	add	r3, r1
 80079c6:	111a      	asrs	r2, r3, #4
 80079c8:	17cb      	asrs	r3, r1, #31
 80079ca:	1ad2      	subs	r2, r2, r3
 80079cc:	4613      	mov	r3, r2
 80079ce:	005b      	lsls	r3, r3, #1
 80079d0:	4413      	add	r3, r2
 80079d2:	00db      	lsls	r3, r3, #3
 80079d4:	1a9b      	subs	r3, r3, r2
 80079d6:	1aca      	subs	r2, r1, r3
    		pConfig->amplifier_current = bytes2float(&debug_rev_data[(index_data+12)%DEBUG_REV_MAX_LEN],
 80079d8:	4b1d      	ldr	r3, [pc, #116]	; (8007a50 <debug_handle+0x3dc>)
 80079da:	18d4      	adds	r4, r2, r3
													 &debug_rev_data[(index_data+14)%DEBUG_REV_MAX_LEN],
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f103 010e 	add.w	r1, r3, #14
 80079e2:	4b1a      	ldr	r3, [pc, #104]	; (8007a4c <debug_handle+0x3d8>)
 80079e4:	fb83 2301 	smull	r2, r3, r3, r1
 80079e8:	440b      	add	r3, r1
 80079ea:	111a      	asrs	r2, r3, #4
 80079ec:	17cb      	asrs	r3, r1, #31
 80079ee:	1ad2      	subs	r2, r2, r3
 80079f0:	4613      	mov	r3, r2
 80079f2:	005b      	lsls	r3, r3, #1
 80079f4:	4413      	add	r3, r2
 80079f6:	00db      	lsls	r3, r3, #3
 80079f8:	1a9b      	subs	r3, r3, r2
 80079fa:	1aca      	subs	r2, r1, r3
    		pConfig->amplifier_current = bytes2float(&debug_rev_data[(index_data+12)%DEBUG_REV_MAX_LEN],
 80079fc:	4b14      	ldr	r3, [pc, #80]	; (8007a50 <debug_handle+0x3dc>)
 80079fe:	18d5      	adds	r5, r2, r3
													 &debug_rev_data[(index_data+15)%DEBUG_REV_MAX_LEN]);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f103 010f 	add.w	r1, r3, #15
 8007a06:	4b11      	ldr	r3, [pc, #68]	; (8007a4c <debug_handle+0x3d8>)
 8007a08:	fb83 2301 	smull	r2, r3, r3, r1
 8007a0c:	440b      	add	r3, r1
 8007a0e:	111a      	asrs	r2, r3, #4
 8007a10:	17cb      	asrs	r3, r1, #31
 8007a12:	1ad2      	subs	r2, r2, r3
 8007a14:	4613      	mov	r3, r2
 8007a16:	005b      	lsls	r3, r3, #1
 8007a18:	4413      	add	r3, r2
 8007a1a:	00db      	lsls	r3, r3, #3
 8007a1c:	1a9b      	subs	r3, r3, r2
 8007a1e:	1aca      	subs	r2, r1, r3
    		pConfig->amplifier_current = bytes2float(&debug_rev_data[(index_data+12)%DEBUG_REV_MAX_LEN],
 8007a20:	4b0b      	ldr	r3, [pc, #44]	; (8007a50 <debug_handle+0x3dc>)
 8007a22:	4413      	add	r3, r2
 8007a24:	462a      	mov	r2, r5
 8007a26:	4621      	mov	r1, r4
 8007a28:	f7ff fdf6 	bl	8007618 <bytes2float>
 8007a2c:	eef0 7a40 	vmov.f32	s15, s0
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	330d      	adds	r3, #13
 8007a34:	ee17 2a90 	vmov	r2, s15
 8007a38:	601a      	str	r2, [r3, #0]
//    				pConfig->step_x,
//					pConfig->step_y,
//					pConfig->step_z,
//					pConfig->amplifier_current);

    		ret_val = true;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	75fb      	strb	r3, [r7, #23]
    		pConfig->cmd_channel = 0xa0;//SendConfig`
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	22a0      	movs	r2, #160	; 0xa0
 8007a42:	701a      	strb	r2, [r3, #0]
 8007a44:	e0cb      	b.n	8007bde <debug_handle+0x56a>
 8007a46:	bf00      	nop
 8007a48:	200005ff 	.word	0x200005ff
 8007a4c:	b21642c9 	.word	0xb21642c9
 8007a50:	200005e8 	.word	0x200005e8
    	}
    	/*DEBUGX, Y, Z13*/
    	else if(IS_PACK_LENGTH_7(debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN - 12)%
 8007a54:	4b68      	ldr	r3, [pc, #416]	; (8007bf8 <debug_handle+0x584>)
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	f103 010b 	add.w	r1, r3, #11
 8007a5e:	4b67      	ldr	r3, [pc, #412]	; (8007bfc <debug_handle+0x588>)
 8007a60:	fb83 2301 	smull	r2, r3, r3, r1
 8007a64:	440b      	add	r3, r1
 8007a66:	111a      	asrs	r2, r3, #4
 8007a68:	17cb      	asrs	r3, r1, #31
 8007a6a:	1ad2      	subs	r2, r2, r3
 8007a6c:	4613      	mov	r3, r2
 8007a6e:	005b      	lsls	r3, r3, #1
 8007a70:	4413      	add	r3, r2
 8007a72:	00db      	lsls	r3, r3, #3
 8007a74:	1a9b      	subs	r3, r3, r2
 8007a76:	1aca      	subs	r2, r1, r3
 8007a78:	4b61      	ldr	r3, [pc, #388]	; (8007c00 <debug_handle+0x58c>)
 8007a7a:	5c9b      	ldrb	r3, [r3, r2]
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	2b55      	cmp	r3, #85	; 0x55
 8007a80:	d17d      	bne.n	8007b7e <debug_handle+0x50a>
												   DEBUG_REV_MAX_LEN]) )
    	{
    		/*5*/
    		pConfig->dir_x	= debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN - 7)%
 8007a82:	4b5d      	ldr	r3, [pc, #372]	; (8007bf8 <debug_handle+0x584>)
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	f103 0110 	add.w	r1, r3, #16
 8007a8c:	4b5b      	ldr	r3, [pc, #364]	; (8007bfc <debug_handle+0x588>)
 8007a8e:	fb83 2301 	smull	r2, r3, r3, r1
 8007a92:	440b      	add	r3, r1
 8007a94:	111a      	asrs	r2, r3, #4
 8007a96:	17cb      	asrs	r3, r1, #31
 8007a98:	1ad2      	subs	r2, r2, r3
 8007a9a:	4613      	mov	r3, r2
 8007a9c:	005b      	lsls	r3, r3, #1
 8007a9e:	4413      	add	r3, r2
 8007aa0:	00db      	lsls	r3, r3, #3
 8007aa2:	1a9b      	subs	r3, r3, r2
 8007aa4:	1aca      	subs	r2, r1, r3
 8007aa6:	4b56      	ldr	r3, [pc, #344]	; (8007c00 <debug_handle+0x58c>)
 8007aa8:	5c9b      	ldrb	r3, [r3, r2]
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	bf14      	ite	ne
 8007ab0:	2301      	movne	r3, #1
 8007ab2:	2300      	moveq	r3, #0
 8007ab4:	b2da      	uxtb	r2, r3
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
											   DEBUG_REV_MAX_LEN];

		    pConfig->step_x	= bytes2float(&debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN-6)%
 8007abc:	4b4e      	ldr	r3, [pc, #312]	; (8007bf8 <debug_handle+0x584>)
 8007abe:	781b      	ldrb	r3, [r3, #0]
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	f103 0111 	add.w	r1, r3, #17
 8007ac6:	4b4d      	ldr	r3, [pc, #308]	; (8007bfc <debug_handle+0x588>)
 8007ac8:	fb83 2301 	smull	r2, r3, r3, r1
 8007acc:	440b      	add	r3, r1
 8007ace:	111a      	asrs	r2, r3, #4
 8007ad0:	17cb      	asrs	r3, r1, #31
 8007ad2:	1ad2      	subs	r2, r2, r3
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	005b      	lsls	r3, r3, #1
 8007ad8:	4413      	add	r3, r2
 8007ada:	00db      	lsls	r3, r3, #3
 8007adc:	1a9b      	subs	r3, r3, r2
 8007ade:	1aca      	subs	r2, r1, r3
 8007ae0:	4b47      	ldr	r3, [pc, #284]	; (8007c00 <debug_handle+0x58c>)
 8007ae2:	18d0      	adds	r0, r2, r3
														   DEBUG_REV_MAX_LEN],
		    		&debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN-5)%DEBUG_REV_MAX_LEN],
 8007ae4:	4b44      	ldr	r3, [pc, #272]	; (8007bf8 <debug_handle+0x584>)
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	f103 0112 	add.w	r1, r3, #18
 8007aee:	4b43      	ldr	r3, [pc, #268]	; (8007bfc <debug_handle+0x588>)
 8007af0:	fb83 2301 	smull	r2, r3, r3, r1
 8007af4:	440b      	add	r3, r1
 8007af6:	111a      	asrs	r2, r3, #4
 8007af8:	17cb      	asrs	r3, r1, #31
 8007afa:	1ad2      	subs	r2, r2, r3
 8007afc:	4613      	mov	r3, r2
 8007afe:	005b      	lsls	r3, r3, #1
 8007b00:	4413      	add	r3, r2
 8007b02:	00db      	lsls	r3, r3, #3
 8007b04:	1a9b      	subs	r3, r3, r2
 8007b06:	1aca      	subs	r2, r1, r3
		    pConfig->step_x	= bytes2float(&debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN-6)%
 8007b08:	4b3d      	ldr	r3, [pc, #244]	; (8007c00 <debug_handle+0x58c>)
 8007b0a:	18d4      	adds	r4, r2, r3
					&debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN-4)%DEBUG_REV_MAX_LEN],
 8007b0c:	4b3a      	ldr	r3, [pc, #232]	; (8007bf8 <debug_handle+0x584>)
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	f103 0113 	add.w	r1, r3, #19
 8007b16:	4b39      	ldr	r3, [pc, #228]	; (8007bfc <debug_handle+0x588>)
 8007b18:	fb83 2301 	smull	r2, r3, r3, r1
 8007b1c:	440b      	add	r3, r1
 8007b1e:	111a      	asrs	r2, r3, #4
 8007b20:	17cb      	asrs	r3, r1, #31
 8007b22:	1ad2      	subs	r2, r2, r3
 8007b24:	4613      	mov	r3, r2
 8007b26:	005b      	lsls	r3, r3, #1
 8007b28:	4413      	add	r3, r2
 8007b2a:	00db      	lsls	r3, r3, #3
 8007b2c:	1a9b      	subs	r3, r3, r2
 8007b2e:	1aca      	subs	r2, r1, r3
		    pConfig->step_x	= bytes2float(&debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN-6)%
 8007b30:	4b33      	ldr	r3, [pc, #204]	; (8007c00 <debug_handle+0x58c>)
 8007b32:	18d5      	adds	r5, r2, r3
					&debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN-3)%DEBUG_REV_MAX_LEN]);
 8007b34:	4b30      	ldr	r3, [pc, #192]	; (8007bf8 <debug_handle+0x584>)
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	f103 0114 	add.w	r1, r3, #20
 8007b3e:	4b2f      	ldr	r3, [pc, #188]	; (8007bfc <debug_handle+0x588>)
 8007b40:	fb83 2301 	smull	r2, r3, r3, r1
 8007b44:	440b      	add	r3, r1
 8007b46:	111a      	asrs	r2, r3, #4
 8007b48:	17cb      	asrs	r3, r1, #31
 8007b4a:	1ad2      	subs	r2, r2, r3
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	005b      	lsls	r3, r3, #1
 8007b50:	4413      	add	r3, r2
 8007b52:	00db      	lsls	r3, r3, #3
 8007b54:	1a9b      	subs	r3, r3, r2
 8007b56:	1aca      	subs	r2, r1, r3
		    pConfig->step_x	= bytes2float(&debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN-6)%
 8007b58:	4b29      	ldr	r3, [pc, #164]	; (8007c00 <debug_handle+0x58c>)
 8007b5a:	4413      	add	r3, r2
 8007b5c:	462a      	mov	r2, r5
 8007b5e:	4621      	mov	r1, r4
 8007b60:	f7ff fd5a 	bl	8007618 <bytes2float>
 8007b64:	eef0 7a40 	vmov.f32	s15, s0
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	ee17 2a90 	vmov	r2, s15
 8007b70:	601a      	str	r2, [r3, #0]

		    pConfig->cmd_channel = 0xa4;		//DebugX, Y, Z
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	22a4      	movs	r2, #164	; 0xa4
 8007b76:	701a      	strb	r2, [r3, #0]

		    ret_val = true;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	75fb      	strb	r3, [r7, #23]
 8007b7c:	e02f      	b.n	8007bde <debug_handle+0x56a>
    	}
    	else
    	{
    		printf("Pack length is not 7 but 0x%x\r\n", debug_rev_data[(debug_rev_p + DEBUG_REV_MAX_LEN - 22)%
 8007b7e:	4b1e      	ldr	r3, [pc, #120]	; (8007bf8 <debug_handle+0x584>)
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	1c59      	adds	r1, r3, #1
 8007b86:	4b1d      	ldr	r3, [pc, #116]	; (8007bfc <debug_handle+0x588>)
 8007b88:	fb83 2301 	smull	r2, r3, r3, r1
 8007b8c:	440b      	add	r3, r1
 8007b8e:	111a      	asrs	r2, r3, #4
 8007b90:	17cb      	asrs	r3, r1, #31
 8007b92:	1ad2      	subs	r2, r2, r3
 8007b94:	4613      	mov	r3, r2
 8007b96:	005b      	lsls	r3, r3, #1
 8007b98:	4413      	add	r3, r2
 8007b9a:	00db      	lsls	r3, r3, #3
 8007b9c:	1a9b      	subs	r3, r3, r2
 8007b9e:	1aca      	subs	r2, r1, r3
 8007ba0:	4b17      	ldr	r3, [pc, #92]	; (8007c00 <debug_handle+0x58c>)
 8007ba2:	5c9b      	ldrb	r3, [r3, r2]
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	4816      	ldr	r0, [pc, #88]	; (8007c04 <debug_handle+0x590>)
 8007baa:	f003 feeb 	bl	800b984 <iprintf>
											  DEBUG_REV_MAX_LEN]);
    		for(int i=0; i<23; i++)
 8007bae:	2300      	movs	r3, #0
 8007bb0:	613b      	str	r3, [r7, #16]
 8007bb2:	e00c      	b.n	8007bce <debug_handle+0x55a>
    		{
    			printf("%d %x\r\n", i, debug_rev_data[i]);
 8007bb4:	4a12      	ldr	r2, [pc, #72]	; (8007c00 <debug_handle+0x58c>)
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	4413      	add	r3, r2
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	6939      	ldr	r1, [r7, #16]
 8007bc2:	4811      	ldr	r0, [pc, #68]	; (8007c08 <debug_handle+0x594>)
 8007bc4:	f003 fede 	bl	800b984 <iprintf>
    		for(int i=0; i<23; i++)
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	613b      	str	r3, [r7, #16]
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	2b16      	cmp	r3, #22
 8007bd2:	ddef      	ble.n	8007bb4 <debug_handle+0x540>
    		}
    		ret_val = false;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	75fb      	strb	r3, [r7, #23]
 8007bd8:	e001      	b.n	8007bde <debug_handle+0x56a>
    	}
    }
    else
    {
    	ret_val = false;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	75fb      	strb	r3, [r7, #23]
    	//printf("It's not a pack foot 0x%x\r\n", *data);
    }
    debug_rev_p++;
 8007bde:	4b06      	ldr	r3, [pc, #24]	; (8007bf8 <debug_handle+0x584>)
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	3301      	adds	r3, #1
 8007be6:	b2da      	uxtb	r2, r3
 8007be8:	4b03      	ldr	r3, [pc, #12]	; (8007bf8 <debug_handle+0x584>)
 8007bea:	701a      	strb	r2, [r3, #0]

    return ret_val;
 8007bec:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3718      	adds	r7, #24
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bdb0      	pop	{r4, r5, r7, pc}
 8007bf6:	bf00      	nop
 8007bf8:	200005ff 	.word	0x200005ff
 8007bfc:	b21642c9 	.word	0xb21642c9
 8007c00:	200005e8 	.word	0x200005e8
 8007c04:	0800f870 	.word	0x0800f870
 8007c08:	0800f890 	.word	0x0800f890

08007c0c <debug_init>:
 * @brief       
 * @param       
 * @retval      
 */
void debug_init(void)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	af00      	add	r7, sp, #0
    debug_obj_init(&g_debug);            /*  */
 8007c10:	4802      	ldr	r0, [pc, #8]	; (8007c1c <debug_init+0x10>)
 8007c12:	f7ff fcaf 	bl	8007574 <debug_obj_init>
}
 8007c16:	bf00      	nop
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	20000600 	.word	0x20000600

08007c20 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	4a07      	ldr	r2, [pc, #28]	; (8007c4c <vApplicationGetIdleTaskMemory+0x2c>)
 8007c30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	4a06      	ldr	r2, [pc, #24]	; (8007c50 <vApplicationGetIdleTaskMemory+0x30>)
 8007c36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2280      	movs	r2, #128	; 0x80
 8007c3c:	601a      	str	r2, [r3, #0]
}
 8007c3e:	bf00      	nop
 8007c40:	3714      	adds	r7, #20
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
 8007c4a:	bf00      	nop
 8007c4c:	200006d8 	.word	0x200006d8
 8007c50:	20000734 	.word	0x20000734

08007c54 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007c54:	b480      	push	{r7}
 8007c56:	b085      	sub	sp, #20
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	4a07      	ldr	r2, [pc, #28]	; (8007c80 <vApplicationGetTimerTaskMemory+0x2c>)
 8007c64:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	4a06      	ldr	r2, [pc, #24]	; (8007c84 <vApplicationGetTimerTaskMemory+0x30>)
 8007c6a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007c72:	601a      	str	r2, [r3, #0]
}
 8007c74:	bf00      	nop
 8007c76:	3714      	adds	r7, #20
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	20000934 	.word	0x20000934
 8007c84:	20000990 	.word	0x20000990

08007c88 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f103 0208 	add.w	r2, r3, #8
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007ca0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f103 0208 	add.w	r2, r3, #8
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f103 0208 	add.w	r2, r3, #8
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007cd6:	bf00      	nop
 8007cd8:	370c      	adds	r7, #12
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr

08007ce2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ce2:	b480      	push	{r7}
 8007ce4:	b085      	sub	sp, #20
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	6078      	str	r0, [r7, #4]
 8007cea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	689a      	ldr	r2, [r3, #8]
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	683a      	ldr	r2, [r7, #0]
 8007d06:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	683a      	ldr	r2, [r7, #0]
 8007d0c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	687a      	ldr	r2, [r7, #4]
 8007d12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	1c5a      	adds	r2, r3, #1
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	601a      	str	r2, [r3, #0]
}
 8007d1e:	bf00      	nop
 8007d20:	3714      	adds	r7, #20
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr

08007d2a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d2a:	b480      	push	{r7}
 8007d2c:	b085      	sub	sp, #20
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	6078      	str	r0, [r7, #4]
 8007d32:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d40:	d103      	bne.n	8007d4a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	691b      	ldr	r3, [r3, #16]
 8007d46:	60fb      	str	r3, [r7, #12]
 8007d48:	e00c      	b.n	8007d64 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	3308      	adds	r3, #8
 8007d4e:	60fb      	str	r3, [r7, #12]
 8007d50:	e002      	b.n	8007d58 <vListInsert+0x2e>
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	60fb      	str	r3, [r7, #12]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68ba      	ldr	r2, [r7, #8]
 8007d60:	429a      	cmp	r2, r3
 8007d62:	d2f6      	bcs.n	8007d52 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	685a      	ldr	r2, [r3, #4]
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	683a      	ldr	r2, [r7, #0]
 8007d72:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	683a      	ldr	r2, [r7, #0]
 8007d7e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	1c5a      	adds	r2, r3, #1
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	601a      	str	r2, [r3, #0]
}
 8007d90:	bf00      	nop
 8007d92:	3714      	adds	r7, #20
 8007d94:	46bd      	mov	sp, r7
 8007d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9a:	4770      	bx	lr

08007d9c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	691b      	ldr	r3, [r3, #16]
 8007da8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	6892      	ldr	r2, [r2, #8]
 8007db2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	6852      	ldr	r2, [r2, #4]
 8007dbc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d103      	bne.n	8007dd0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	689a      	ldr	r2, [r3, #8]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	1e5a      	subs	r2, r3, #1
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3714      	adds	r7, #20
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10a      	bne.n	8007e1a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e08:	f383 8811 	msr	BASEPRI, r3
 8007e0c:	f3bf 8f6f 	isb	sy
 8007e10:	f3bf 8f4f 	dsb	sy
 8007e14:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007e16:	bf00      	nop
 8007e18:	e7fe      	b.n	8007e18 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007e1a:	f002 fa63 	bl	800a2e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e26:	68f9      	ldr	r1, [r7, #12]
 8007e28:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007e2a:	fb01 f303 	mul.w	r3, r1, r3
 8007e2e:	441a      	add	r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2200      	movs	r2, #0
 8007e38:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e4a:	3b01      	subs	r3, #1
 8007e4c:	68f9      	ldr	r1, [r7, #12]
 8007e4e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007e50:	fb01 f303 	mul.w	r3, r1, r3
 8007e54:	441a      	add	r2, r3
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	22ff      	movs	r2, #255	; 0xff
 8007e5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	22ff      	movs	r2, #255	; 0xff
 8007e66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d114      	bne.n	8007e9a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	691b      	ldr	r3, [r3, #16]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d01a      	beq.n	8007eae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	3310      	adds	r3, #16
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f001 f9af 	bl	80091e0 <xTaskRemoveFromEventList>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d012      	beq.n	8007eae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007e88:	4b0c      	ldr	r3, [pc, #48]	; (8007ebc <xQueueGenericReset+0xcc>)
 8007e8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e8e:	601a      	str	r2, [r3, #0]
 8007e90:	f3bf 8f4f 	dsb	sy
 8007e94:	f3bf 8f6f 	isb	sy
 8007e98:	e009      	b.n	8007eae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3310      	adds	r3, #16
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f7ff fef2 	bl	8007c88 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	3324      	adds	r3, #36	; 0x24
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f7ff feed 	bl	8007c88 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007eae:	f002 fa49 	bl	800a344 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007eb2:	2301      	movs	r3, #1
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3710      	adds	r7, #16
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	e000ed04 	.word	0xe000ed04

08007ec0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b08e      	sub	sp, #56	; 0x38
 8007ec4:	af02      	add	r7, sp, #8
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
 8007ecc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d10a      	bne.n	8007eea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed8:	f383 8811 	msr	BASEPRI, r3
 8007edc:	f3bf 8f6f 	isb	sy
 8007ee0:	f3bf 8f4f 	dsb	sy
 8007ee4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007ee6:	bf00      	nop
 8007ee8:	e7fe      	b.n	8007ee8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10a      	bne.n	8007f06 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef4:	f383 8811 	msr	BASEPRI, r3
 8007ef8:	f3bf 8f6f 	isb	sy
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007f02:	bf00      	nop
 8007f04:	e7fe      	b.n	8007f04 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d002      	beq.n	8007f12 <xQueueGenericCreateStatic+0x52>
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d001      	beq.n	8007f16 <xQueueGenericCreateStatic+0x56>
 8007f12:	2301      	movs	r3, #1
 8007f14:	e000      	b.n	8007f18 <xQueueGenericCreateStatic+0x58>
 8007f16:	2300      	movs	r3, #0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d10a      	bne.n	8007f32 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f20:	f383 8811 	msr	BASEPRI, r3
 8007f24:	f3bf 8f6f 	isb	sy
 8007f28:	f3bf 8f4f 	dsb	sy
 8007f2c:	623b      	str	r3, [r7, #32]
}
 8007f2e:	bf00      	nop
 8007f30:	e7fe      	b.n	8007f30 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d102      	bne.n	8007f3e <xQueueGenericCreateStatic+0x7e>
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d101      	bne.n	8007f42 <xQueueGenericCreateStatic+0x82>
 8007f3e:	2301      	movs	r3, #1
 8007f40:	e000      	b.n	8007f44 <xQueueGenericCreateStatic+0x84>
 8007f42:	2300      	movs	r3, #0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d10a      	bne.n	8007f5e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f4c:	f383 8811 	msr	BASEPRI, r3
 8007f50:	f3bf 8f6f 	isb	sy
 8007f54:	f3bf 8f4f 	dsb	sy
 8007f58:	61fb      	str	r3, [r7, #28]
}
 8007f5a:	bf00      	nop
 8007f5c:	e7fe      	b.n	8007f5c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007f5e:	2350      	movs	r3, #80	; 0x50
 8007f60:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	2b50      	cmp	r3, #80	; 0x50
 8007f66:	d00a      	beq.n	8007f7e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6c:	f383 8811 	msr	BASEPRI, r3
 8007f70:	f3bf 8f6f 	isb	sy
 8007f74:	f3bf 8f4f 	dsb	sy
 8007f78:	61bb      	str	r3, [r7, #24]
}
 8007f7a:	bf00      	nop
 8007f7c:	e7fe      	b.n	8007f7c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007f7e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00d      	beq.n	8007fa6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007f92:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	68b9      	ldr	r1, [r7, #8]
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f000 f83f 	bl	8008024 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3730      	adds	r7, #48	; 0x30
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b08a      	sub	sp, #40	; 0x28
 8007fb4:	af02      	add	r7, sp, #8
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d10a      	bne.n	8007fda <xQueueGenericCreate+0x2a>
	__asm volatile
 8007fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc8:	f383 8811 	msr	BASEPRI, r3
 8007fcc:	f3bf 8f6f 	isb	sy
 8007fd0:	f3bf 8f4f 	dsb	sy
 8007fd4:	613b      	str	r3, [r7, #16]
}
 8007fd6:	bf00      	nop
 8007fd8:	e7fe      	b.n	8007fd8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	68ba      	ldr	r2, [r7, #8]
 8007fde:	fb02 f303 	mul.w	r3, r2, r3
 8007fe2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	3350      	adds	r3, #80	; 0x50
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f002 fa9d 	bl	800a528 <pvPortMalloc>
 8007fee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007ff0:	69bb      	ldr	r3, [r7, #24]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d011      	beq.n	800801a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	3350      	adds	r3, #80	; 0x50
 8007ffe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	2200      	movs	r2, #0
 8008004:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008008:	79fa      	ldrb	r2, [r7, #7]
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	9300      	str	r3, [sp, #0]
 800800e:	4613      	mov	r3, r2
 8008010:	697a      	ldr	r2, [r7, #20]
 8008012:	68b9      	ldr	r1, [r7, #8]
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f000 f805 	bl	8008024 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800801a:	69bb      	ldr	r3, [r7, #24]
	}
 800801c:	4618      	mov	r0, r3
 800801e:	3720      	adds	r7, #32
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b084      	sub	sp, #16
 8008028:	af00      	add	r7, sp, #0
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	60b9      	str	r1, [r7, #8]
 800802e:	607a      	str	r2, [r7, #4]
 8008030:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d103      	bne.n	8008040 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	69ba      	ldr	r2, [r7, #24]
 800803c:	601a      	str	r2, [r3, #0]
 800803e:	e002      	b.n	8008046 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008040:	69bb      	ldr	r3, [r7, #24]
 8008042:	687a      	ldr	r2, [r7, #4]
 8008044:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	68fa      	ldr	r2, [r7, #12]
 800804a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	68ba      	ldr	r2, [r7, #8]
 8008050:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008052:	2101      	movs	r1, #1
 8008054:	69b8      	ldr	r0, [r7, #24]
 8008056:	f7ff fecb 	bl	8007df0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	78fa      	ldrb	r2, [r7, #3]
 800805e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008062:	bf00      	nop
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
	...

0800806c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b08e      	sub	sp, #56	; 0x38
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	607a      	str	r2, [r7, #4]
 8008078:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800807a:	2300      	movs	r3, #0
 800807c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008084:	2b00      	cmp	r3, #0
 8008086:	d10a      	bne.n	800809e <xQueueGenericSend+0x32>
	__asm volatile
 8008088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808c:	f383 8811 	msr	BASEPRI, r3
 8008090:	f3bf 8f6f 	isb	sy
 8008094:	f3bf 8f4f 	dsb	sy
 8008098:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800809a:	bf00      	nop
 800809c:	e7fe      	b.n	800809c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d103      	bne.n	80080ac <xQueueGenericSend+0x40>
 80080a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d101      	bne.n	80080b0 <xQueueGenericSend+0x44>
 80080ac:	2301      	movs	r3, #1
 80080ae:	e000      	b.n	80080b2 <xQueueGenericSend+0x46>
 80080b0:	2300      	movs	r3, #0
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d10a      	bne.n	80080cc <xQueueGenericSend+0x60>
	__asm volatile
 80080b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ba:	f383 8811 	msr	BASEPRI, r3
 80080be:	f3bf 8f6f 	isb	sy
 80080c2:	f3bf 8f4f 	dsb	sy
 80080c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80080c8:	bf00      	nop
 80080ca:	e7fe      	b.n	80080ca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d103      	bne.n	80080da <xQueueGenericSend+0x6e>
 80080d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d101      	bne.n	80080de <xQueueGenericSend+0x72>
 80080da:	2301      	movs	r3, #1
 80080dc:	e000      	b.n	80080e0 <xQueueGenericSend+0x74>
 80080de:	2300      	movs	r3, #0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d10a      	bne.n	80080fa <xQueueGenericSend+0x8e>
	__asm volatile
 80080e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e8:	f383 8811 	msr	BASEPRI, r3
 80080ec:	f3bf 8f6f 	isb	sy
 80080f0:	f3bf 8f4f 	dsb	sy
 80080f4:	623b      	str	r3, [r7, #32]
}
 80080f6:	bf00      	nop
 80080f8:	e7fe      	b.n	80080f8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080fa:	f001 fa3f 	bl	800957c <xTaskGetSchedulerState>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d102      	bne.n	800810a <xQueueGenericSend+0x9e>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d101      	bne.n	800810e <xQueueGenericSend+0xa2>
 800810a:	2301      	movs	r3, #1
 800810c:	e000      	b.n	8008110 <xQueueGenericSend+0xa4>
 800810e:	2300      	movs	r3, #0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d10a      	bne.n	800812a <xQueueGenericSend+0xbe>
	__asm volatile
 8008114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008118:	f383 8811 	msr	BASEPRI, r3
 800811c:	f3bf 8f6f 	isb	sy
 8008120:	f3bf 8f4f 	dsb	sy
 8008124:	61fb      	str	r3, [r7, #28]
}
 8008126:	bf00      	nop
 8008128:	e7fe      	b.n	8008128 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800812a:	f002 f8db 	bl	800a2e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800812e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008130:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008136:	429a      	cmp	r2, r3
 8008138:	d302      	bcc.n	8008140 <xQueueGenericSend+0xd4>
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	2b02      	cmp	r3, #2
 800813e:	d129      	bne.n	8008194 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008140:	683a      	ldr	r2, [r7, #0]
 8008142:	68b9      	ldr	r1, [r7, #8]
 8008144:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008146:	f000 fa0b 	bl	8008560 <prvCopyDataToQueue>
 800814a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800814c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800814e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008150:	2b00      	cmp	r3, #0
 8008152:	d010      	beq.n	8008176 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008156:	3324      	adds	r3, #36	; 0x24
 8008158:	4618      	mov	r0, r3
 800815a:	f001 f841 	bl	80091e0 <xTaskRemoveFromEventList>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d013      	beq.n	800818c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008164:	4b3f      	ldr	r3, [pc, #252]	; (8008264 <xQueueGenericSend+0x1f8>)
 8008166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800816a:	601a      	str	r2, [r3, #0]
 800816c:	f3bf 8f4f 	dsb	sy
 8008170:	f3bf 8f6f 	isb	sy
 8008174:	e00a      	b.n	800818c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008178:	2b00      	cmp	r3, #0
 800817a:	d007      	beq.n	800818c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800817c:	4b39      	ldr	r3, [pc, #228]	; (8008264 <xQueueGenericSend+0x1f8>)
 800817e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008182:	601a      	str	r2, [r3, #0]
 8008184:	f3bf 8f4f 	dsb	sy
 8008188:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800818c:	f002 f8da 	bl	800a344 <vPortExitCritical>
				return pdPASS;
 8008190:	2301      	movs	r3, #1
 8008192:	e063      	b.n	800825c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d103      	bne.n	80081a2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800819a:	f002 f8d3 	bl	800a344 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800819e:	2300      	movs	r3, #0
 80081a0:	e05c      	b.n	800825c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d106      	bne.n	80081b6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081a8:	f107 0314 	add.w	r3, r7, #20
 80081ac:	4618      	mov	r0, r3
 80081ae:	f001 f87b 	bl	80092a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081b2:	2301      	movs	r3, #1
 80081b4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081b6:	f002 f8c5 	bl	800a344 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081ba:	f000 fded 	bl	8008d98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081be:	f002 f891 	bl	800a2e4 <vPortEnterCritical>
 80081c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80081c8:	b25b      	sxtb	r3, r3
 80081ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ce:	d103      	bne.n	80081d8 <xQueueGenericSend+0x16c>
 80081d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d2:	2200      	movs	r2, #0
 80081d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80081de:	b25b      	sxtb	r3, r3
 80081e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081e4:	d103      	bne.n	80081ee <xQueueGenericSend+0x182>
 80081e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081e8:	2200      	movs	r2, #0
 80081ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081ee:	f002 f8a9 	bl	800a344 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80081f2:	1d3a      	adds	r2, r7, #4
 80081f4:	f107 0314 	add.w	r3, r7, #20
 80081f8:	4611      	mov	r1, r2
 80081fa:	4618      	mov	r0, r3
 80081fc:	f001 f86a 	bl	80092d4 <xTaskCheckForTimeOut>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d124      	bne.n	8008250 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008206:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008208:	f000 faa2 	bl	8008750 <prvIsQueueFull>
 800820c:	4603      	mov	r3, r0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d018      	beq.n	8008244 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008214:	3310      	adds	r3, #16
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	4611      	mov	r1, r2
 800821a:	4618      	mov	r0, r3
 800821c:	f000 ff90 	bl	8009140 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008220:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008222:	f000 fa2d 	bl	8008680 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008226:	f000 fdc5 	bl	8008db4 <xTaskResumeAll>
 800822a:	4603      	mov	r3, r0
 800822c:	2b00      	cmp	r3, #0
 800822e:	f47f af7c 	bne.w	800812a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008232:	4b0c      	ldr	r3, [pc, #48]	; (8008264 <xQueueGenericSend+0x1f8>)
 8008234:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008238:	601a      	str	r2, [r3, #0]
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	f3bf 8f6f 	isb	sy
 8008242:	e772      	b.n	800812a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008244:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008246:	f000 fa1b 	bl	8008680 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800824a:	f000 fdb3 	bl	8008db4 <xTaskResumeAll>
 800824e:	e76c      	b.n	800812a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008250:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008252:	f000 fa15 	bl	8008680 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008256:	f000 fdad 	bl	8008db4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800825a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800825c:	4618      	mov	r0, r3
 800825e:	3738      	adds	r7, #56	; 0x38
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}
 8008264:	e000ed04 	.word	0xe000ed04

08008268 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b090      	sub	sp, #64	; 0x40
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	607a      	str	r2, [r7, #4]
 8008274:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800827a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800827c:	2b00      	cmp	r3, #0
 800827e:	d10a      	bne.n	8008296 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008284:	f383 8811 	msr	BASEPRI, r3
 8008288:	f3bf 8f6f 	isb	sy
 800828c:	f3bf 8f4f 	dsb	sy
 8008290:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008292:	bf00      	nop
 8008294:	e7fe      	b.n	8008294 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d103      	bne.n	80082a4 <xQueueGenericSendFromISR+0x3c>
 800829c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800829e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d101      	bne.n	80082a8 <xQueueGenericSendFromISR+0x40>
 80082a4:	2301      	movs	r3, #1
 80082a6:	e000      	b.n	80082aa <xQueueGenericSendFromISR+0x42>
 80082a8:	2300      	movs	r3, #0
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d10a      	bne.n	80082c4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80082ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b2:	f383 8811 	msr	BASEPRI, r3
 80082b6:	f3bf 8f6f 	isb	sy
 80082ba:	f3bf 8f4f 	dsb	sy
 80082be:	627b      	str	r3, [r7, #36]	; 0x24
}
 80082c0:	bf00      	nop
 80082c2:	e7fe      	b.n	80082c2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	2b02      	cmp	r3, #2
 80082c8:	d103      	bne.n	80082d2 <xQueueGenericSendFromISR+0x6a>
 80082ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d101      	bne.n	80082d6 <xQueueGenericSendFromISR+0x6e>
 80082d2:	2301      	movs	r3, #1
 80082d4:	e000      	b.n	80082d8 <xQueueGenericSendFromISR+0x70>
 80082d6:	2300      	movs	r3, #0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d10a      	bne.n	80082f2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80082dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e0:	f383 8811 	msr	BASEPRI, r3
 80082e4:	f3bf 8f6f 	isb	sy
 80082e8:	f3bf 8f4f 	dsb	sy
 80082ec:	623b      	str	r3, [r7, #32]
}
 80082ee:	bf00      	nop
 80082f0:	e7fe      	b.n	80082f0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80082f2:	f002 f8d9 	bl	800a4a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80082f6:	f3ef 8211 	mrs	r2, BASEPRI
 80082fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082fe:	f383 8811 	msr	BASEPRI, r3
 8008302:	f3bf 8f6f 	isb	sy
 8008306:	f3bf 8f4f 	dsb	sy
 800830a:	61fa      	str	r2, [r7, #28]
 800830c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800830e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008310:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008314:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800831a:	429a      	cmp	r2, r3
 800831c:	d302      	bcc.n	8008324 <xQueueGenericSendFromISR+0xbc>
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	2b02      	cmp	r3, #2
 8008322:	d12f      	bne.n	8008384 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800832a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800832e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008332:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008334:	683a      	ldr	r2, [r7, #0]
 8008336:	68b9      	ldr	r1, [r7, #8]
 8008338:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800833a:	f000 f911 	bl	8008560 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800833e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008346:	d112      	bne.n	800836e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800834a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800834c:	2b00      	cmp	r3, #0
 800834e:	d016      	beq.n	800837e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008352:	3324      	adds	r3, #36	; 0x24
 8008354:	4618      	mov	r0, r3
 8008356:	f000 ff43 	bl	80091e0 <xTaskRemoveFromEventList>
 800835a:	4603      	mov	r3, r0
 800835c:	2b00      	cmp	r3, #0
 800835e:	d00e      	beq.n	800837e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00b      	beq.n	800837e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2201      	movs	r2, #1
 800836a:	601a      	str	r2, [r3, #0]
 800836c:	e007      	b.n	800837e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800836e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008372:	3301      	adds	r3, #1
 8008374:	b2db      	uxtb	r3, r3
 8008376:	b25a      	sxtb	r2, r3
 8008378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800837a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800837e:	2301      	movs	r3, #1
 8008380:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008382:	e001      	b.n	8008388 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008384:	2300      	movs	r3, #0
 8008386:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800838a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008392:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008394:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008396:	4618      	mov	r0, r3
 8008398:	3740      	adds	r7, #64	; 0x40
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
	...

080083a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b08c      	sub	sp, #48	; 0x30
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80083ac:	2300      	movs	r3, #0
 80083ae:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80083b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d10a      	bne.n	80083d0 <xQueueReceive+0x30>
	__asm volatile
 80083ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083be:	f383 8811 	msr	BASEPRI, r3
 80083c2:	f3bf 8f6f 	isb	sy
 80083c6:	f3bf 8f4f 	dsb	sy
 80083ca:	623b      	str	r3, [r7, #32]
}
 80083cc:	bf00      	nop
 80083ce:	e7fe      	b.n	80083ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d103      	bne.n	80083de <xQueueReceive+0x3e>
 80083d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d101      	bne.n	80083e2 <xQueueReceive+0x42>
 80083de:	2301      	movs	r3, #1
 80083e0:	e000      	b.n	80083e4 <xQueueReceive+0x44>
 80083e2:	2300      	movs	r3, #0
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d10a      	bne.n	80083fe <xQueueReceive+0x5e>
	__asm volatile
 80083e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ec:	f383 8811 	msr	BASEPRI, r3
 80083f0:	f3bf 8f6f 	isb	sy
 80083f4:	f3bf 8f4f 	dsb	sy
 80083f8:	61fb      	str	r3, [r7, #28]
}
 80083fa:	bf00      	nop
 80083fc:	e7fe      	b.n	80083fc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083fe:	f001 f8bd 	bl	800957c <xTaskGetSchedulerState>
 8008402:	4603      	mov	r3, r0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d102      	bne.n	800840e <xQueueReceive+0x6e>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d101      	bne.n	8008412 <xQueueReceive+0x72>
 800840e:	2301      	movs	r3, #1
 8008410:	e000      	b.n	8008414 <xQueueReceive+0x74>
 8008412:	2300      	movs	r3, #0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d10a      	bne.n	800842e <xQueueReceive+0x8e>
	__asm volatile
 8008418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	61bb      	str	r3, [r7, #24]
}
 800842a:	bf00      	nop
 800842c:	e7fe      	b.n	800842c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800842e:	f001 ff59 	bl	800a2e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008436:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843a:	2b00      	cmp	r3, #0
 800843c:	d01f      	beq.n	800847e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800843e:	68b9      	ldr	r1, [r7, #8]
 8008440:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008442:	f000 f8f7 	bl	8008634 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008448:	1e5a      	subs	r2, r3, #1
 800844a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800844e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00f      	beq.n	8008476 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008458:	3310      	adds	r3, #16
 800845a:	4618      	mov	r0, r3
 800845c:	f000 fec0 	bl	80091e0 <xTaskRemoveFromEventList>
 8008460:	4603      	mov	r3, r0
 8008462:	2b00      	cmp	r3, #0
 8008464:	d007      	beq.n	8008476 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008466:	4b3d      	ldr	r3, [pc, #244]	; (800855c <xQueueReceive+0x1bc>)
 8008468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800846c:	601a      	str	r2, [r3, #0]
 800846e:	f3bf 8f4f 	dsb	sy
 8008472:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008476:	f001 ff65 	bl	800a344 <vPortExitCritical>
				return pdPASS;
 800847a:	2301      	movs	r3, #1
 800847c:	e069      	b.n	8008552 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d103      	bne.n	800848c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008484:	f001 ff5e 	bl	800a344 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008488:	2300      	movs	r3, #0
 800848a:	e062      	b.n	8008552 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800848c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800848e:	2b00      	cmp	r3, #0
 8008490:	d106      	bne.n	80084a0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008492:	f107 0310 	add.w	r3, r7, #16
 8008496:	4618      	mov	r0, r3
 8008498:	f000 ff06 	bl	80092a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800849c:	2301      	movs	r3, #1
 800849e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80084a0:	f001 ff50 	bl	800a344 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80084a4:	f000 fc78 	bl	8008d98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084a8:	f001 ff1c 	bl	800a2e4 <vPortEnterCritical>
 80084ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80084b2:	b25b      	sxtb	r3, r3
 80084b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b8:	d103      	bne.n	80084c2 <xQueueReceive+0x122>
 80084ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80084c8:	b25b      	sxtb	r3, r3
 80084ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ce:	d103      	bne.n	80084d8 <xQueueReceive+0x138>
 80084d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d2:	2200      	movs	r2, #0
 80084d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084d8:	f001 ff34 	bl	800a344 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80084dc:	1d3a      	adds	r2, r7, #4
 80084de:	f107 0310 	add.w	r3, r7, #16
 80084e2:	4611      	mov	r1, r2
 80084e4:	4618      	mov	r0, r3
 80084e6:	f000 fef5 	bl	80092d4 <xTaskCheckForTimeOut>
 80084ea:	4603      	mov	r3, r0
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d123      	bne.n	8008538 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80084f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084f2:	f000 f917 	bl	8008724 <prvIsQueueEmpty>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d017      	beq.n	800852c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80084fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fe:	3324      	adds	r3, #36	; 0x24
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	4611      	mov	r1, r2
 8008504:	4618      	mov	r0, r3
 8008506:	f000 fe1b 	bl	8009140 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800850a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800850c:	f000 f8b8 	bl	8008680 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008510:	f000 fc50 	bl	8008db4 <xTaskResumeAll>
 8008514:	4603      	mov	r3, r0
 8008516:	2b00      	cmp	r3, #0
 8008518:	d189      	bne.n	800842e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800851a:	4b10      	ldr	r3, [pc, #64]	; (800855c <xQueueReceive+0x1bc>)
 800851c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008520:	601a      	str	r2, [r3, #0]
 8008522:	f3bf 8f4f 	dsb	sy
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	e780      	b.n	800842e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800852c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800852e:	f000 f8a7 	bl	8008680 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008532:	f000 fc3f 	bl	8008db4 <xTaskResumeAll>
 8008536:	e77a      	b.n	800842e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008538:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800853a:	f000 f8a1 	bl	8008680 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800853e:	f000 fc39 	bl	8008db4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008542:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008544:	f000 f8ee 	bl	8008724 <prvIsQueueEmpty>
 8008548:	4603      	mov	r3, r0
 800854a:	2b00      	cmp	r3, #0
 800854c:	f43f af6f 	beq.w	800842e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008550:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008552:	4618      	mov	r0, r3
 8008554:	3730      	adds	r7, #48	; 0x30
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	e000ed04 	.word	0xe000ed04

08008560 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800856c:	2300      	movs	r3, #0
 800856e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008574:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800857a:	2b00      	cmp	r3, #0
 800857c:	d10d      	bne.n	800859a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d14d      	bne.n	8008622 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	4618      	mov	r0, r3
 800858c:	f001 f814 	bl	80095b8 <xTaskPriorityDisinherit>
 8008590:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	609a      	str	r2, [r3, #8]
 8008598:	e043      	b.n	8008622 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d119      	bne.n	80085d4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6858      	ldr	r0, [r3, #4]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a8:	461a      	mov	r2, r3
 80085aa:	68b9      	ldr	r1, [r7, #8]
 80085ac:	f002 fa00 	bl	800a9b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	685a      	ldr	r2, [r3, #4]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b8:	441a      	add	r2, r3
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	685a      	ldr	r2, [r3, #4]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	689b      	ldr	r3, [r3, #8]
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d32b      	bcc.n	8008622 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	605a      	str	r2, [r3, #4]
 80085d2:	e026      	b.n	8008622 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	68d8      	ldr	r0, [r3, #12]
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085dc:	461a      	mov	r2, r3
 80085de:	68b9      	ldr	r1, [r7, #8]
 80085e0:	f002 f9e6 	bl	800a9b0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	68da      	ldr	r2, [r3, #12]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ec:	425b      	negs	r3, r3
 80085ee:	441a      	add	r2, r3
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	68da      	ldr	r2, [r3, #12]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	429a      	cmp	r2, r3
 80085fe:	d207      	bcs.n	8008610 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	689a      	ldr	r2, [r3, #8]
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008608:	425b      	negs	r3, r3
 800860a:	441a      	add	r2, r3
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2b02      	cmp	r3, #2
 8008614:	d105      	bne.n	8008622 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d002      	beq.n	8008622 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	3b01      	subs	r3, #1
 8008620:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	1c5a      	adds	r2, r3, #1
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800862a:	697b      	ldr	r3, [r7, #20]
}
 800862c:	4618      	mov	r0, r3
 800862e:	3718      	adds	r7, #24
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b082      	sub	sp, #8
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008642:	2b00      	cmp	r3, #0
 8008644:	d018      	beq.n	8008678 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	68da      	ldr	r2, [r3, #12]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864e:	441a      	add	r2, r3
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	68da      	ldr	r2, [r3, #12]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	429a      	cmp	r2, r3
 800865e:	d303      	bcc.n	8008668 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	68d9      	ldr	r1, [r3, #12]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008670:	461a      	mov	r2, r3
 8008672:	6838      	ldr	r0, [r7, #0]
 8008674:	f002 f99c 	bl	800a9b0 <memcpy>
	}
}
 8008678:	bf00      	nop
 800867a:	3708      	adds	r7, #8
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008688:	f001 fe2c 	bl	800a2e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008692:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008694:	e011      	b.n	80086ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869a:	2b00      	cmp	r3, #0
 800869c:	d012      	beq.n	80086c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	3324      	adds	r3, #36	; 0x24
 80086a2:	4618      	mov	r0, r3
 80086a4:	f000 fd9c 	bl	80091e0 <xTaskRemoveFromEventList>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d001      	beq.n	80086b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80086ae:	f000 fe73 	bl	8009398 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80086b2:	7bfb      	ldrb	r3, [r7, #15]
 80086b4:	3b01      	subs	r3, #1
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80086ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	dce9      	bgt.n	8008696 <prvUnlockQueue+0x16>
 80086c2:	e000      	b.n	80086c6 <prvUnlockQueue+0x46>
					break;
 80086c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	22ff      	movs	r2, #255	; 0xff
 80086ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80086ce:	f001 fe39 	bl	800a344 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80086d2:	f001 fe07 	bl	800a2e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80086dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80086de:	e011      	b.n	8008704 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	691b      	ldr	r3, [r3, #16]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d012      	beq.n	800870e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	3310      	adds	r3, #16
 80086ec:	4618      	mov	r0, r3
 80086ee:	f000 fd77 	bl	80091e0 <xTaskRemoveFromEventList>
 80086f2:	4603      	mov	r3, r0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d001      	beq.n	80086fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80086f8:	f000 fe4e 	bl	8009398 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80086fc:	7bbb      	ldrb	r3, [r7, #14]
 80086fe:	3b01      	subs	r3, #1
 8008700:	b2db      	uxtb	r3, r3
 8008702:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008704:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008708:	2b00      	cmp	r3, #0
 800870a:	dce9      	bgt.n	80086e0 <prvUnlockQueue+0x60>
 800870c:	e000      	b.n	8008710 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800870e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	22ff      	movs	r2, #255	; 0xff
 8008714:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008718:	f001 fe14 	bl	800a344 <vPortExitCritical>
}
 800871c:	bf00      	nop
 800871e:	3710      	adds	r7, #16
 8008720:	46bd      	mov	sp, r7
 8008722:	bd80      	pop	{r7, pc}

08008724 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800872c:	f001 fdda 	bl	800a2e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008734:	2b00      	cmp	r3, #0
 8008736:	d102      	bne.n	800873e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008738:	2301      	movs	r3, #1
 800873a:	60fb      	str	r3, [r7, #12]
 800873c:	e001      	b.n	8008742 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800873e:	2300      	movs	r3, #0
 8008740:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008742:	f001 fdff 	bl	800a344 <vPortExitCritical>

	return xReturn;
 8008746:	68fb      	ldr	r3, [r7, #12]
}
 8008748:	4618      	mov	r0, r3
 800874a:	3710      	adds	r7, #16
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008758:	f001 fdc4 	bl	800a2e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008764:	429a      	cmp	r2, r3
 8008766:	d102      	bne.n	800876e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008768:	2301      	movs	r3, #1
 800876a:	60fb      	str	r3, [r7, #12]
 800876c:	e001      	b.n	8008772 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800876e:	2300      	movs	r3, #0
 8008770:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008772:	f001 fde7 	bl	800a344 <vPortExitCritical>

	return xReturn;
 8008776:	68fb      	ldr	r3, [r7, #12]
}
 8008778:	4618      	mov	r0, r3
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008780:	b480      	push	{r7}
 8008782:	b085      	sub	sp, #20
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800878a:	2300      	movs	r3, #0
 800878c:	60fb      	str	r3, [r7, #12]
 800878e:	e014      	b.n	80087ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008790:	4a0f      	ldr	r2, [pc, #60]	; (80087d0 <vQueueAddToRegistry+0x50>)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d10b      	bne.n	80087b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800879c:	490c      	ldr	r1, [pc, #48]	; (80087d0 <vQueueAddToRegistry+0x50>)
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	683a      	ldr	r2, [r7, #0]
 80087a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80087a6:	4a0a      	ldr	r2, [pc, #40]	; (80087d0 <vQueueAddToRegistry+0x50>)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	00db      	lsls	r3, r3, #3
 80087ac:	4413      	add	r3, r2
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80087b2:	e006      	b.n	80087c2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	3301      	adds	r3, #1
 80087b8:	60fb      	str	r3, [r7, #12]
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2b07      	cmp	r3, #7
 80087be:	d9e7      	bls.n	8008790 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80087c0:	bf00      	nop
 80087c2:	bf00      	nop
 80087c4:	3714      	adds	r7, #20
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop
 80087d0:	20000d90 	.word	0x20000d90

080087d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b086      	sub	sp, #24
 80087d8:	af00      	add	r7, sp, #0
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	60b9      	str	r1, [r7, #8]
 80087de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80087e4:	f001 fd7e 	bl	800a2e4 <vPortEnterCritical>
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80087ee:	b25b      	sxtb	r3, r3
 80087f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f4:	d103      	bne.n	80087fe <vQueueWaitForMessageRestricted+0x2a>
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008804:	b25b      	sxtb	r3, r3
 8008806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800880a:	d103      	bne.n	8008814 <vQueueWaitForMessageRestricted+0x40>
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	2200      	movs	r2, #0
 8008810:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008814:	f001 fd96 	bl	800a344 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881c:	2b00      	cmp	r3, #0
 800881e:	d106      	bne.n	800882e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	3324      	adds	r3, #36	; 0x24
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	68b9      	ldr	r1, [r7, #8]
 8008828:	4618      	mov	r0, r3
 800882a:	f000 fcad 	bl	8009188 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800882e:	6978      	ldr	r0, [r7, #20]
 8008830:	f7ff ff26 	bl	8008680 <prvUnlockQueue>
	}
 8008834:	bf00      	nop
 8008836:	3718      	adds	r7, #24
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800883c:	b580      	push	{r7, lr}
 800883e:	b08e      	sub	sp, #56	; 0x38
 8008840:	af04      	add	r7, sp, #16
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	607a      	str	r2, [r7, #4]
 8008848:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800884a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800884c:	2b00      	cmp	r3, #0
 800884e:	d10a      	bne.n	8008866 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008854:	f383 8811 	msr	BASEPRI, r3
 8008858:	f3bf 8f6f 	isb	sy
 800885c:	f3bf 8f4f 	dsb	sy
 8008860:	623b      	str	r3, [r7, #32]
}
 8008862:	bf00      	nop
 8008864:	e7fe      	b.n	8008864 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008868:	2b00      	cmp	r3, #0
 800886a:	d10a      	bne.n	8008882 <xTaskCreateStatic+0x46>
	__asm volatile
 800886c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008870:	f383 8811 	msr	BASEPRI, r3
 8008874:	f3bf 8f6f 	isb	sy
 8008878:	f3bf 8f4f 	dsb	sy
 800887c:	61fb      	str	r3, [r7, #28]
}
 800887e:	bf00      	nop
 8008880:	e7fe      	b.n	8008880 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008882:	235c      	movs	r3, #92	; 0x5c
 8008884:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	2b5c      	cmp	r3, #92	; 0x5c
 800888a:	d00a      	beq.n	80088a2 <xTaskCreateStatic+0x66>
	__asm volatile
 800888c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008890:	f383 8811 	msr	BASEPRI, r3
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	f3bf 8f4f 	dsb	sy
 800889c:	61bb      	str	r3, [r7, #24]
}
 800889e:	bf00      	nop
 80088a0:	e7fe      	b.n	80088a0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80088a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80088a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d01e      	beq.n	80088e8 <xTaskCreateStatic+0xac>
 80088aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d01b      	beq.n	80088e8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80088b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80088b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088b8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80088ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088bc:	2202      	movs	r2, #2
 80088be:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80088c2:	2300      	movs	r3, #0
 80088c4:	9303      	str	r3, [sp, #12]
 80088c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c8:	9302      	str	r3, [sp, #8]
 80088ca:	f107 0314 	add.w	r3, r7, #20
 80088ce:	9301      	str	r3, [sp, #4]
 80088d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088d2:	9300      	str	r3, [sp, #0]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	687a      	ldr	r2, [r7, #4]
 80088d8:	68b9      	ldr	r1, [r7, #8]
 80088da:	68f8      	ldr	r0, [r7, #12]
 80088dc:	f000 f850 	bl	8008980 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80088e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80088e2:	f000 f8dd 	bl	8008aa0 <prvAddNewTaskToReadyList>
 80088e6:	e001      	b.n	80088ec <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80088e8:	2300      	movs	r3, #0
 80088ea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80088ec:	697b      	ldr	r3, [r7, #20]
	}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3728      	adds	r7, #40	; 0x28
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}

080088f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80088f6:	b580      	push	{r7, lr}
 80088f8:	b08c      	sub	sp, #48	; 0x30
 80088fa:	af04      	add	r7, sp, #16
 80088fc:	60f8      	str	r0, [r7, #12]
 80088fe:	60b9      	str	r1, [r7, #8]
 8008900:	603b      	str	r3, [r7, #0]
 8008902:	4613      	mov	r3, r2
 8008904:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008906:	88fb      	ldrh	r3, [r7, #6]
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	4618      	mov	r0, r3
 800890c:	f001 fe0c 	bl	800a528 <pvPortMalloc>
 8008910:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d00e      	beq.n	8008936 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008918:	205c      	movs	r0, #92	; 0x5c
 800891a:	f001 fe05 	bl	800a528 <pvPortMalloc>
 800891e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008920:	69fb      	ldr	r3, [r7, #28]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d003      	beq.n	800892e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	697a      	ldr	r2, [r7, #20]
 800892a:	631a      	str	r2, [r3, #48]	; 0x30
 800892c:	e005      	b.n	800893a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800892e:	6978      	ldr	r0, [r7, #20]
 8008930:	f001 fec6 	bl	800a6c0 <vPortFree>
 8008934:	e001      	b.n	800893a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008936:	2300      	movs	r3, #0
 8008938:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800893a:	69fb      	ldr	r3, [r7, #28]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d017      	beq.n	8008970 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	2200      	movs	r2, #0
 8008944:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008948:	88fa      	ldrh	r2, [r7, #6]
 800894a:	2300      	movs	r3, #0
 800894c:	9303      	str	r3, [sp, #12]
 800894e:	69fb      	ldr	r3, [r7, #28]
 8008950:	9302      	str	r3, [sp, #8]
 8008952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008954:	9301      	str	r3, [sp, #4]
 8008956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	68b9      	ldr	r1, [r7, #8]
 800895e:	68f8      	ldr	r0, [r7, #12]
 8008960:	f000 f80e 	bl	8008980 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008964:	69f8      	ldr	r0, [r7, #28]
 8008966:	f000 f89b 	bl	8008aa0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800896a:	2301      	movs	r3, #1
 800896c:	61bb      	str	r3, [r7, #24]
 800896e:	e002      	b.n	8008976 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008970:	f04f 33ff 	mov.w	r3, #4294967295
 8008974:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008976:	69bb      	ldr	r3, [r7, #24]
	}
 8008978:	4618      	mov	r0, r3
 800897a:	3720      	adds	r7, #32
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b088      	sub	sp, #32
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	607a      	str	r2, [r7, #4]
 800898c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800898e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008990:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	461a      	mov	r2, r3
 8008998:	21a5      	movs	r1, #165	; 0xa5
 800899a:	f002 f817 	bl	800a9cc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800899e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80089a8:	3b01      	subs	r3, #1
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	4413      	add	r3, r2
 80089ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80089b0:	69bb      	ldr	r3, [r7, #24]
 80089b2:	f023 0307 	bic.w	r3, r3, #7
 80089b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80089b8:	69bb      	ldr	r3, [r7, #24]
 80089ba:	f003 0307 	and.w	r3, r3, #7
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d00a      	beq.n	80089d8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80089c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c6:	f383 8811 	msr	BASEPRI, r3
 80089ca:	f3bf 8f6f 	isb	sy
 80089ce:	f3bf 8f4f 	dsb	sy
 80089d2:	617b      	str	r3, [r7, #20]
}
 80089d4:	bf00      	nop
 80089d6:	e7fe      	b.n	80089d6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d01f      	beq.n	8008a1e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80089de:	2300      	movs	r3, #0
 80089e0:	61fb      	str	r3, [r7, #28]
 80089e2:	e012      	b.n	8008a0a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80089e4:	68ba      	ldr	r2, [r7, #8]
 80089e6:	69fb      	ldr	r3, [r7, #28]
 80089e8:	4413      	add	r3, r2
 80089ea:	7819      	ldrb	r1, [r3, #0]
 80089ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	4413      	add	r3, r2
 80089f2:	3334      	adds	r3, #52	; 0x34
 80089f4:	460a      	mov	r2, r1
 80089f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80089f8:	68ba      	ldr	r2, [r7, #8]
 80089fa:	69fb      	ldr	r3, [r7, #28]
 80089fc:	4413      	add	r3, r2
 80089fe:	781b      	ldrb	r3, [r3, #0]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d006      	beq.n	8008a12 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a04:	69fb      	ldr	r3, [r7, #28]
 8008a06:	3301      	adds	r3, #1
 8008a08:	61fb      	str	r3, [r7, #28]
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	2b0f      	cmp	r3, #15
 8008a0e:	d9e9      	bls.n	80089e4 <prvInitialiseNewTask+0x64>
 8008a10:	e000      	b.n	8008a14 <prvInitialiseNewTask+0x94>
			{
				break;
 8008a12:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a16:	2200      	movs	r2, #0
 8008a18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008a1c:	e003      	b.n	8008a26 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a28:	2b37      	cmp	r3, #55	; 0x37
 8008a2a:	d901      	bls.n	8008a30 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008a2c:	2337      	movs	r3, #55	; 0x37
 8008a2e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a34:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a3a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a3e:	2200      	movs	r2, #0
 8008a40:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a44:	3304      	adds	r3, #4
 8008a46:	4618      	mov	r0, r3
 8008a48:	f7ff f93e 	bl	8007cc8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a4e:	3318      	adds	r3, #24
 8008a50:	4618      	mov	r0, r3
 8008a52:	f7ff f939 	bl	8007cc8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a5a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a5e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a64:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a6a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a6e:	2200      	movs	r2, #0
 8008a70:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008a7a:	683a      	ldr	r2, [r7, #0]
 8008a7c:	68f9      	ldr	r1, [r7, #12]
 8008a7e:	69b8      	ldr	r0, [r7, #24]
 8008a80:	f001 fb06 	bl	800a090 <pxPortInitialiseStack>
 8008a84:	4602      	mov	r2, r0
 8008a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a88:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d002      	beq.n	8008a96 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a96:	bf00      	nop
 8008a98:	3720      	adds	r7, #32
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
	...

08008aa0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b082      	sub	sp, #8
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008aa8:	f001 fc1c 	bl	800a2e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008aac:	4b2d      	ldr	r3, [pc, #180]	; (8008b64 <prvAddNewTaskToReadyList+0xc4>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	4a2c      	ldr	r2, [pc, #176]	; (8008b64 <prvAddNewTaskToReadyList+0xc4>)
 8008ab4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008ab6:	4b2c      	ldr	r3, [pc, #176]	; (8008b68 <prvAddNewTaskToReadyList+0xc8>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d109      	bne.n	8008ad2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008abe:	4a2a      	ldr	r2, [pc, #168]	; (8008b68 <prvAddNewTaskToReadyList+0xc8>)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008ac4:	4b27      	ldr	r3, [pc, #156]	; (8008b64 <prvAddNewTaskToReadyList+0xc4>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	d110      	bne.n	8008aee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008acc:	f000 fc88 	bl	80093e0 <prvInitialiseTaskLists>
 8008ad0:	e00d      	b.n	8008aee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008ad2:	4b26      	ldr	r3, [pc, #152]	; (8008b6c <prvAddNewTaskToReadyList+0xcc>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d109      	bne.n	8008aee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008ada:	4b23      	ldr	r3, [pc, #140]	; (8008b68 <prvAddNewTaskToReadyList+0xc8>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d802      	bhi.n	8008aee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ae8:	4a1f      	ldr	r2, [pc, #124]	; (8008b68 <prvAddNewTaskToReadyList+0xc8>)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008aee:	4b20      	ldr	r3, [pc, #128]	; (8008b70 <prvAddNewTaskToReadyList+0xd0>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	3301      	adds	r3, #1
 8008af4:	4a1e      	ldr	r2, [pc, #120]	; (8008b70 <prvAddNewTaskToReadyList+0xd0>)
 8008af6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008af8:	4b1d      	ldr	r3, [pc, #116]	; (8008b70 <prvAddNewTaskToReadyList+0xd0>)
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b04:	4b1b      	ldr	r3, [pc, #108]	; (8008b74 <prvAddNewTaskToReadyList+0xd4>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d903      	bls.n	8008b14 <prvAddNewTaskToReadyList+0x74>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b10:	4a18      	ldr	r2, [pc, #96]	; (8008b74 <prvAddNewTaskToReadyList+0xd4>)
 8008b12:	6013      	str	r3, [r2, #0]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b18:	4613      	mov	r3, r2
 8008b1a:	009b      	lsls	r3, r3, #2
 8008b1c:	4413      	add	r3, r2
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	4a15      	ldr	r2, [pc, #84]	; (8008b78 <prvAddNewTaskToReadyList+0xd8>)
 8008b22:	441a      	add	r2, r3
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	3304      	adds	r3, #4
 8008b28:	4619      	mov	r1, r3
 8008b2a:	4610      	mov	r0, r2
 8008b2c:	f7ff f8d9 	bl	8007ce2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008b30:	f001 fc08 	bl	800a344 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008b34:	4b0d      	ldr	r3, [pc, #52]	; (8008b6c <prvAddNewTaskToReadyList+0xcc>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d00e      	beq.n	8008b5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008b3c:	4b0a      	ldr	r3, [pc, #40]	; (8008b68 <prvAddNewTaskToReadyList+0xc8>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d207      	bcs.n	8008b5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008b4a:	4b0c      	ldr	r3, [pc, #48]	; (8008b7c <prvAddNewTaskToReadyList+0xdc>)
 8008b4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b50:	601a      	str	r2, [r3, #0]
 8008b52:	f3bf 8f4f 	dsb	sy
 8008b56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b5a:	bf00      	nop
 8008b5c:	3708      	adds	r7, #8
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	bf00      	nop
 8008b64:	200012a4 	.word	0x200012a4
 8008b68:	20000dd0 	.word	0x20000dd0
 8008b6c:	200012b0 	.word	0x200012b0
 8008b70:	200012c0 	.word	0x200012c0
 8008b74:	200012ac 	.word	0x200012ac
 8008b78:	20000dd4 	.word	0x20000dd4
 8008b7c:	e000ed04 	.word	0xe000ed04

08008b80 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b084      	sub	sp, #16
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008b88:	f001 fbac 	bl	800a2e4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d102      	bne.n	8008b98 <vTaskDelete+0x18>
 8008b92:	4b2c      	ldr	r3, [pc, #176]	; (8008c44 <vTaskDelete+0xc4>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	e000      	b.n	8008b9a <vTaskDelete+0x1a>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	3304      	adds	r3, #4
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f7ff f8fb 	bl	8007d9c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d004      	beq.n	8008bb8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	3318      	adds	r3, #24
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f7ff f8f2 	bl	8007d9c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8008bb8:	4b23      	ldr	r3, [pc, #140]	; (8008c48 <vTaskDelete+0xc8>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	4a22      	ldr	r2, [pc, #136]	; (8008c48 <vTaskDelete+0xc8>)
 8008bc0:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8008bc2:	4b20      	ldr	r3, [pc, #128]	; (8008c44 <vTaskDelete+0xc4>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	68fa      	ldr	r2, [r7, #12]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d10b      	bne.n	8008be4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	3304      	adds	r3, #4
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	481e      	ldr	r0, [pc, #120]	; (8008c4c <vTaskDelete+0xcc>)
 8008bd4:	f7ff f885 	bl	8007ce2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8008bd8:	4b1d      	ldr	r3, [pc, #116]	; (8008c50 <vTaskDelete+0xd0>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	4a1c      	ldr	r2, [pc, #112]	; (8008c50 <vTaskDelete+0xd0>)
 8008be0:	6013      	str	r3, [r2, #0]
 8008be2:	e009      	b.n	8008bf8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8008be4:	4b1b      	ldr	r3, [pc, #108]	; (8008c54 <vTaskDelete+0xd4>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	3b01      	subs	r3, #1
 8008bea:	4a1a      	ldr	r2, [pc, #104]	; (8008c54 <vTaskDelete+0xd4>)
 8008bec:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8008bee:	68f8      	ldr	r0, [r7, #12]
 8008bf0:	f000 fc64 	bl	80094bc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8008bf4:	f000 fc92 	bl	800951c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8008bf8:	f001 fba4 	bl	800a344 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008bfc:	4b16      	ldr	r3, [pc, #88]	; (8008c58 <vTaskDelete+0xd8>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d01b      	beq.n	8008c3c <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8008c04:	4b0f      	ldr	r3, [pc, #60]	; (8008c44 <vTaskDelete+0xc4>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68fa      	ldr	r2, [r7, #12]
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	d116      	bne.n	8008c3c <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8008c0e:	4b13      	ldr	r3, [pc, #76]	; (8008c5c <vTaskDelete+0xdc>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d00a      	beq.n	8008c2c <vTaskDelete+0xac>
	__asm volatile
 8008c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c1a:	f383 8811 	msr	BASEPRI, r3
 8008c1e:	f3bf 8f6f 	isb	sy
 8008c22:	f3bf 8f4f 	dsb	sy
 8008c26:	60bb      	str	r3, [r7, #8]
}
 8008c28:	bf00      	nop
 8008c2a:	e7fe      	b.n	8008c2a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8008c2c:	4b0c      	ldr	r3, [pc, #48]	; (8008c60 <vTaskDelete+0xe0>)
 8008c2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c32:	601a      	str	r2, [r3, #0]
 8008c34:	f3bf 8f4f 	dsb	sy
 8008c38:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008c3c:	bf00      	nop
 8008c3e:	3710      	adds	r7, #16
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	20000dd0 	.word	0x20000dd0
 8008c48:	200012c0 	.word	0x200012c0
 8008c4c:	20001278 	.word	0x20001278
 8008c50:	2000128c 	.word	0x2000128c
 8008c54:	200012a4 	.word	0x200012a4
 8008c58:	200012b0 	.word	0x200012b0
 8008c5c:	200012cc 	.word	0x200012cc
 8008c60:	e000ed04 	.word	0xe000ed04

08008c64 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d017      	beq.n	8008ca6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008c76:	4b13      	ldr	r3, [pc, #76]	; (8008cc4 <vTaskDelay+0x60>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00a      	beq.n	8008c94 <vTaskDelay+0x30>
	__asm volatile
 8008c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c82:	f383 8811 	msr	BASEPRI, r3
 8008c86:	f3bf 8f6f 	isb	sy
 8008c8a:	f3bf 8f4f 	dsb	sy
 8008c8e:	60bb      	str	r3, [r7, #8]
}
 8008c90:	bf00      	nop
 8008c92:	e7fe      	b.n	8008c92 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008c94:	f000 f880 	bl	8008d98 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008c98:	2100      	movs	r1, #0
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 fdfa 	bl	8009894 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008ca0:	f000 f888 	bl	8008db4 <xTaskResumeAll>
 8008ca4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d107      	bne.n	8008cbc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008cac:	4b06      	ldr	r3, [pc, #24]	; (8008cc8 <vTaskDelay+0x64>)
 8008cae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cb2:	601a      	str	r2, [r3, #0]
 8008cb4:	f3bf 8f4f 	dsb	sy
 8008cb8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008cbc:	bf00      	nop
 8008cbe:	3710      	adds	r7, #16
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}
 8008cc4:	200012cc 	.word	0x200012cc
 8008cc8:	e000ed04 	.word	0xe000ed04

08008ccc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b08a      	sub	sp, #40	; 0x28
 8008cd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008cda:	463a      	mov	r2, r7
 8008cdc:	1d39      	adds	r1, r7, #4
 8008cde:	f107 0308 	add.w	r3, r7, #8
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7fe ff9c 	bl	8007c20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008ce8:	6839      	ldr	r1, [r7, #0]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	9202      	str	r2, [sp, #8]
 8008cf0:	9301      	str	r3, [sp, #4]
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	460a      	mov	r2, r1
 8008cfa:	4921      	ldr	r1, [pc, #132]	; (8008d80 <vTaskStartScheduler+0xb4>)
 8008cfc:	4821      	ldr	r0, [pc, #132]	; (8008d84 <vTaskStartScheduler+0xb8>)
 8008cfe:	f7ff fd9d 	bl	800883c <xTaskCreateStatic>
 8008d02:	4603      	mov	r3, r0
 8008d04:	4a20      	ldr	r2, [pc, #128]	; (8008d88 <vTaskStartScheduler+0xbc>)
 8008d06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008d08:	4b1f      	ldr	r3, [pc, #124]	; (8008d88 <vTaskStartScheduler+0xbc>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d002      	beq.n	8008d16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008d10:	2301      	movs	r3, #1
 8008d12:	617b      	str	r3, [r7, #20]
 8008d14:	e001      	b.n	8008d1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008d16:	2300      	movs	r3, #0
 8008d18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d102      	bne.n	8008d26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008d20:	f000 fe0c 	bl	800993c <xTimerCreateTimerTask>
 8008d24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d116      	bne.n	8008d5a <vTaskStartScheduler+0x8e>
	__asm volatile
 8008d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d30:	f383 8811 	msr	BASEPRI, r3
 8008d34:	f3bf 8f6f 	isb	sy
 8008d38:	f3bf 8f4f 	dsb	sy
 8008d3c:	613b      	str	r3, [r7, #16]
}
 8008d3e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008d40:	4b12      	ldr	r3, [pc, #72]	; (8008d8c <vTaskStartScheduler+0xc0>)
 8008d42:	f04f 32ff 	mov.w	r2, #4294967295
 8008d46:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008d48:	4b11      	ldr	r3, [pc, #68]	; (8008d90 <vTaskStartScheduler+0xc4>)
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008d4e:	4b11      	ldr	r3, [pc, #68]	; (8008d94 <vTaskStartScheduler+0xc8>)
 8008d50:	2200      	movs	r2, #0
 8008d52:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008d54:	f001 fa24 	bl	800a1a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008d58:	e00e      	b.n	8008d78 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d60:	d10a      	bne.n	8008d78 <vTaskStartScheduler+0xac>
	__asm volatile
 8008d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d66:	f383 8811 	msr	BASEPRI, r3
 8008d6a:	f3bf 8f6f 	isb	sy
 8008d6e:	f3bf 8f4f 	dsb	sy
 8008d72:	60fb      	str	r3, [r7, #12]
}
 8008d74:	bf00      	nop
 8008d76:	e7fe      	b.n	8008d76 <vTaskStartScheduler+0xaa>
}
 8008d78:	bf00      	nop
 8008d7a:	3718      	adds	r7, #24
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	0800f898 	.word	0x0800f898
 8008d84:	080093b1 	.word	0x080093b1
 8008d88:	200012c8 	.word	0x200012c8
 8008d8c:	200012c4 	.word	0x200012c4
 8008d90:	200012b0 	.word	0x200012b0
 8008d94:	200012a8 	.word	0x200012a8

08008d98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d98:	b480      	push	{r7}
 8008d9a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008d9c:	4b04      	ldr	r3, [pc, #16]	; (8008db0 <vTaskSuspendAll+0x18>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	3301      	adds	r3, #1
 8008da2:	4a03      	ldr	r2, [pc, #12]	; (8008db0 <vTaskSuspendAll+0x18>)
 8008da4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008da6:	bf00      	nop
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr
 8008db0:	200012cc 	.word	0x200012cc

08008db4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b084      	sub	sp, #16
 8008db8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008dc2:	4b42      	ldr	r3, [pc, #264]	; (8008ecc <xTaskResumeAll+0x118>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d10a      	bne.n	8008de0 <xTaskResumeAll+0x2c>
	__asm volatile
 8008dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dce:	f383 8811 	msr	BASEPRI, r3
 8008dd2:	f3bf 8f6f 	isb	sy
 8008dd6:	f3bf 8f4f 	dsb	sy
 8008dda:	603b      	str	r3, [r7, #0]
}
 8008ddc:	bf00      	nop
 8008dde:	e7fe      	b.n	8008dde <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008de0:	f001 fa80 	bl	800a2e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008de4:	4b39      	ldr	r3, [pc, #228]	; (8008ecc <xTaskResumeAll+0x118>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	3b01      	subs	r3, #1
 8008dea:	4a38      	ldr	r2, [pc, #224]	; (8008ecc <xTaskResumeAll+0x118>)
 8008dec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008dee:	4b37      	ldr	r3, [pc, #220]	; (8008ecc <xTaskResumeAll+0x118>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d162      	bne.n	8008ebc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008df6:	4b36      	ldr	r3, [pc, #216]	; (8008ed0 <xTaskResumeAll+0x11c>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d05e      	beq.n	8008ebc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dfe:	e02f      	b.n	8008e60 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e00:	4b34      	ldr	r3, [pc, #208]	; (8008ed4 <xTaskResumeAll+0x120>)
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	68db      	ldr	r3, [r3, #12]
 8008e06:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	3318      	adds	r3, #24
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7fe ffc5 	bl	8007d9c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	3304      	adds	r3, #4
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fe ffc0 	bl	8007d9c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e20:	4b2d      	ldr	r3, [pc, #180]	; (8008ed8 <xTaskResumeAll+0x124>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d903      	bls.n	8008e30 <xTaskResumeAll+0x7c>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e2c:	4a2a      	ldr	r2, [pc, #168]	; (8008ed8 <xTaskResumeAll+0x124>)
 8008e2e:	6013      	str	r3, [r2, #0]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e34:	4613      	mov	r3, r2
 8008e36:	009b      	lsls	r3, r3, #2
 8008e38:	4413      	add	r3, r2
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	4a27      	ldr	r2, [pc, #156]	; (8008edc <xTaskResumeAll+0x128>)
 8008e3e:	441a      	add	r2, r3
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	3304      	adds	r3, #4
 8008e44:	4619      	mov	r1, r3
 8008e46:	4610      	mov	r0, r2
 8008e48:	f7fe ff4b 	bl	8007ce2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e50:	4b23      	ldr	r3, [pc, #140]	; (8008ee0 <xTaskResumeAll+0x12c>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d302      	bcc.n	8008e60 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008e5a:	4b22      	ldr	r3, [pc, #136]	; (8008ee4 <xTaskResumeAll+0x130>)
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e60:	4b1c      	ldr	r3, [pc, #112]	; (8008ed4 <xTaskResumeAll+0x120>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d1cb      	bne.n	8008e00 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d001      	beq.n	8008e72 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008e6e:	f000 fb55 	bl	800951c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008e72:	4b1d      	ldr	r3, [pc, #116]	; (8008ee8 <xTaskResumeAll+0x134>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d010      	beq.n	8008ea0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008e7e:	f000 f847 	bl	8008f10 <xTaskIncrementTick>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d002      	beq.n	8008e8e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008e88:	4b16      	ldr	r3, [pc, #88]	; (8008ee4 <xTaskResumeAll+0x130>)
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	3b01      	subs	r3, #1
 8008e92:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d1f1      	bne.n	8008e7e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008e9a:	4b13      	ldr	r3, [pc, #76]	; (8008ee8 <xTaskResumeAll+0x134>)
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008ea0:	4b10      	ldr	r3, [pc, #64]	; (8008ee4 <xTaskResumeAll+0x130>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d009      	beq.n	8008ebc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008eac:	4b0f      	ldr	r3, [pc, #60]	; (8008eec <xTaskResumeAll+0x138>)
 8008eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008eb2:	601a      	str	r2, [r3, #0]
 8008eb4:	f3bf 8f4f 	dsb	sy
 8008eb8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ebc:	f001 fa42 	bl	800a344 <vPortExitCritical>

	return xAlreadyYielded;
 8008ec0:	68bb      	ldr	r3, [r7, #8]
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3710      	adds	r7, #16
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop
 8008ecc:	200012cc 	.word	0x200012cc
 8008ed0:	200012a4 	.word	0x200012a4
 8008ed4:	20001264 	.word	0x20001264
 8008ed8:	200012ac 	.word	0x200012ac
 8008edc:	20000dd4 	.word	0x20000dd4
 8008ee0:	20000dd0 	.word	0x20000dd0
 8008ee4:	200012b8 	.word	0x200012b8
 8008ee8:	200012b4 	.word	0x200012b4
 8008eec:	e000ed04 	.word	0xe000ed04

08008ef0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b083      	sub	sp, #12
 8008ef4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008ef6:	4b05      	ldr	r3, [pc, #20]	; (8008f0c <xTaskGetTickCount+0x1c>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008efc:	687b      	ldr	r3, [r7, #4]
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	370c      	adds	r7, #12
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr
 8008f0a:	bf00      	nop
 8008f0c:	200012a8 	.word	0x200012a8

08008f10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b086      	sub	sp, #24
 8008f14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008f16:	2300      	movs	r3, #0
 8008f18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f1a:	4b4f      	ldr	r3, [pc, #316]	; (8009058 <xTaskIncrementTick+0x148>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	f040 808f 	bne.w	8009042 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008f24:	4b4d      	ldr	r3, [pc, #308]	; (800905c <xTaskIncrementTick+0x14c>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008f2c:	4a4b      	ldr	r2, [pc, #300]	; (800905c <xTaskIncrementTick+0x14c>)
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d120      	bne.n	8008f7a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008f38:	4b49      	ldr	r3, [pc, #292]	; (8009060 <xTaskIncrementTick+0x150>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d00a      	beq.n	8008f58 <xTaskIncrementTick+0x48>
	__asm volatile
 8008f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f46:	f383 8811 	msr	BASEPRI, r3
 8008f4a:	f3bf 8f6f 	isb	sy
 8008f4e:	f3bf 8f4f 	dsb	sy
 8008f52:	603b      	str	r3, [r7, #0]
}
 8008f54:	bf00      	nop
 8008f56:	e7fe      	b.n	8008f56 <xTaskIncrementTick+0x46>
 8008f58:	4b41      	ldr	r3, [pc, #260]	; (8009060 <xTaskIncrementTick+0x150>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	60fb      	str	r3, [r7, #12]
 8008f5e:	4b41      	ldr	r3, [pc, #260]	; (8009064 <xTaskIncrementTick+0x154>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a3f      	ldr	r2, [pc, #252]	; (8009060 <xTaskIncrementTick+0x150>)
 8008f64:	6013      	str	r3, [r2, #0]
 8008f66:	4a3f      	ldr	r2, [pc, #252]	; (8009064 <xTaskIncrementTick+0x154>)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	6013      	str	r3, [r2, #0]
 8008f6c:	4b3e      	ldr	r3, [pc, #248]	; (8009068 <xTaskIncrementTick+0x158>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	3301      	adds	r3, #1
 8008f72:	4a3d      	ldr	r2, [pc, #244]	; (8009068 <xTaskIncrementTick+0x158>)
 8008f74:	6013      	str	r3, [r2, #0]
 8008f76:	f000 fad1 	bl	800951c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008f7a:	4b3c      	ldr	r3, [pc, #240]	; (800906c <xTaskIncrementTick+0x15c>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	693a      	ldr	r2, [r7, #16]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d349      	bcc.n	8009018 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f84:	4b36      	ldr	r3, [pc, #216]	; (8009060 <xTaskIncrementTick+0x150>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d104      	bne.n	8008f98 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f8e:	4b37      	ldr	r3, [pc, #220]	; (800906c <xTaskIncrementTick+0x15c>)
 8008f90:	f04f 32ff 	mov.w	r2, #4294967295
 8008f94:	601a      	str	r2, [r3, #0]
					break;
 8008f96:	e03f      	b.n	8009018 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f98:	4b31      	ldr	r3, [pc, #196]	; (8009060 <xTaskIncrementTick+0x150>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008fa8:	693a      	ldr	r2, [r7, #16]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	429a      	cmp	r2, r3
 8008fae:	d203      	bcs.n	8008fb8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008fb0:	4a2e      	ldr	r2, [pc, #184]	; (800906c <xTaskIncrementTick+0x15c>)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008fb6:	e02f      	b.n	8009018 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	3304      	adds	r3, #4
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f7fe feed 	bl	8007d9c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d004      	beq.n	8008fd4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	3318      	adds	r3, #24
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f7fe fee4 	bl	8007d9c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fd8:	4b25      	ldr	r3, [pc, #148]	; (8009070 <xTaskIncrementTick+0x160>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d903      	bls.n	8008fe8 <xTaskIncrementTick+0xd8>
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fe4:	4a22      	ldr	r2, [pc, #136]	; (8009070 <xTaskIncrementTick+0x160>)
 8008fe6:	6013      	str	r3, [r2, #0]
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fec:	4613      	mov	r3, r2
 8008fee:	009b      	lsls	r3, r3, #2
 8008ff0:	4413      	add	r3, r2
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	4a1f      	ldr	r2, [pc, #124]	; (8009074 <xTaskIncrementTick+0x164>)
 8008ff6:	441a      	add	r2, r3
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	3304      	adds	r3, #4
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	4610      	mov	r0, r2
 8009000:	f7fe fe6f 	bl	8007ce2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009008:	4b1b      	ldr	r3, [pc, #108]	; (8009078 <xTaskIncrementTick+0x168>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800900e:	429a      	cmp	r2, r3
 8009010:	d3b8      	bcc.n	8008f84 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009012:	2301      	movs	r3, #1
 8009014:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009016:	e7b5      	b.n	8008f84 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009018:	4b17      	ldr	r3, [pc, #92]	; (8009078 <xTaskIncrementTick+0x168>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800901e:	4915      	ldr	r1, [pc, #84]	; (8009074 <xTaskIncrementTick+0x164>)
 8009020:	4613      	mov	r3, r2
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	4413      	add	r3, r2
 8009026:	009b      	lsls	r3, r3, #2
 8009028:	440b      	add	r3, r1
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	2b01      	cmp	r3, #1
 800902e:	d901      	bls.n	8009034 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009030:	2301      	movs	r3, #1
 8009032:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009034:	4b11      	ldr	r3, [pc, #68]	; (800907c <xTaskIncrementTick+0x16c>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d007      	beq.n	800904c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800903c:	2301      	movs	r3, #1
 800903e:	617b      	str	r3, [r7, #20]
 8009040:	e004      	b.n	800904c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009042:	4b0f      	ldr	r3, [pc, #60]	; (8009080 <xTaskIncrementTick+0x170>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	3301      	adds	r3, #1
 8009048:	4a0d      	ldr	r2, [pc, #52]	; (8009080 <xTaskIncrementTick+0x170>)
 800904a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800904c:	697b      	ldr	r3, [r7, #20]
}
 800904e:	4618      	mov	r0, r3
 8009050:	3718      	adds	r7, #24
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop
 8009058:	200012cc 	.word	0x200012cc
 800905c:	200012a8 	.word	0x200012a8
 8009060:	2000125c 	.word	0x2000125c
 8009064:	20001260 	.word	0x20001260
 8009068:	200012bc 	.word	0x200012bc
 800906c:	200012c4 	.word	0x200012c4
 8009070:	200012ac 	.word	0x200012ac
 8009074:	20000dd4 	.word	0x20000dd4
 8009078:	20000dd0 	.word	0x20000dd0
 800907c:	200012b8 	.word	0x200012b8
 8009080:	200012b4 	.word	0x200012b4

08009084 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009084:	b480      	push	{r7}
 8009086:	b085      	sub	sp, #20
 8009088:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800908a:	4b28      	ldr	r3, [pc, #160]	; (800912c <vTaskSwitchContext+0xa8>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d003      	beq.n	800909a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009092:	4b27      	ldr	r3, [pc, #156]	; (8009130 <vTaskSwitchContext+0xac>)
 8009094:	2201      	movs	r2, #1
 8009096:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009098:	e041      	b.n	800911e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800909a:	4b25      	ldr	r3, [pc, #148]	; (8009130 <vTaskSwitchContext+0xac>)
 800909c:	2200      	movs	r2, #0
 800909e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090a0:	4b24      	ldr	r3, [pc, #144]	; (8009134 <vTaskSwitchContext+0xb0>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	60fb      	str	r3, [r7, #12]
 80090a6:	e010      	b.n	80090ca <vTaskSwitchContext+0x46>
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d10a      	bne.n	80090c4 <vTaskSwitchContext+0x40>
	__asm volatile
 80090ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090b2:	f383 8811 	msr	BASEPRI, r3
 80090b6:	f3bf 8f6f 	isb	sy
 80090ba:	f3bf 8f4f 	dsb	sy
 80090be:	607b      	str	r3, [r7, #4]
}
 80090c0:	bf00      	nop
 80090c2:	e7fe      	b.n	80090c2 <vTaskSwitchContext+0x3e>
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	3b01      	subs	r3, #1
 80090c8:	60fb      	str	r3, [r7, #12]
 80090ca:	491b      	ldr	r1, [pc, #108]	; (8009138 <vTaskSwitchContext+0xb4>)
 80090cc:	68fa      	ldr	r2, [r7, #12]
 80090ce:	4613      	mov	r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	4413      	add	r3, r2
 80090d4:	009b      	lsls	r3, r3, #2
 80090d6:	440b      	add	r3, r1
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d0e4      	beq.n	80090a8 <vTaskSwitchContext+0x24>
 80090de:	68fa      	ldr	r2, [r7, #12]
 80090e0:	4613      	mov	r3, r2
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	4413      	add	r3, r2
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	4a13      	ldr	r2, [pc, #76]	; (8009138 <vTaskSwitchContext+0xb4>)
 80090ea:	4413      	add	r3, r2
 80090ec:	60bb      	str	r3, [r7, #8]
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	685a      	ldr	r2, [r3, #4]
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	605a      	str	r2, [r3, #4]
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	685a      	ldr	r2, [r3, #4]
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	3308      	adds	r3, #8
 8009100:	429a      	cmp	r2, r3
 8009102:	d104      	bne.n	800910e <vTaskSwitchContext+0x8a>
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	685a      	ldr	r2, [r3, #4]
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	605a      	str	r2, [r3, #4]
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	68db      	ldr	r3, [r3, #12]
 8009114:	4a09      	ldr	r2, [pc, #36]	; (800913c <vTaskSwitchContext+0xb8>)
 8009116:	6013      	str	r3, [r2, #0]
 8009118:	4a06      	ldr	r2, [pc, #24]	; (8009134 <vTaskSwitchContext+0xb0>)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6013      	str	r3, [r2, #0]
}
 800911e:	bf00      	nop
 8009120:	3714      	adds	r7, #20
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	200012cc 	.word	0x200012cc
 8009130:	200012b8 	.word	0x200012b8
 8009134:	200012ac 	.word	0x200012ac
 8009138:	20000dd4 	.word	0x20000dd4
 800913c:	20000dd0 	.word	0x20000dd0

08009140 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d10a      	bne.n	8009166 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009154:	f383 8811 	msr	BASEPRI, r3
 8009158:	f3bf 8f6f 	isb	sy
 800915c:	f3bf 8f4f 	dsb	sy
 8009160:	60fb      	str	r3, [r7, #12]
}
 8009162:	bf00      	nop
 8009164:	e7fe      	b.n	8009164 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009166:	4b07      	ldr	r3, [pc, #28]	; (8009184 <vTaskPlaceOnEventList+0x44>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	3318      	adds	r3, #24
 800916c:	4619      	mov	r1, r3
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f7fe fddb 	bl	8007d2a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009174:	2101      	movs	r1, #1
 8009176:	6838      	ldr	r0, [r7, #0]
 8009178:	f000 fb8c 	bl	8009894 <prvAddCurrentTaskToDelayedList>
}
 800917c:	bf00      	nop
 800917e:	3710      	adds	r7, #16
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}
 8009184:	20000dd0 	.word	0x20000dd0

08009188 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009188:	b580      	push	{r7, lr}
 800918a:	b086      	sub	sp, #24
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d10a      	bne.n	80091b0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800919a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800919e:	f383 8811 	msr	BASEPRI, r3
 80091a2:	f3bf 8f6f 	isb	sy
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	617b      	str	r3, [r7, #20]
}
 80091ac:	bf00      	nop
 80091ae:	e7fe      	b.n	80091ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80091b0:	4b0a      	ldr	r3, [pc, #40]	; (80091dc <vTaskPlaceOnEventListRestricted+0x54>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	3318      	adds	r3, #24
 80091b6:	4619      	mov	r1, r3
 80091b8:	68f8      	ldr	r0, [r7, #12]
 80091ba:	f7fe fd92 	bl	8007ce2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d002      	beq.n	80091ca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80091c4:	f04f 33ff 	mov.w	r3, #4294967295
 80091c8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80091ca:	6879      	ldr	r1, [r7, #4]
 80091cc:	68b8      	ldr	r0, [r7, #8]
 80091ce:	f000 fb61 	bl	8009894 <prvAddCurrentTaskToDelayedList>
	}
 80091d2:	bf00      	nop
 80091d4:	3718      	adds	r7, #24
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop
 80091dc:	20000dd0 	.word	0x20000dd0

080091e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b086      	sub	sp, #24
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	68db      	ldr	r3, [r3, #12]
 80091ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d10a      	bne.n	800920c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80091f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091fa:	f383 8811 	msr	BASEPRI, r3
 80091fe:	f3bf 8f6f 	isb	sy
 8009202:	f3bf 8f4f 	dsb	sy
 8009206:	60fb      	str	r3, [r7, #12]
}
 8009208:	bf00      	nop
 800920a:	e7fe      	b.n	800920a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	3318      	adds	r3, #24
 8009210:	4618      	mov	r0, r3
 8009212:	f7fe fdc3 	bl	8007d9c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009216:	4b1e      	ldr	r3, [pc, #120]	; (8009290 <xTaskRemoveFromEventList+0xb0>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d11d      	bne.n	800925a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	3304      	adds	r3, #4
 8009222:	4618      	mov	r0, r3
 8009224:	f7fe fdba 	bl	8007d9c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800922c:	4b19      	ldr	r3, [pc, #100]	; (8009294 <xTaskRemoveFromEventList+0xb4>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	429a      	cmp	r2, r3
 8009232:	d903      	bls.n	800923c <xTaskRemoveFromEventList+0x5c>
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009238:	4a16      	ldr	r2, [pc, #88]	; (8009294 <xTaskRemoveFromEventList+0xb4>)
 800923a:	6013      	str	r3, [r2, #0]
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009240:	4613      	mov	r3, r2
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	4413      	add	r3, r2
 8009246:	009b      	lsls	r3, r3, #2
 8009248:	4a13      	ldr	r2, [pc, #76]	; (8009298 <xTaskRemoveFromEventList+0xb8>)
 800924a:	441a      	add	r2, r3
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	3304      	adds	r3, #4
 8009250:	4619      	mov	r1, r3
 8009252:	4610      	mov	r0, r2
 8009254:	f7fe fd45 	bl	8007ce2 <vListInsertEnd>
 8009258:	e005      	b.n	8009266 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	3318      	adds	r3, #24
 800925e:	4619      	mov	r1, r3
 8009260:	480e      	ldr	r0, [pc, #56]	; (800929c <xTaskRemoveFromEventList+0xbc>)
 8009262:	f7fe fd3e 	bl	8007ce2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800926a:	4b0d      	ldr	r3, [pc, #52]	; (80092a0 <xTaskRemoveFromEventList+0xc0>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009270:	429a      	cmp	r2, r3
 8009272:	d905      	bls.n	8009280 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009274:	2301      	movs	r3, #1
 8009276:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009278:	4b0a      	ldr	r3, [pc, #40]	; (80092a4 <xTaskRemoveFromEventList+0xc4>)
 800927a:	2201      	movs	r2, #1
 800927c:	601a      	str	r2, [r3, #0]
 800927e:	e001      	b.n	8009284 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009280:	2300      	movs	r3, #0
 8009282:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009284:	697b      	ldr	r3, [r7, #20]
}
 8009286:	4618      	mov	r0, r3
 8009288:	3718      	adds	r7, #24
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}
 800928e:	bf00      	nop
 8009290:	200012cc 	.word	0x200012cc
 8009294:	200012ac 	.word	0x200012ac
 8009298:	20000dd4 	.word	0x20000dd4
 800929c:	20001264 	.word	0x20001264
 80092a0:	20000dd0 	.word	0x20000dd0
 80092a4:	200012b8 	.word	0x200012b8

080092a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80092b0:	4b06      	ldr	r3, [pc, #24]	; (80092cc <vTaskInternalSetTimeOutState+0x24>)
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80092b8:	4b05      	ldr	r3, [pc, #20]	; (80092d0 <vTaskInternalSetTimeOutState+0x28>)
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	605a      	str	r2, [r3, #4]
}
 80092c0:	bf00      	nop
 80092c2:	370c      	adds	r7, #12
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr
 80092cc:	200012bc 	.word	0x200012bc
 80092d0:	200012a8 	.word	0x200012a8

080092d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b088      	sub	sp, #32
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10a      	bne.n	80092fa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80092e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e8:	f383 8811 	msr	BASEPRI, r3
 80092ec:	f3bf 8f6f 	isb	sy
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	613b      	str	r3, [r7, #16]
}
 80092f6:	bf00      	nop
 80092f8:	e7fe      	b.n	80092f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d10a      	bne.n	8009316 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009304:	f383 8811 	msr	BASEPRI, r3
 8009308:	f3bf 8f6f 	isb	sy
 800930c:	f3bf 8f4f 	dsb	sy
 8009310:	60fb      	str	r3, [r7, #12]
}
 8009312:	bf00      	nop
 8009314:	e7fe      	b.n	8009314 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009316:	f000 ffe5 	bl	800a2e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800931a:	4b1d      	ldr	r3, [pc, #116]	; (8009390 <xTaskCheckForTimeOut+0xbc>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	69ba      	ldr	r2, [r7, #24]
 8009326:	1ad3      	subs	r3, r2, r3
 8009328:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009332:	d102      	bne.n	800933a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009334:	2300      	movs	r3, #0
 8009336:	61fb      	str	r3, [r7, #28]
 8009338:	e023      	b.n	8009382 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	4b15      	ldr	r3, [pc, #84]	; (8009394 <xTaskCheckForTimeOut+0xc0>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	429a      	cmp	r2, r3
 8009344:	d007      	beq.n	8009356 <xTaskCheckForTimeOut+0x82>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	69ba      	ldr	r2, [r7, #24]
 800934c:	429a      	cmp	r2, r3
 800934e:	d302      	bcc.n	8009356 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009350:	2301      	movs	r3, #1
 8009352:	61fb      	str	r3, [r7, #28]
 8009354:	e015      	b.n	8009382 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	697a      	ldr	r2, [r7, #20]
 800935c:	429a      	cmp	r2, r3
 800935e:	d20b      	bcs.n	8009378 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	1ad2      	subs	r2, r2, r3
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f7ff ff9b 	bl	80092a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009372:	2300      	movs	r3, #0
 8009374:	61fb      	str	r3, [r7, #28]
 8009376:	e004      	b.n	8009382 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	2200      	movs	r2, #0
 800937c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800937e:	2301      	movs	r3, #1
 8009380:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009382:	f000 ffdf 	bl	800a344 <vPortExitCritical>

	return xReturn;
 8009386:	69fb      	ldr	r3, [r7, #28]
}
 8009388:	4618      	mov	r0, r3
 800938a:	3720      	adds	r7, #32
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	200012a8 	.word	0x200012a8
 8009394:	200012bc 	.word	0x200012bc

08009398 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009398:	b480      	push	{r7}
 800939a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800939c:	4b03      	ldr	r3, [pc, #12]	; (80093ac <vTaskMissedYield+0x14>)
 800939e:	2201      	movs	r2, #1
 80093a0:	601a      	str	r2, [r3, #0]
}
 80093a2:	bf00      	nop
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr
 80093ac:	200012b8 	.word	0x200012b8

080093b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80093b8:	f000 f852 	bl	8009460 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80093bc:	4b06      	ldr	r3, [pc, #24]	; (80093d8 <prvIdleTask+0x28>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d9f9      	bls.n	80093b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80093c4:	4b05      	ldr	r3, [pc, #20]	; (80093dc <prvIdleTask+0x2c>)
 80093c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093ca:	601a      	str	r2, [r3, #0]
 80093cc:	f3bf 8f4f 	dsb	sy
 80093d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80093d4:	e7f0      	b.n	80093b8 <prvIdleTask+0x8>
 80093d6:	bf00      	nop
 80093d8:	20000dd4 	.word	0x20000dd4
 80093dc:	e000ed04 	.word	0xe000ed04

080093e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093e6:	2300      	movs	r3, #0
 80093e8:	607b      	str	r3, [r7, #4]
 80093ea:	e00c      	b.n	8009406 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80093ec:	687a      	ldr	r2, [r7, #4]
 80093ee:	4613      	mov	r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	4413      	add	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	4a12      	ldr	r2, [pc, #72]	; (8009440 <prvInitialiseTaskLists+0x60>)
 80093f8:	4413      	add	r3, r2
 80093fa:	4618      	mov	r0, r3
 80093fc:	f7fe fc44 	bl	8007c88 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	3301      	adds	r3, #1
 8009404:	607b      	str	r3, [r7, #4]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2b37      	cmp	r3, #55	; 0x37
 800940a:	d9ef      	bls.n	80093ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800940c:	480d      	ldr	r0, [pc, #52]	; (8009444 <prvInitialiseTaskLists+0x64>)
 800940e:	f7fe fc3b 	bl	8007c88 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009412:	480d      	ldr	r0, [pc, #52]	; (8009448 <prvInitialiseTaskLists+0x68>)
 8009414:	f7fe fc38 	bl	8007c88 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009418:	480c      	ldr	r0, [pc, #48]	; (800944c <prvInitialiseTaskLists+0x6c>)
 800941a:	f7fe fc35 	bl	8007c88 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800941e:	480c      	ldr	r0, [pc, #48]	; (8009450 <prvInitialiseTaskLists+0x70>)
 8009420:	f7fe fc32 	bl	8007c88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009424:	480b      	ldr	r0, [pc, #44]	; (8009454 <prvInitialiseTaskLists+0x74>)
 8009426:	f7fe fc2f 	bl	8007c88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800942a:	4b0b      	ldr	r3, [pc, #44]	; (8009458 <prvInitialiseTaskLists+0x78>)
 800942c:	4a05      	ldr	r2, [pc, #20]	; (8009444 <prvInitialiseTaskLists+0x64>)
 800942e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009430:	4b0a      	ldr	r3, [pc, #40]	; (800945c <prvInitialiseTaskLists+0x7c>)
 8009432:	4a05      	ldr	r2, [pc, #20]	; (8009448 <prvInitialiseTaskLists+0x68>)
 8009434:	601a      	str	r2, [r3, #0]
}
 8009436:	bf00      	nop
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	20000dd4 	.word	0x20000dd4
 8009444:	20001234 	.word	0x20001234
 8009448:	20001248 	.word	0x20001248
 800944c:	20001264 	.word	0x20001264
 8009450:	20001278 	.word	0x20001278
 8009454:	20001290 	.word	0x20001290
 8009458:	2000125c 	.word	0x2000125c
 800945c:	20001260 	.word	0x20001260

08009460 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009466:	e019      	b.n	800949c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009468:	f000 ff3c 	bl	800a2e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800946c:	4b10      	ldr	r3, [pc, #64]	; (80094b0 <prvCheckTasksWaitingTermination+0x50>)
 800946e:	68db      	ldr	r3, [r3, #12]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	3304      	adds	r3, #4
 8009478:	4618      	mov	r0, r3
 800947a:	f7fe fc8f 	bl	8007d9c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800947e:	4b0d      	ldr	r3, [pc, #52]	; (80094b4 <prvCheckTasksWaitingTermination+0x54>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	3b01      	subs	r3, #1
 8009484:	4a0b      	ldr	r2, [pc, #44]	; (80094b4 <prvCheckTasksWaitingTermination+0x54>)
 8009486:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009488:	4b0b      	ldr	r3, [pc, #44]	; (80094b8 <prvCheckTasksWaitingTermination+0x58>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	3b01      	subs	r3, #1
 800948e:	4a0a      	ldr	r2, [pc, #40]	; (80094b8 <prvCheckTasksWaitingTermination+0x58>)
 8009490:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009492:	f000 ff57 	bl	800a344 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f000 f810 	bl	80094bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800949c:	4b06      	ldr	r3, [pc, #24]	; (80094b8 <prvCheckTasksWaitingTermination+0x58>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d1e1      	bne.n	8009468 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80094a4:	bf00      	nop
 80094a6:	bf00      	nop
 80094a8:	3708      	adds	r7, #8
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	20001278 	.word	0x20001278
 80094b4:	200012a4 	.word	0x200012a4
 80094b8:	2000128c 	.word	0x2000128c

080094bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b084      	sub	sp, #16
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d108      	bne.n	80094e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094d2:	4618      	mov	r0, r3
 80094d4:	f001 f8f4 	bl	800a6c0 <vPortFree>
				vPortFree( pxTCB );
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f001 f8f1 	bl	800a6c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80094de:	e018      	b.n	8009512 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	d103      	bne.n	80094f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f001 f8e8 	bl	800a6c0 <vPortFree>
	}
 80094f0:	e00f      	b.n	8009512 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80094f8:	2b02      	cmp	r3, #2
 80094fa:	d00a      	beq.n	8009512 <prvDeleteTCB+0x56>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009500:	f383 8811 	msr	BASEPRI, r3
 8009504:	f3bf 8f6f 	isb	sy
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	60fb      	str	r3, [r7, #12]
}
 800950e:	bf00      	nop
 8009510:	e7fe      	b.n	8009510 <prvDeleteTCB+0x54>
	}
 8009512:	bf00      	nop
 8009514:	3710      	adds	r7, #16
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
	...

0800951c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800951c:	b480      	push	{r7}
 800951e:	b083      	sub	sp, #12
 8009520:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009522:	4b0c      	ldr	r3, [pc, #48]	; (8009554 <prvResetNextTaskUnblockTime+0x38>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d104      	bne.n	8009536 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800952c:	4b0a      	ldr	r3, [pc, #40]	; (8009558 <prvResetNextTaskUnblockTime+0x3c>)
 800952e:	f04f 32ff 	mov.w	r2, #4294967295
 8009532:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009534:	e008      	b.n	8009548 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009536:	4b07      	ldr	r3, [pc, #28]	; (8009554 <prvResetNextTaskUnblockTime+0x38>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	68db      	ldr	r3, [r3, #12]
 800953c:	68db      	ldr	r3, [r3, #12]
 800953e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	685b      	ldr	r3, [r3, #4]
 8009544:	4a04      	ldr	r2, [pc, #16]	; (8009558 <prvResetNextTaskUnblockTime+0x3c>)
 8009546:	6013      	str	r3, [r2, #0]
}
 8009548:	bf00      	nop
 800954a:	370c      	adds	r7, #12
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr
 8009554:	2000125c 	.word	0x2000125c
 8009558:	200012c4 	.word	0x200012c4

0800955c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8009562:	4b05      	ldr	r3, [pc, #20]	; (8009578 <xTaskGetCurrentTaskHandle+0x1c>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009568:	687b      	ldr	r3, [r7, #4]
	}
 800956a:	4618      	mov	r0, r3
 800956c:	370c      	adds	r7, #12
 800956e:	46bd      	mov	sp, r7
 8009570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop
 8009578:	20000dd0 	.word	0x20000dd0

0800957c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800957c:	b480      	push	{r7}
 800957e:	b083      	sub	sp, #12
 8009580:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009582:	4b0b      	ldr	r3, [pc, #44]	; (80095b0 <xTaskGetSchedulerState+0x34>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d102      	bne.n	8009590 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800958a:	2301      	movs	r3, #1
 800958c:	607b      	str	r3, [r7, #4]
 800958e:	e008      	b.n	80095a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009590:	4b08      	ldr	r3, [pc, #32]	; (80095b4 <xTaskGetSchedulerState+0x38>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d102      	bne.n	800959e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009598:	2302      	movs	r3, #2
 800959a:	607b      	str	r3, [r7, #4]
 800959c:	e001      	b.n	80095a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800959e:	2300      	movs	r3, #0
 80095a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80095a2:	687b      	ldr	r3, [r7, #4]
	}
 80095a4:	4618      	mov	r0, r3
 80095a6:	370c      	adds	r7, #12
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr
 80095b0:	200012b0 	.word	0x200012b0
 80095b4:	200012cc 	.word	0x200012cc

080095b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b086      	sub	sp, #24
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80095c4:	2300      	movs	r3, #0
 80095c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d056      	beq.n	800967c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80095ce:	4b2e      	ldr	r3, [pc, #184]	; (8009688 <xTaskPriorityDisinherit+0xd0>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	693a      	ldr	r2, [r7, #16]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d00a      	beq.n	80095ee <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80095d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095dc:	f383 8811 	msr	BASEPRI, r3
 80095e0:	f3bf 8f6f 	isb	sy
 80095e4:	f3bf 8f4f 	dsb	sy
 80095e8:	60fb      	str	r3, [r7, #12]
}
 80095ea:	bf00      	nop
 80095ec:	e7fe      	b.n	80095ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d10a      	bne.n	800960c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80095f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095fa:	f383 8811 	msr	BASEPRI, r3
 80095fe:	f3bf 8f6f 	isb	sy
 8009602:	f3bf 8f4f 	dsb	sy
 8009606:	60bb      	str	r3, [r7, #8]
}
 8009608:	bf00      	nop
 800960a:	e7fe      	b.n	800960a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009610:	1e5a      	subs	r2, r3, #1
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800961e:	429a      	cmp	r2, r3
 8009620:	d02c      	beq.n	800967c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009626:	2b00      	cmp	r3, #0
 8009628:	d128      	bne.n	800967c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800962a:	693b      	ldr	r3, [r7, #16]
 800962c:	3304      	adds	r3, #4
 800962e:	4618      	mov	r0, r3
 8009630:	f7fe fbb4 	bl	8007d9c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009640:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800964c:	4b0f      	ldr	r3, [pc, #60]	; (800968c <xTaskPriorityDisinherit+0xd4>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	429a      	cmp	r2, r3
 8009652:	d903      	bls.n	800965c <xTaskPriorityDisinherit+0xa4>
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009658:	4a0c      	ldr	r2, [pc, #48]	; (800968c <xTaskPriorityDisinherit+0xd4>)
 800965a:	6013      	str	r3, [r2, #0]
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009660:	4613      	mov	r3, r2
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	4413      	add	r3, r2
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	4a09      	ldr	r2, [pc, #36]	; (8009690 <xTaskPriorityDisinherit+0xd8>)
 800966a:	441a      	add	r2, r3
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	3304      	adds	r3, #4
 8009670:	4619      	mov	r1, r3
 8009672:	4610      	mov	r0, r2
 8009674:	f7fe fb35 	bl	8007ce2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009678:	2301      	movs	r3, #1
 800967a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800967c:	697b      	ldr	r3, [r7, #20]
	}
 800967e:	4618      	mov	r0, r3
 8009680:	3718      	adds	r7, #24
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	20000dd0 	.word	0x20000dd0
 800968c:	200012ac 	.word	0x200012ac
 8009690:	20000dd4 	.word	0x20000dd4

08009694 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8009694:	b580      	push	{r7, lr}
 8009696:	b084      	sub	sp, #16
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
 800969c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800969e:	f000 fe21 	bl	800a2e4 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80096a2:	4b1e      	ldr	r3, [pc, #120]	; (800971c <ulTaskNotifyTake+0x88>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d113      	bne.n	80096d4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80096ac:	4b1b      	ldr	r3, [pc, #108]	; (800971c <ulTaskNotifyTake+0x88>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	2201      	movs	r2, #1
 80096b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00b      	beq.n	80096d4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80096bc:	2101      	movs	r1, #1
 80096be:	6838      	ldr	r0, [r7, #0]
 80096c0:	f000 f8e8 	bl	8009894 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80096c4:	4b16      	ldr	r3, [pc, #88]	; (8009720 <ulTaskNotifyTake+0x8c>)
 80096c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096ca:	601a      	str	r2, [r3, #0]
 80096cc:	f3bf 8f4f 	dsb	sy
 80096d0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80096d4:	f000 fe36 	bl	800a344 <vPortExitCritical>

		taskENTER_CRITICAL();
 80096d8:	f000 fe04 	bl	800a2e4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80096dc:	4b0f      	ldr	r3, [pc, #60]	; (800971c <ulTaskNotifyTake+0x88>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096e2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00c      	beq.n	8009704 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d004      	beq.n	80096fa <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80096f0:	4b0a      	ldr	r3, [pc, #40]	; (800971c <ulTaskNotifyTake+0x88>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	2200      	movs	r2, #0
 80096f6:	655a      	str	r2, [r3, #84]	; 0x54
 80096f8:	e004      	b.n	8009704 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80096fa:	4b08      	ldr	r3, [pc, #32]	; (800971c <ulTaskNotifyTake+0x88>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	68fa      	ldr	r2, [r7, #12]
 8009700:	3a01      	subs	r2, #1
 8009702:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009704:	4b05      	ldr	r3, [pc, #20]	; (800971c <ulTaskNotifyTake+0x88>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2200      	movs	r2, #0
 800970a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800970e:	f000 fe19 	bl	800a344 <vPortExitCritical>

		return ulReturn;
 8009712:	68fb      	ldr	r3, [r7, #12]
	}
 8009714:	4618      	mov	r0, r3
 8009716:	3710      	adds	r7, #16
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}
 800971c:	20000dd0 	.word	0x20000dd0
 8009720:	e000ed04 	.word	0xe000ed04

08009724 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8009724:	b580      	push	{r7, lr}
 8009726:	b08a      	sub	sp, #40	; 0x28
 8009728:	af00      	add	r7, sp, #0
 800972a:	60f8      	str	r0, [r7, #12]
 800972c:	60b9      	str	r1, [r7, #8]
 800972e:	603b      	str	r3, [r7, #0]
 8009730:	4613      	mov	r3, r2
 8009732:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8009734:	2301      	movs	r3, #1
 8009736:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d10a      	bne.n	8009754 <xTaskGenericNotify+0x30>
	__asm volatile
 800973e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009742:	f383 8811 	msr	BASEPRI, r3
 8009746:	f3bf 8f6f 	isb	sy
 800974a:	f3bf 8f4f 	dsb	sy
 800974e:	61bb      	str	r3, [r7, #24]
}
 8009750:	bf00      	nop
 8009752:	e7fe      	b.n	8009752 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8009758:	f000 fdc4 	bl	800a2e4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d003      	beq.n	800976a <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009762:	6a3b      	ldr	r3, [r7, #32]
 8009764:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800976a:	6a3b      	ldr	r3, [r7, #32]
 800976c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009770:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009772:	6a3b      	ldr	r3, [r7, #32]
 8009774:	2202      	movs	r2, #2
 8009776:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800977a:	79fb      	ldrb	r3, [r7, #7]
 800977c:	2b04      	cmp	r3, #4
 800977e:	d828      	bhi.n	80097d2 <xTaskGenericNotify+0xae>
 8009780:	a201      	add	r2, pc, #4	; (adr r2, 8009788 <xTaskGenericNotify+0x64>)
 8009782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009786:	bf00      	nop
 8009788:	080097f3 	.word	0x080097f3
 800978c:	0800979d 	.word	0x0800979d
 8009790:	080097ab 	.word	0x080097ab
 8009794:	080097b7 	.word	0x080097b7
 8009798:	080097bf 	.word	0x080097bf
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800979c:	6a3b      	ldr	r3, [r7, #32]
 800979e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	431a      	orrs	r2, r3
 80097a4:	6a3b      	ldr	r3, [r7, #32]
 80097a6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80097a8:	e026      	b.n	80097f8 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80097aa:	6a3b      	ldr	r3, [r7, #32]
 80097ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097ae:	1c5a      	adds	r2, r3, #1
 80097b0:	6a3b      	ldr	r3, [r7, #32]
 80097b2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80097b4:	e020      	b.n	80097f8 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80097b6:	6a3b      	ldr	r3, [r7, #32]
 80097b8:	68ba      	ldr	r2, [r7, #8]
 80097ba:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80097bc:	e01c      	b.n	80097f8 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80097be:	7ffb      	ldrb	r3, [r7, #31]
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	d003      	beq.n	80097cc <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80097c4:	6a3b      	ldr	r3, [r7, #32]
 80097c6:	68ba      	ldr	r2, [r7, #8]
 80097c8:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80097ca:	e015      	b.n	80097f8 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 80097cc:	2300      	movs	r3, #0
 80097ce:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80097d0:	e012      	b.n	80097f8 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80097d2:	6a3b      	ldr	r3, [r7, #32]
 80097d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097da:	d00c      	beq.n	80097f6 <xTaskGenericNotify+0xd2>
	__asm volatile
 80097dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e0:	f383 8811 	msr	BASEPRI, r3
 80097e4:	f3bf 8f6f 	isb	sy
 80097e8:	f3bf 8f4f 	dsb	sy
 80097ec:	617b      	str	r3, [r7, #20]
}
 80097ee:	bf00      	nop
 80097f0:	e7fe      	b.n	80097f0 <xTaskGenericNotify+0xcc>
					break;
 80097f2:	bf00      	nop
 80097f4:	e000      	b.n	80097f8 <xTaskGenericNotify+0xd4>

					break;
 80097f6:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80097f8:	7ffb      	ldrb	r3, [r7, #31]
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	d13a      	bne.n	8009874 <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097fe:	6a3b      	ldr	r3, [r7, #32]
 8009800:	3304      	adds	r3, #4
 8009802:	4618      	mov	r0, r3
 8009804:	f7fe faca 	bl	8007d9c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8009808:	6a3b      	ldr	r3, [r7, #32]
 800980a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800980c:	4b1d      	ldr	r3, [pc, #116]	; (8009884 <xTaskGenericNotify+0x160>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	429a      	cmp	r2, r3
 8009812:	d903      	bls.n	800981c <xTaskGenericNotify+0xf8>
 8009814:	6a3b      	ldr	r3, [r7, #32]
 8009816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009818:	4a1a      	ldr	r2, [pc, #104]	; (8009884 <xTaskGenericNotify+0x160>)
 800981a:	6013      	str	r3, [r2, #0]
 800981c:	6a3b      	ldr	r3, [r7, #32]
 800981e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009820:	4613      	mov	r3, r2
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	4413      	add	r3, r2
 8009826:	009b      	lsls	r3, r3, #2
 8009828:	4a17      	ldr	r2, [pc, #92]	; (8009888 <xTaskGenericNotify+0x164>)
 800982a:	441a      	add	r2, r3
 800982c:	6a3b      	ldr	r3, [r7, #32]
 800982e:	3304      	adds	r3, #4
 8009830:	4619      	mov	r1, r3
 8009832:	4610      	mov	r0, r2
 8009834:	f7fe fa55 	bl	8007ce2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009838:	6a3b      	ldr	r3, [r7, #32]
 800983a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800983c:	2b00      	cmp	r3, #0
 800983e:	d00a      	beq.n	8009856 <xTaskGenericNotify+0x132>
	__asm volatile
 8009840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009844:	f383 8811 	msr	BASEPRI, r3
 8009848:	f3bf 8f6f 	isb	sy
 800984c:	f3bf 8f4f 	dsb	sy
 8009850:	613b      	str	r3, [r7, #16]
}
 8009852:	bf00      	nop
 8009854:	e7fe      	b.n	8009854 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009856:	6a3b      	ldr	r3, [r7, #32]
 8009858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800985a:	4b0c      	ldr	r3, [pc, #48]	; (800988c <xTaskGenericNotify+0x168>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009860:	429a      	cmp	r2, r3
 8009862:	d907      	bls.n	8009874 <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009864:	4b0a      	ldr	r3, [pc, #40]	; (8009890 <xTaskGenericNotify+0x16c>)
 8009866:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800986a:	601a      	str	r2, [r3, #0]
 800986c:	f3bf 8f4f 	dsb	sy
 8009870:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009874:	f000 fd66 	bl	800a344 <vPortExitCritical>

		return xReturn;
 8009878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800987a:	4618      	mov	r0, r3
 800987c:	3728      	adds	r7, #40	; 0x28
 800987e:	46bd      	mov	sp, r7
 8009880:	bd80      	pop	{r7, pc}
 8009882:	bf00      	nop
 8009884:	200012ac 	.word	0x200012ac
 8009888:	20000dd4 	.word	0x20000dd4
 800988c:	20000dd0 	.word	0x20000dd0
 8009890:	e000ed04 	.word	0xe000ed04

08009894 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b084      	sub	sp, #16
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
 800989c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800989e:	4b21      	ldr	r3, [pc, #132]	; (8009924 <prvAddCurrentTaskToDelayedList+0x90>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098a4:	4b20      	ldr	r3, [pc, #128]	; (8009928 <prvAddCurrentTaskToDelayedList+0x94>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	3304      	adds	r3, #4
 80098aa:	4618      	mov	r0, r3
 80098ac:	f7fe fa76 	bl	8007d9c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098b6:	d10a      	bne.n	80098ce <prvAddCurrentTaskToDelayedList+0x3a>
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d007      	beq.n	80098ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098be:	4b1a      	ldr	r3, [pc, #104]	; (8009928 <prvAddCurrentTaskToDelayedList+0x94>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3304      	adds	r3, #4
 80098c4:	4619      	mov	r1, r3
 80098c6:	4819      	ldr	r0, [pc, #100]	; (800992c <prvAddCurrentTaskToDelayedList+0x98>)
 80098c8:	f7fe fa0b 	bl	8007ce2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80098cc:	e026      	b.n	800991c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4413      	add	r3, r2
 80098d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80098d6:	4b14      	ldr	r3, [pc, #80]	; (8009928 <prvAddCurrentTaskToDelayedList+0x94>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	68ba      	ldr	r2, [r7, #8]
 80098dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80098de:	68ba      	ldr	r2, [r7, #8]
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d209      	bcs.n	80098fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098e6:	4b12      	ldr	r3, [pc, #72]	; (8009930 <prvAddCurrentTaskToDelayedList+0x9c>)
 80098e8:	681a      	ldr	r2, [r3, #0]
 80098ea:	4b0f      	ldr	r3, [pc, #60]	; (8009928 <prvAddCurrentTaskToDelayedList+0x94>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	3304      	adds	r3, #4
 80098f0:	4619      	mov	r1, r3
 80098f2:	4610      	mov	r0, r2
 80098f4:	f7fe fa19 	bl	8007d2a <vListInsert>
}
 80098f8:	e010      	b.n	800991c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098fa:	4b0e      	ldr	r3, [pc, #56]	; (8009934 <prvAddCurrentTaskToDelayedList+0xa0>)
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	4b0a      	ldr	r3, [pc, #40]	; (8009928 <prvAddCurrentTaskToDelayedList+0x94>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	3304      	adds	r3, #4
 8009904:	4619      	mov	r1, r3
 8009906:	4610      	mov	r0, r2
 8009908:	f7fe fa0f 	bl	8007d2a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800990c:	4b0a      	ldr	r3, [pc, #40]	; (8009938 <prvAddCurrentTaskToDelayedList+0xa4>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	68ba      	ldr	r2, [r7, #8]
 8009912:	429a      	cmp	r2, r3
 8009914:	d202      	bcs.n	800991c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009916:	4a08      	ldr	r2, [pc, #32]	; (8009938 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	6013      	str	r3, [r2, #0]
}
 800991c:	bf00      	nop
 800991e:	3710      	adds	r7, #16
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}
 8009924:	200012a8 	.word	0x200012a8
 8009928:	20000dd0 	.word	0x20000dd0
 800992c:	20001290 	.word	0x20001290
 8009930:	20001260 	.word	0x20001260
 8009934:	2000125c 	.word	0x2000125c
 8009938:	200012c4 	.word	0x200012c4

0800993c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b08a      	sub	sp, #40	; 0x28
 8009940:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009942:	2300      	movs	r3, #0
 8009944:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009946:	f000 fb63 	bl	800a010 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800994a:	4b1c      	ldr	r3, [pc, #112]	; (80099bc <xTimerCreateTimerTask+0x80>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d021      	beq.n	8009996 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009952:	2300      	movs	r3, #0
 8009954:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009956:	2300      	movs	r3, #0
 8009958:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800995a:	1d3a      	adds	r2, r7, #4
 800995c:	f107 0108 	add.w	r1, r7, #8
 8009960:	f107 030c 	add.w	r3, r7, #12
 8009964:	4618      	mov	r0, r3
 8009966:	f7fe f975 	bl	8007c54 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800996a:	6879      	ldr	r1, [r7, #4]
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	9202      	str	r2, [sp, #8]
 8009972:	9301      	str	r3, [sp, #4]
 8009974:	2302      	movs	r3, #2
 8009976:	9300      	str	r3, [sp, #0]
 8009978:	2300      	movs	r3, #0
 800997a:	460a      	mov	r2, r1
 800997c:	4910      	ldr	r1, [pc, #64]	; (80099c0 <xTimerCreateTimerTask+0x84>)
 800997e:	4811      	ldr	r0, [pc, #68]	; (80099c4 <xTimerCreateTimerTask+0x88>)
 8009980:	f7fe ff5c 	bl	800883c <xTaskCreateStatic>
 8009984:	4603      	mov	r3, r0
 8009986:	4a10      	ldr	r2, [pc, #64]	; (80099c8 <xTimerCreateTimerTask+0x8c>)
 8009988:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800998a:	4b0f      	ldr	r3, [pc, #60]	; (80099c8 <xTimerCreateTimerTask+0x8c>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d001      	beq.n	8009996 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009992:	2301      	movs	r3, #1
 8009994:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d10a      	bne.n	80099b2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800999c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a0:	f383 8811 	msr	BASEPRI, r3
 80099a4:	f3bf 8f6f 	isb	sy
 80099a8:	f3bf 8f4f 	dsb	sy
 80099ac:	613b      	str	r3, [r7, #16]
}
 80099ae:	bf00      	nop
 80099b0:	e7fe      	b.n	80099b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80099b2:	697b      	ldr	r3, [r7, #20]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3718      	adds	r7, #24
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	20001300 	.word	0x20001300
 80099c0:	0800f8b0 	.word	0x0800f8b0
 80099c4:	08009bb9 	.word	0x08009bb9
 80099c8:	20001304 	.word	0x20001304

080099cc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b088      	sub	sp, #32
 80099d0:	af02      	add	r7, sp, #8
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	607a      	str	r2, [r7, #4]
 80099d8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80099da:	202c      	movs	r0, #44	; 0x2c
 80099dc:	f000 fda4 	bl	800a528 <pvPortMalloc>
 80099e0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d00d      	beq.n	8009a04 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	9301      	str	r3, [sp, #4]
 80099f4:	6a3b      	ldr	r3, [r7, #32]
 80099f6:	9300      	str	r3, [sp, #0]
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	68b9      	ldr	r1, [r7, #8]
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	f000 f805 	bl	8009a0e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009a04:	697b      	ldr	r3, [r7, #20]
	}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3718      	adds	r7, #24
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}

08009a0e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009a0e:	b580      	push	{r7, lr}
 8009a10:	b086      	sub	sp, #24
 8009a12:	af00      	add	r7, sp, #0
 8009a14:	60f8      	str	r0, [r7, #12]
 8009a16:	60b9      	str	r1, [r7, #8]
 8009a18:	607a      	str	r2, [r7, #4]
 8009a1a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d10a      	bne.n	8009a38 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8009a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a26:	f383 8811 	msr	BASEPRI, r3
 8009a2a:	f3bf 8f6f 	isb	sy
 8009a2e:	f3bf 8f4f 	dsb	sy
 8009a32:	617b      	str	r3, [r7, #20]
}
 8009a34:	bf00      	nop
 8009a36:	e7fe      	b.n	8009a36 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d01e      	beq.n	8009a7c <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009a3e:	f000 fae7 	bl	800a010 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a44:	68fa      	ldr	r2, [r7, #12]
 8009a46:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4a:	68ba      	ldr	r2, [r7, #8]
 8009a4c:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a50:	683a      	ldr	r2, [r7, #0]
 8009a52:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a56:	6a3a      	ldr	r2, [r7, #32]
 8009a58:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5c:	3304      	adds	r3, #4
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7fe f932 	bl	8007cc8 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d008      	beq.n	8009a7c <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a70:	f043 0304 	orr.w	r3, r3, #4
 8009a74:	b2da      	uxtb	r2, r3
 8009a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a78:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009a7c:	bf00      	nop
 8009a7e:	3718      	adds	r7, #24
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b08a      	sub	sp, #40	; 0x28
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	60f8      	str	r0, [r7, #12]
 8009a8c:	60b9      	str	r1, [r7, #8]
 8009a8e:	607a      	str	r2, [r7, #4]
 8009a90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009a92:	2300      	movs	r3, #0
 8009a94:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d10a      	bne.n	8009ab2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aa0:	f383 8811 	msr	BASEPRI, r3
 8009aa4:	f3bf 8f6f 	isb	sy
 8009aa8:	f3bf 8f4f 	dsb	sy
 8009aac:	623b      	str	r3, [r7, #32]
}
 8009aae:	bf00      	nop
 8009ab0:	e7fe      	b.n	8009ab0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009ab2:	4b1a      	ldr	r3, [pc, #104]	; (8009b1c <xTimerGenericCommand+0x98>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d02a      	beq.n	8009b10 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	2b05      	cmp	r3, #5
 8009aca:	dc18      	bgt.n	8009afe <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009acc:	f7ff fd56 	bl	800957c <xTaskGetSchedulerState>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	2b02      	cmp	r3, #2
 8009ad4:	d109      	bne.n	8009aea <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009ad6:	4b11      	ldr	r3, [pc, #68]	; (8009b1c <xTimerGenericCommand+0x98>)
 8009ad8:	6818      	ldr	r0, [r3, #0]
 8009ada:	f107 0110 	add.w	r1, r7, #16
 8009ade:	2300      	movs	r3, #0
 8009ae0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ae2:	f7fe fac3 	bl	800806c <xQueueGenericSend>
 8009ae6:	6278      	str	r0, [r7, #36]	; 0x24
 8009ae8:	e012      	b.n	8009b10 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009aea:	4b0c      	ldr	r3, [pc, #48]	; (8009b1c <xTimerGenericCommand+0x98>)
 8009aec:	6818      	ldr	r0, [r3, #0]
 8009aee:	f107 0110 	add.w	r1, r7, #16
 8009af2:	2300      	movs	r3, #0
 8009af4:	2200      	movs	r2, #0
 8009af6:	f7fe fab9 	bl	800806c <xQueueGenericSend>
 8009afa:	6278      	str	r0, [r7, #36]	; 0x24
 8009afc:	e008      	b.n	8009b10 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009afe:	4b07      	ldr	r3, [pc, #28]	; (8009b1c <xTimerGenericCommand+0x98>)
 8009b00:	6818      	ldr	r0, [r3, #0]
 8009b02:	f107 0110 	add.w	r1, r7, #16
 8009b06:	2300      	movs	r3, #0
 8009b08:	683a      	ldr	r2, [r7, #0]
 8009b0a:	f7fe fbad 	bl	8008268 <xQueueGenericSendFromISR>
 8009b0e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3728      	adds	r7, #40	; 0x28
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	20001300 	.word	0x20001300

08009b20 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b088      	sub	sp, #32
 8009b24:	af02      	add	r7, sp, #8
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b2a:	4b22      	ldr	r3, [pc, #136]	; (8009bb4 <prvProcessExpiredTimer+0x94>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	68db      	ldr	r3, [r3, #12]
 8009b30:	68db      	ldr	r3, [r3, #12]
 8009b32:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b34:	697b      	ldr	r3, [r7, #20]
 8009b36:	3304      	adds	r3, #4
 8009b38:	4618      	mov	r0, r3
 8009b3a:	f7fe f92f 	bl	8007d9c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b44:	f003 0304 	and.w	r3, r3, #4
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d022      	beq.n	8009b92 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	699a      	ldr	r2, [r3, #24]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	18d1      	adds	r1, r2, r3
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	6978      	ldr	r0, [r7, #20]
 8009b5a:	f000 f8d1 	bl	8009d00 <prvInsertTimerInActiveList>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d01f      	beq.n	8009ba4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009b64:	2300      	movs	r3, #0
 8009b66:	9300      	str	r3, [sp, #0]
 8009b68:	2300      	movs	r3, #0
 8009b6a:	687a      	ldr	r2, [r7, #4]
 8009b6c:	2100      	movs	r1, #0
 8009b6e:	6978      	ldr	r0, [r7, #20]
 8009b70:	f7ff ff88 	bl	8009a84 <xTimerGenericCommand>
 8009b74:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d113      	bne.n	8009ba4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b80:	f383 8811 	msr	BASEPRI, r3
 8009b84:	f3bf 8f6f 	isb	sy
 8009b88:	f3bf 8f4f 	dsb	sy
 8009b8c:	60fb      	str	r3, [r7, #12]
}
 8009b8e:	bf00      	nop
 8009b90:	e7fe      	b.n	8009b90 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b98:	f023 0301 	bic.w	r3, r3, #1
 8009b9c:	b2da      	uxtb	r2, r3
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	6a1b      	ldr	r3, [r3, #32]
 8009ba8:	6978      	ldr	r0, [r7, #20]
 8009baa:	4798      	blx	r3
}
 8009bac:	bf00      	nop
 8009bae:	3718      	adds	r7, #24
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}
 8009bb4:	200012f8 	.word	0x200012f8

08009bb8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b084      	sub	sp, #16
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009bc0:	f107 0308 	add.w	r3, r7, #8
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f000 f857 	bl	8009c78 <prvGetNextExpireTime>
 8009bca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	4619      	mov	r1, r3
 8009bd0:	68f8      	ldr	r0, [r7, #12]
 8009bd2:	f000 f803 	bl	8009bdc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009bd6:	f000 f8d5 	bl	8009d84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009bda:	e7f1      	b.n	8009bc0 <prvTimerTask+0x8>

08009bdc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b084      	sub	sp, #16
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009be6:	f7ff f8d7 	bl	8008d98 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009bea:	f107 0308 	add.w	r3, r7, #8
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f000 f866 	bl	8009cc0 <prvSampleTimeNow>
 8009bf4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d130      	bne.n	8009c5e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d10a      	bne.n	8009c18 <prvProcessTimerOrBlockTask+0x3c>
 8009c02:	687a      	ldr	r2, [r7, #4]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d806      	bhi.n	8009c18 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009c0a:	f7ff f8d3 	bl	8008db4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009c0e:	68f9      	ldr	r1, [r7, #12]
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f7ff ff85 	bl	8009b20 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009c16:	e024      	b.n	8009c62 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d008      	beq.n	8009c30 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009c1e:	4b13      	ldr	r3, [pc, #76]	; (8009c6c <prvProcessTimerOrBlockTask+0x90>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d101      	bne.n	8009c2c <prvProcessTimerOrBlockTask+0x50>
 8009c28:	2301      	movs	r3, #1
 8009c2a:	e000      	b.n	8009c2e <prvProcessTimerOrBlockTask+0x52>
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009c30:	4b0f      	ldr	r3, [pc, #60]	; (8009c70 <prvProcessTimerOrBlockTask+0x94>)
 8009c32:	6818      	ldr	r0, [r3, #0]
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	1ad3      	subs	r3, r2, r3
 8009c3a:	683a      	ldr	r2, [r7, #0]
 8009c3c:	4619      	mov	r1, r3
 8009c3e:	f7fe fdc9 	bl	80087d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009c42:	f7ff f8b7 	bl	8008db4 <xTaskResumeAll>
 8009c46:	4603      	mov	r3, r0
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d10a      	bne.n	8009c62 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009c4c:	4b09      	ldr	r3, [pc, #36]	; (8009c74 <prvProcessTimerOrBlockTask+0x98>)
 8009c4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c52:	601a      	str	r2, [r3, #0]
 8009c54:	f3bf 8f4f 	dsb	sy
 8009c58:	f3bf 8f6f 	isb	sy
}
 8009c5c:	e001      	b.n	8009c62 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009c5e:	f7ff f8a9 	bl	8008db4 <xTaskResumeAll>
}
 8009c62:	bf00      	nop
 8009c64:	3710      	adds	r7, #16
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	200012fc 	.word	0x200012fc
 8009c70:	20001300 	.word	0x20001300
 8009c74:	e000ed04 	.word	0xe000ed04

08009c78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b085      	sub	sp, #20
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009c80:	4b0e      	ldr	r3, [pc, #56]	; (8009cbc <prvGetNextExpireTime+0x44>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d101      	bne.n	8009c8e <prvGetNextExpireTime+0x16>
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	e000      	b.n	8009c90 <prvGetNextExpireTime+0x18>
 8009c8e:	2200      	movs	r2, #0
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d105      	bne.n	8009ca8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c9c:	4b07      	ldr	r3, [pc, #28]	; (8009cbc <prvGetNextExpireTime+0x44>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	60fb      	str	r3, [r7, #12]
 8009ca6:	e001      	b.n	8009cac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009cac:	68fb      	ldr	r3, [r7, #12]
}
 8009cae:	4618      	mov	r0, r3
 8009cb0:	3714      	adds	r7, #20
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr
 8009cba:	bf00      	nop
 8009cbc:	200012f8 	.word	0x200012f8

08009cc0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b084      	sub	sp, #16
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009cc8:	f7ff f912 	bl	8008ef0 <xTaskGetTickCount>
 8009ccc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009cce:	4b0b      	ldr	r3, [pc, #44]	; (8009cfc <prvSampleTimeNow+0x3c>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68fa      	ldr	r2, [r7, #12]
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	d205      	bcs.n	8009ce4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009cd8:	f000 f936 	bl	8009f48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2201      	movs	r2, #1
 8009ce0:	601a      	str	r2, [r3, #0]
 8009ce2:	e002      	b.n	8009cea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009cea:	4a04      	ldr	r2, [pc, #16]	; (8009cfc <prvSampleTimeNow+0x3c>)
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
 8009cfa:	bf00      	nop
 8009cfc:	20001308 	.word	0x20001308

08009d00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b086      	sub	sp, #24
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	60f8      	str	r0, [r7, #12]
 8009d08:	60b9      	str	r1, [r7, #8]
 8009d0a:	607a      	str	r2, [r7, #4]
 8009d0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	68ba      	ldr	r2, [r7, #8]
 8009d16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	68fa      	ldr	r2, [r7, #12]
 8009d1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009d1e:	68ba      	ldr	r2, [r7, #8]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	429a      	cmp	r2, r3
 8009d24:	d812      	bhi.n	8009d4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d26:	687a      	ldr	r2, [r7, #4]
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	1ad2      	subs	r2, r2, r3
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	699b      	ldr	r3, [r3, #24]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d302      	bcc.n	8009d3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009d34:	2301      	movs	r3, #1
 8009d36:	617b      	str	r3, [r7, #20]
 8009d38:	e01b      	b.n	8009d72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009d3a:	4b10      	ldr	r3, [pc, #64]	; (8009d7c <prvInsertTimerInActiveList+0x7c>)
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	3304      	adds	r3, #4
 8009d42:	4619      	mov	r1, r3
 8009d44:	4610      	mov	r0, r2
 8009d46:	f7fd fff0 	bl	8007d2a <vListInsert>
 8009d4a:	e012      	b.n	8009d72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d206      	bcs.n	8009d62 <prvInsertTimerInActiveList+0x62>
 8009d54:	68ba      	ldr	r2, [r7, #8]
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	429a      	cmp	r2, r3
 8009d5a:	d302      	bcc.n	8009d62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	617b      	str	r3, [r7, #20]
 8009d60:	e007      	b.n	8009d72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009d62:	4b07      	ldr	r3, [pc, #28]	; (8009d80 <prvInsertTimerInActiveList+0x80>)
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	3304      	adds	r3, #4
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	4610      	mov	r0, r2
 8009d6e:	f7fd ffdc 	bl	8007d2a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009d72:	697b      	ldr	r3, [r7, #20]
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3718      	adds	r7, #24
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}
 8009d7c:	200012fc 	.word	0x200012fc
 8009d80:	200012f8 	.word	0x200012f8

08009d84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b08e      	sub	sp, #56	; 0x38
 8009d88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d8a:	e0ca      	b.n	8009f22 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	da18      	bge.n	8009dc4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009d92:	1d3b      	adds	r3, r7, #4
 8009d94:	3304      	adds	r3, #4
 8009d96:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d10a      	bne.n	8009db4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da2:	f383 8811 	msr	BASEPRI, r3
 8009da6:	f3bf 8f6f 	isb	sy
 8009daa:	f3bf 8f4f 	dsb	sy
 8009dae:	61fb      	str	r3, [r7, #28]
}
 8009db0:	bf00      	nop
 8009db2:	e7fe      	b.n	8009db2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009dba:	6850      	ldr	r0, [r2, #4]
 8009dbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009dbe:	6892      	ldr	r2, [r2, #8]
 8009dc0:	4611      	mov	r1, r2
 8009dc2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	f2c0 80aa 	blt.w	8009f20 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dd2:	695b      	ldr	r3, [r3, #20]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d004      	beq.n	8009de2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dda:	3304      	adds	r3, #4
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f7fd ffdd 	bl	8007d9c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009de2:	463b      	mov	r3, r7
 8009de4:	4618      	mov	r0, r3
 8009de6:	f7ff ff6b 	bl	8009cc0 <prvSampleTimeNow>
 8009dea:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2b09      	cmp	r3, #9
 8009df0:	f200 8097 	bhi.w	8009f22 <prvProcessReceivedCommands+0x19e>
 8009df4:	a201      	add	r2, pc, #4	; (adr r2, 8009dfc <prvProcessReceivedCommands+0x78>)
 8009df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dfa:	bf00      	nop
 8009dfc:	08009e25 	.word	0x08009e25
 8009e00:	08009e25 	.word	0x08009e25
 8009e04:	08009e25 	.word	0x08009e25
 8009e08:	08009e99 	.word	0x08009e99
 8009e0c:	08009ead 	.word	0x08009ead
 8009e10:	08009ef7 	.word	0x08009ef7
 8009e14:	08009e25 	.word	0x08009e25
 8009e18:	08009e25 	.word	0x08009e25
 8009e1c:	08009e99 	.word	0x08009e99
 8009e20:	08009ead 	.word	0x08009ead
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e2a:	f043 0301 	orr.w	r3, r3, #1
 8009e2e:	b2da      	uxtb	r2, r3
 8009e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009e36:	68ba      	ldr	r2, [r7, #8]
 8009e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e3a:	699b      	ldr	r3, [r3, #24]
 8009e3c:	18d1      	adds	r1, r2, r3
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e44:	f7ff ff5c 	bl	8009d00 <prvInsertTimerInActiveList>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d069      	beq.n	8009f22 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e50:	6a1b      	ldr	r3, [r3, #32]
 8009e52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e5c:	f003 0304 	and.w	r3, r3, #4
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d05e      	beq.n	8009f22 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009e64:	68ba      	ldr	r2, [r7, #8]
 8009e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e68:	699b      	ldr	r3, [r3, #24]
 8009e6a:	441a      	add	r2, r3
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	9300      	str	r3, [sp, #0]
 8009e70:	2300      	movs	r3, #0
 8009e72:	2100      	movs	r1, #0
 8009e74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e76:	f7ff fe05 	bl	8009a84 <xTimerGenericCommand>
 8009e7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009e7c:	6a3b      	ldr	r3, [r7, #32]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d14f      	bne.n	8009f22 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e86:	f383 8811 	msr	BASEPRI, r3
 8009e8a:	f3bf 8f6f 	isb	sy
 8009e8e:	f3bf 8f4f 	dsb	sy
 8009e92:	61bb      	str	r3, [r7, #24]
}
 8009e94:	bf00      	nop
 8009e96:	e7fe      	b.n	8009e96 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e9e:	f023 0301 	bic.w	r3, r3, #1
 8009ea2:	b2da      	uxtb	r2, r3
 8009ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009eaa:	e03a      	b.n	8009f22 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009eb2:	f043 0301 	orr.w	r3, r3, #1
 8009eb6:	b2da      	uxtb	r2, r3
 8009eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009ebe:	68ba      	ldr	r2, [r7, #8]
 8009ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ec2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ec6:	699b      	ldr	r3, [r3, #24]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d10a      	bne.n	8009ee2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed0:	f383 8811 	msr	BASEPRI, r3
 8009ed4:	f3bf 8f6f 	isb	sy
 8009ed8:	f3bf 8f4f 	dsb	sy
 8009edc:	617b      	str	r3, [r7, #20]
}
 8009ede:	bf00      	nop
 8009ee0:	e7fe      	b.n	8009ee0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ee4:	699a      	ldr	r2, [r3, #24]
 8009ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee8:	18d1      	adds	r1, r2, r3
 8009eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009eee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ef0:	f7ff ff06 	bl	8009d00 <prvInsertTimerInActiveList>
					break;
 8009ef4:	e015      	b.n	8009f22 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ef8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009efc:	f003 0302 	and.w	r3, r3, #2
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d103      	bne.n	8009f0c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009f04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f06:	f000 fbdb 	bl	800a6c0 <vPortFree>
 8009f0a:	e00a      	b.n	8009f22 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f12:	f023 0301 	bic.w	r3, r3, #1
 8009f16:	b2da      	uxtb	r2, r3
 8009f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009f1e:	e000      	b.n	8009f22 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009f20:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f22:	4b08      	ldr	r3, [pc, #32]	; (8009f44 <prvProcessReceivedCommands+0x1c0>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	1d39      	adds	r1, r7, #4
 8009f28:	2200      	movs	r2, #0
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7fe fa38 	bl	80083a0 <xQueueReceive>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	f47f af2a 	bne.w	8009d8c <prvProcessReceivedCommands+0x8>
	}
}
 8009f38:	bf00      	nop
 8009f3a:	bf00      	nop
 8009f3c:	3730      	adds	r7, #48	; 0x30
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	20001300 	.word	0x20001300

08009f48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b088      	sub	sp, #32
 8009f4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009f4e:	e048      	b.n	8009fe2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009f50:	4b2d      	ldr	r3, [pc, #180]	; (800a008 <prvSwitchTimerLists+0xc0>)
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	68db      	ldr	r3, [r3, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f5a:	4b2b      	ldr	r3, [pc, #172]	; (800a008 <prvSwitchTimerLists+0xc0>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	68db      	ldr	r3, [r3, #12]
 8009f60:	68db      	ldr	r3, [r3, #12]
 8009f62:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	3304      	adds	r3, #4
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f7fd ff17 	bl	8007d9c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6a1b      	ldr	r3, [r3, #32]
 8009f72:	68f8      	ldr	r0, [r7, #12]
 8009f74:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f7c:	f003 0304 	and.w	r3, r3, #4
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d02e      	beq.n	8009fe2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	699b      	ldr	r3, [r3, #24]
 8009f88:	693a      	ldr	r2, [r7, #16]
 8009f8a:	4413      	add	r3, r2
 8009f8c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009f8e:	68ba      	ldr	r2, [r7, #8]
 8009f90:	693b      	ldr	r3, [r7, #16]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	d90e      	bls.n	8009fb4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	68ba      	ldr	r2, [r7, #8]
 8009f9a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	68fa      	ldr	r2, [r7, #12]
 8009fa0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009fa2:	4b19      	ldr	r3, [pc, #100]	; (800a008 <prvSwitchTimerLists+0xc0>)
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	3304      	adds	r3, #4
 8009faa:	4619      	mov	r1, r3
 8009fac:	4610      	mov	r0, r2
 8009fae:	f7fd febc 	bl	8007d2a <vListInsert>
 8009fb2:	e016      	b.n	8009fe2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	9300      	str	r3, [sp, #0]
 8009fb8:	2300      	movs	r3, #0
 8009fba:	693a      	ldr	r2, [r7, #16]
 8009fbc:	2100      	movs	r1, #0
 8009fbe:	68f8      	ldr	r0, [r7, #12]
 8009fc0:	f7ff fd60 	bl	8009a84 <xTimerGenericCommand>
 8009fc4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d10a      	bne.n	8009fe2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fd0:	f383 8811 	msr	BASEPRI, r3
 8009fd4:	f3bf 8f6f 	isb	sy
 8009fd8:	f3bf 8f4f 	dsb	sy
 8009fdc:	603b      	str	r3, [r7, #0]
}
 8009fde:	bf00      	nop
 8009fe0:	e7fe      	b.n	8009fe0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009fe2:	4b09      	ldr	r3, [pc, #36]	; (800a008 <prvSwitchTimerLists+0xc0>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d1b1      	bne.n	8009f50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009fec:	4b06      	ldr	r3, [pc, #24]	; (800a008 <prvSwitchTimerLists+0xc0>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009ff2:	4b06      	ldr	r3, [pc, #24]	; (800a00c <prvSwitchTimerLists+0xc4>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	4a04      	ldr	r2, [pc, #16]	; (800a008 <prvSwitchTimerLists+0xc0>)
 8009ff8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009ffa:	4a04      	ldr	r2, [pc, #16]	; (800a00c <prvSwitchTimerLists+0xc4>)
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	6013      	str	r3, [r2, #0]
}
 800a000:	bf00      	nop
 800a002:	3718      	adds	r7, #24
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}
 800a008:	200012f8 	.word	0x200012f8
 800a00c:	200012fc 	.word	0x200012fc

0800a010 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b082      	sub	sp, #8
 800a014:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a016:	f000 f965 	bl	800a2e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a01a:	4b15      	ldr	r3, [pc, #84]	; (800a070 <prvCheckForValidListAndQueue+0x60>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d120      	bne.n	800a064 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a022:	4814      	ldr	r0, [pc, #80]	; (800a074 <prvCheckForValidListAndQueue+0x64>)
 800a024:	f7fd fe30 	bl	8007c88 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a028:	4813      	ldr	r0, [pc, #76]	; (800a078 <prvCheckForValidListAndQueue+0x68>)
 800a02a:	f7fd fe2d 	bl	8007c88 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a02e:	4b13      	ldr	r3, [pc, #76]	; (800a07c <prvCheckForValidListAndQueue+0x6c>)
 800a030:	4a10      	ldr	r2, [pc, #64]	; (800a074 <prvCheckForValidListAndQueue+0x64>)
 800a032:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a034:	4b12      	ldr	r3, [pc, #72]	; (800a080 <prvCheckForValidListAndQueue+0x70>)
 800a036:	4a10      	ldr	r2, [pc, #64]	; (800a078 <prvCheckForValidListAndQueue+0x68>)
 800a038:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a03a:	2300      	movs	r3, #0
 800a03c:	9300      	str	r3, [sp, #0]
 800a03e:	4b11      	ldr	r3, [pc, #68]	; (800a084 <prvCheckForValidListAndQueue+0x74>)
 800a040:	4a11      	ldr	r2, [pc, #68]	; (800a088 <prvCheckForValidListAndQueue+0x78>)
 800a042:	2110      	movs	r1, #16
 800a044:	200a      	movs	r0, #10
 800a046:	f7fd ff3b 	bl	8007ec0 <xQueueGenericCreateStatic>
 800a04a:	4603      	mov	r3, r0
 800a04c:	4a08      	ldr	r2, [pc, #32]	; (800a070 <prvCheckForValidListAndQueue+0x60>)
 800a04e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a050:	4b07      	ldr	r3, [pc, #28]	; (800a070 <prvCheckForValidListAndQueue+0x60>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d005      	beq.n	800a064 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a058:	4b05      	ldr	r3, [pc, #20]	; (800a070 <prvCheckForValidListAndQueue+0x60>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	490b      	ldr	r1, [pc, #44]	; (800a08c <prvCheckForValidListAndQueue+0x7c>)
 800a05e:	4618      	mov	r0, r3
 800a060:	f7fe fb8e 	bl	8008780 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a064:	f000 f96e 	bl	800a344 <vPortExitCritical>
}
 800a068:	bf00      	nop
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	20001300 	.word	0x20001300
 800a074:	200012d0 	.word	0x200012d0
 800a078:	200012e4 	.word	0x200012e4
 800a07c:	200012f8 	.word	0x200012f8
 800a080:	200012fc 	.word	0x200012fc
 800a084:	200013ac 	.word	0x200013ac
 800a088:	2000130c 	.word	0x2000130c
 800a08c:	0800f8b8 	.word	0x0800f8b8

0800a090 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a090:	b480      	push	{r7}
 800a092:	b085      	sub	sp, #20
 800a094:	af00      	add	r7, sp, #0
 800a096:	60f8      	str	r0, [r7, #12]
 800a098:	60b9      	str	r1, [r7, #8]
 800a09a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	3b04      	subs	r3, #4
 800a0a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a0a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	3b04      	subs	r3, #4
 800a0ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	f023 0201 	bic.w	r2, r3, #1
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	3b04      	subs	r3, #4
 800a0be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a0c0:	4a0c      	ldr	r2, [pc, #48]	; (800a0f4 <pxPortInitialiseStack+0x64>)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	3b14      	subs	r3, #20
 800a0ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	3b04      	subs	r3, #4
 800a0d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f06f 0202 	mvn.w	r2, #2
 800a0de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	3b20      	subs	r3, #32
 800a0e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
}
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	3714      	adds	r7, #20
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f2:	4770      	bx	lr
 800a0f4:	0800a0f9 	.word	0x0800a0f9

0800a0f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b085      	sub	sp, #20
 800a0fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a0fe:	2300      	movs	r3, #0
 800a100:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a102:	4b12      	ldr	r3, [pc, #72]	; (800a14c <prvTaskExitError+0x54>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a10a:	d00a      	beq.n	800a122 <prvTaskExitError+0x2a>
	__asm volatile
 800a10c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a110:	f383 8811 	msr	BASEPRI, r3
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	f3bf 8f4f 	dsb	sy
 800a11c:	60fb      	str	r3, [r7, #12]
}
 800a11e:	bf00      	nop
 800a120:	e7fe      	b.n	800a120 <prvTaskExitError+0x28>
	__asm volatile
 800a122:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a126:	f383 8811 	msr	BASEPRI, r3
 800a12a:	f3bf 8f6f 	isb	sy
 800a12e:	f3bf 8f4f 	dsb	sy
 800a132:	60bb      	str	r3, [r7, #8]
}
 800a134:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a136:	bf00      	nop
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d0fc      	beq.n	800a138 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a13e:	bf00      	nop
 800a140:	bf00      	nop
 800a142:	3714      	adds	r7, #20
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr
 800a14c:	20000014 	.word	0x20000014

0800a150 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a150:	4b07      	ldr	r3, [pc, #28]	; (800a170 <pxCurrentTCBConst2>)
 800a152:	6819      	ldr	r1, [r3, #0]
 800a154:	6808      	ldr	r0, [r1, #0]
 800a156:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a15a:	f380 8809 	msr	PSP, r0
 800a15e:	f3bf 8f6f 	isb	sy
 800a162:	f04f 0000 	mov.w	r0, #0
 800a166:	f380 8811 	msr	BASEPRI, r0
 800a16a:	4770      	bx	lr
 800a16c:	f3af 8000 	nop.w

0800a170 <pxCurrentTCBConst2>:
 800a170:	20000dd0 	.word	0x20000dd0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a174:	bf00      	nop
 800a176:	bf00      	nop

0800a178 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a178:	4808      	ldr	r0, [pc, #32]	; (800a19c <prvPortStartFirstTask+0x24>)
 800a17a:	6800      	ldr	r0, [r0, #0]
 800a17c:	6800      	ldr	r0, [r0, #0]
 800a17e:	f380 8808 	msr	MSP, r0
 800a182:	f04f 0000 	mov.w	r0, #0
 800a186:	f380 8814 	msr	CONTROL, r0
 800a18a:	b662      	cpsie	i
 800a18c:	b661      	cpsie	f
 800a18e:	f3bf 8f4f 	dsb	sy
 800a192:	f3bf 8f6f 	isb	sy
 800a196:	df00      	svc	0
 800a198:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a19a:	bf00      	nop
 800a19c:	e000ed08 	.word	0xe000ed08

0800a1a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b086      	sub	sp, #24
 800a1a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a1a6:	4b46      	ldr	r3, [pc, #280]	; (800a2c0 <xPortStartScheduler+0x120>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	4a46      	ldr	r2, [pc, #280]	; (800a2c4 <xPortStartScheduler+0x124>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d10a      	bne.n	800a1c6 <xPortStartScheduler+0x26>
	__asm volatile
 800a1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b4:	f383 8811 	msr	BASEPRI, r3
 800a1b8:	f3bf 8f6f 	isb	sy
 800a1bc:	f3bf 8f4f 	dsb	sy
 800a1c0:	613b      	str	r3, [r7, #16]
}
 800a1c2:	bf00      	nop
 800a1c4:	e7fe      	b.n	800a1c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a1c6:	4b3e      	ldr	r3, [pc, #248]	; (800a2c0 <xPortStartScheduler+0x120>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4a3f      	ldr	r2, [pc, #252]	; (800a2c8 <xPortStartScheduler+0x128>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d10a      	bne.n	800a1e6 <xPortStartScheduler+0x46>
	__asm volatile
 800a1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d4:	f383 8811 	msr	BASEPRI, r3
 800a1d8:	f3bf 8f6f 	isb	sy
 800a1dc:	f3bf 8f4f 	dsb	sy
 800a1e0:	60fb      	str	r3, [r7, #12]
}
 800a1e2:	bf00      	nop
 800a1e4:	e7fe      	b.n	800a1e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a1e6:	4b39      	ldr	r3, [pc, #228]	; (800a2cc <xPortStartScheduler+0x12c>)
 800a1e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	781b      	ldrb	r3, [r3, #0]
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	22ff      	movs	r2, #255	; 0xff
 800a1f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	781b      	ldrb	r3, [r3, #0]
 800a1fc:	b2db      	uxtb	r3, r3
 800a1fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a200:	78fb      	ldrb	r3, [r7, #3]
 800a202:	b2db      	uxtb	r3, r3
 800a204:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a208:	b2da      	uxtb	r2, r3
 800a20a:	4b31      	ldr	r3, [pc, #196]	; (800a2d0 <xPortStartScheduler+0x130>)
 800a20c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a20e:	4b31      	ldr	r3, [pc, #196]	; (800a2d4 <xPortStartScheduler+0x134>)
 800a210:	2207      	movs	r2, #7
 800a212:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a214:	e009      	b.n	800a22a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a216:	4b2f      	ldr	r3, [pc, #188]	; (800a2d4 <xPortStartScheduler+0x134>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	3b01      	subs	r3, #1
 800a21c:	4a2d      	ldr	r2, [pc, #180]	; (800a2d4 <xPortStartScheduler+0x134>)
 800a21e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a220:	78fb      	ldrb	r3, [r7, #3]
 800a222:	b2db      	uxtb	r3, r3
 800a224:	005b      	lsls	r3, r3, #1
 800a226:	b2db      	uxtb	r3, r3
 800a228:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a22a:	78fb      	ldrb	r3, [r7, #3]
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a232:	2b80      	cmp	r3, #128	; 0x80
 800a234:	d0ef      	beq.n	800a216 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a236:	4b27      	ldr	r3, [pc, #156]	; (800a2d4 <xPortStartScheduler+0x134>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f1c3 0307 	rsb	r3, r3, #7
 800a23e:	2b04      	cmp	r3, #4
 800a240:	d00a      	beq.n	800a258 <xPortStartScheduler+0xb8>
	__asm volatile
 800a242:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a246:	f383 8811 	msr	BASEPRI, r3
 800a24a:	f3bf 8f6f 	isb	sy
 800a24e:	f3bf 8f4f 	dsb	sy
 800a252:	60bb      	str	r3, [r7, #8]
}
 800a254:	bf00      	nop
 800a256:	e7fe      	b.n	800a256 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a258:	4b1e      	ldr	r3, [pc, #120]	; (800a2d4 <xPortStartScheduler+0x134>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	021b      	lsls	r3, r3, #8
 800a25e:	4a1d      	ldr	r2, [pc, #116]	; (800a2d4 <xPortStartScheduler+0x134>)
 800a260:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a262:	4b1c      	ldr	r3, [pc, #112]	; (800a2d4 <xPortStartScheduler+0x134>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a26a:	4a1a      	ldr	r2, [pc, #104]	; (800a2d4 <xPortStartScheduler+0x134>)
 800a26c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	b2da      	uxtb	r2, r3
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a276:	4b18      	ldr	r3, [pc, #96]	; (800a2d8 <xPortStartScheduler+0x138>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4a17      	ldr	r2, [pc, #92]	; (800a2d8 <xPortStartScheduler+0x138>)
 800a27c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a280:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a282:	4b15      	ldr	r3, [pc, #84]	; (800a2d8 <xPortStartScheduler+0x138>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a14      	ldr	r2, [pc, #80]	; (800a2d8 <xPortStartScheduler+0x138>)
 800a288:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a28c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a28e:	f000 f8dd 	bl	800a44c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a292:	4b12      	ldr	r3, [pc, #72]	; (800a2dc <xPortStartScheduler+0x13c>)
 800a294:	2200      	movs	r2, #0
 800a296:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a298:	f000 f8fc 	bl	800a494 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a29c:	4b10      	ldr	r3, [pc, #64]	; (800a2e0 <xPortStartScheduler+0x140>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4a0f      	ldr	r2, [pc, #60]	; (800a2e0 <xPortStartScheduler+0x140>)
 800a2a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a2a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a2a8:	f7ff ff66 	bl	800a178 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a2ac:	f7fe feea 	bl	8009084 <vTaskSwitchContext>
	prvTaskExitError();
 800a2b0:	f7ff ff22 	bl	800a0f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3718      	adds	r7, #24
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	e000ed00 	.word	0xe000ed00
 800a2c4:	410fc271 	.word	0x410fc271
 800a2c8:	410fc270 	.word	0x410fc270
 800a2cc:	e000e400 	.word	0xe000e400
 800a2d0:	200013fc 	.word	0x200013fc
 800a2d4:	20001400 	.word	0x20001400
 800a2d8:	e000ed20 	.word	0xe000ed20
 800a2dc:	20000014 	.word	0x20000014
 800a2e0:	e000ef34 	.word	0xe000ef34

0800a2e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b083      	sub	sp, #12
 800a2e8:	af00      	add	r7, sp, #0
	__asm volatile
 800a2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ee:	f383 8811 	msr	BASEPRI, r3
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	f3bf 8f4f 	dsb	sy
 800a2fa:	607b      	str	r3, [r7, #4]
}
 800a2fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a2fe:	4b0f      	ldr	r3, [pc, #60]	; (800a33c <vPortEnterCritical+0x58>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	3301      	adds	r3, #1
 800a304:	4a0d      	ldr	r2, [pc, #52]	; (800a33c <vPortEnterCritical+0x58>)
 800a306:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a308:	4b0c      	ldr	r3, [pc, #48]	; (800a33c <vPortEnterCritical+0x58>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2b01      	cmp	r3, #1
 800a30e:	d10f      	bne.n	800a330 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a310:	4b0b      	ldr	r3, [pc, #44]	; (800a340 <vPortEnterCritical+0x5c>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	b2db      	uxtb	r3, r3
 800a316:	2b00      	cmp	r3, #0
 800a318:	d00a      	beq.n	800a330 <vPortEnterCritical+0x4c>
	__asm volatile
 800a31a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a31e:	f383 8811 	msr	BASEPRI, r3
 800a322:	f3bf 8f6f 	isb	sy
 800a326:	f3bf 8f4f 	dsb	sy
 800a32a:	603b      	str	r3, [r7, #0]
}
 800a32c:	bf00      	nop
 800a32e:	e7fe      	b.n	800a32e <vPortEnterCritical+0x4a>
	}
}
 800a330:	bf00      	nop
 800a332:	370c      	adds	r7, #12
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr
 800a33c:	20000014 	.word	0x20000014
 800a340:	e000ed04 	.word	0xe000ed04

0800a344 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a34a:	4b12      	ldr	r3, [pc, #72]	; (800a394 <vPortExitCritical+0x50>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d10a      	bne.n	800a368 <vPortExitCritical+0x24>
	__asm volatile
 800a352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a356:	f383 8811 	msr	BASEPRI, r3
 800a35a:	f3bf 8f6f 	isb	sy
 800a35e:	f3bf 8f4f 	dsb	sy
 800a362:	607b      	str	r3, [r7, #4]
}
 800a364:	bf00      	nop
 800a366:	e7fe      	b.n	800a366 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a368:	4b0a      	ldr	r3, [pc, #40]	; (800a394 <vPortExitCritical+0x50>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	3b01      	subs	r3, #1
 800a36e:	4a09      	ldr	r2, [pc, #36]	; (800a394 <vPortExitCritical+0x50>)
 800a370:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a372:	4b08      	ldr	r3, [pc, #32]	; (800a394 <vPortExitCritical+0x50>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d105      	bne.n	800a386 <vPortExitCritical+0x42>
 800a37a:	2300      	movs	r3, #0
 800a37c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	f383 8811 	msr	BASEPRI, r3
}
 800a384:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a386:	bf00      	nop
 800a388:	370c      	adds	r7, #12
 800a38a:	46bd      	mov	sp, r7
 800a38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a390:	4770      	bx	lr
 800a392:	bf00      	nop
 800a394:	20000014 	.word	0x20000014
	...

0800a3a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a3a0:	f3ef 8009 	mrs	r0, PSP
 800a3a4:	f3bf 8f6f 	isb	sy
 800a3a8:	4b15      	ldr	r3, [pc, #84]	; (800a400 <pxCurrentTCBConst>)
 800a3aa:	681a      	ldr	r2, [r3, #0]
 800a3ac:	f01e 0f10 	tst.w	lr, #16
 800a3b0:	bf08      	it	eq
 800a3b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a3b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ba:	6010      	str	r0, [r2, #0]
 800a3bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a3c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a3c4:	f380 8811 	msr	BASEPRI, r0
 800a3c8:	f3bf 8f4f 	dsb	sy
 800a3cc:	f3bf 8f6f 	isb	sy
 800a3d0:	f7fe fe58 	bl	8009084 <vTaskSwitchContext>
 800a3d4:	f04f 0000 	mov.w	r0, #0
 800a3d8:	f380 8811 	msr	BASEPRI, r0
 800a3dc:	bc09      	pop	{r0, r3}
 800a3de:	6819      	ldr	r1, [r3, #0]
 800a3e0:	6808      	ldr	r0, [r1, #0]
 800a3e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e6:	f01e 0f10 	tst.w	lr, #16
 800a3ea:	bf08      	it	eq
 800a3ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a3f0:	f380 8809 	msr	PSP, r0
 800a3f4:	f3bf 8f6f 	isb	sy
 800a3f8:	4770      	bx	lr
 800a3fa:	bf00      	nop
 800a3fc:	f3af 8000 	nop.w

0800a400 <pxCurrentTCBConst>:
 800a400:	20000dd0 	.word	0x20000dd0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a404:	bf00      	nop
 800a406:	bf00      	nop

0800a408 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b082      	sub	sp, #8
 800a40c:	af00      	add	r7, sp, #0
	__asm volatile
 800a40e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a412:	f383 8811 	msr	BASEPRI, r3
 800a416:	f3bf 8f6f 	isb	sy
 800a41a:	f3bf 8f4f 	dsb	sy
 800a41e:	607b      	str	r3, [r7, #4]
}
 800a420:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a422:	f7fe fd75 	bl	8008f10 <xTaskIncrementTick>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d003      	beq.n	800a434 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a42c:	4b06      	ldr	r3, [pc, #24]	; (800a448 <xPortSysTickHandler+0x40>)
 800a42e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a432:	601a      	str	r2, [r3, #0]
 800a434:	2300      	movs	r3, #0
 800a436:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	f383 8811 	msr	BASEPRI, r3
}
 800a43e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a440:	bf00      	nop
 800a442:	3708      	adds	r7, #8
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}
 800a448:	e000ed04 	.word	0xe000ed04

0800a44c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a44c:	b480      	push	{r7}
 800a44e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a450:	4b0b      	ldr	r3, [pc, #44]	; (800a480 <vPortSetupTimerInterrupt+0x34>)
 800a452:	2200      	movs	r2, #0
 800a454:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a456:	4b0b      	ldr	r3, [pc, #44]	; (800a484 <vPortSetupTimerInterrupt+0x38>)
 800a458:	2200      	movs	r2, #0
 800a45a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a45c:	4b0a      	ldr	r3, [pc, #40]	; (800a488 <vPortSetupTimerInterrupt+0x3c>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a0a      	ldr	r2, [pc, #40]	; (800a48c <vPortSetupTimerInterrupt+0x40>)
 800a462:	fba2 2303 	umull	r2, r3, r2, r3
 800a466:	099b      	lsrs	r3, r3, #6
 800a468:	4a09      	ldr	r2, [pc, #36]	; (800a490 <vPortSetupTimerInterrupt+0x44>)
 800a46a:	3b01      	subs	r3, #1
 800a46c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a46e:	4b04      	ldr	r3, [pc, #16]	; (800a480 <vPortSetupTimerInterrupt+0x34>)
 800a470:	2207      	movs	r2, #7
 800a472:	601a      	str	r2, [r3, #0]
}
 800a474:	bf00      	nop
 800a476:	46bd      	mov	sp, r7
 800a478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	e000e010 	.word	0xe000e010
 800a484:	e000e018 	.word	0xe000e018
 800a488:	20000000 	.word	0x20000000
 800a48c:	10624dd3 	.word	0x10624dd3
 800a490:	e000e014 	.word	0xe000e014

0800a494 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a494:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a4a4 <vPortEnableVFP+0x10>
 800a498:	6801      	ldr	r1, [r0, #0]
 800a49a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a49e:	6001      	str	r1, [r0, #0]
 800a4a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a4a2:	bf00      	nop
 800a4a4:	e000ed88 	.word	0xe000ed88

0800a4a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b085      	sub	sp, #20
 800a4ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a4ae:	f3ef 8305 	mrs	r3, IPSR
 800a4b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	2b0f      	cmp	r3, #15
 800a4b8:	d914      	bls.n	800a4e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a4ba:	4a17      	ldr	r2, [pc, #92]	; (800a518 <vPortValidateInterruptPriority+0x70>)
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	4413      	add	r3, r2
 800a4c0:	781b      	ldrb	r3, [r3, #0]
 800a4c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a4c4:	4b15      	ldr	r3, [pc, #84]	; (800a51c <vPortValidateInterruptPriority+0x74>)
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	7afa      	ldrb	r2, [r7, #11]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d20a      	bcs.n	800a4e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a4ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d2:	f383 8811 	msr	BASEPRI, r3
 800a4d6:	f3bf 8f6f 	isb	sy
 800a4da:	f3bf 8f4f 	dsb	sy
 800a4de:	607b      	str	r3, [r7, #4]
}
 800a4e0:	bf00      	nop
 800a4e2:	e7fe      	b.n	800a4e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a4e4:	4b0e      	ldr	r3, [pc, #56]	; (800a520 <vPortValidateInterruptPriority+0x78>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a4ec:	4b0d      	ldr	r3, [pc, #52]	; (800a524 <vPortValidateInterruptPriority+0x7c>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d90a      	bls.n	800a50a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a4f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f8:	f383 8811 	msr	BASEPRI, r3
 800a4fc:	f3bf 8f6f 	isb	sy
 800a500:	f3bf 8f4f 	dsb	sy
 800a504:	603b      	str	r3, [r7, #0]
}
 800a506:	bf00      	nop
 800a508:	e7fe      	b.n	800a508 <vPortValidateInterruptPriority+0x60>
	}
 800a50a:	bf00      	nop
 800a50c:	3714      	adds	r7, #20
 800a50e:	46bd      	mov	sp, r7
 800a510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a514:	4770      	bx	lr
 800a516:	bf00      	nop
 800a518:	e000e3f0 	.word	0xe000e3f0
 800a51c:	200013fc 	.word	0x200013fc
 800a520:	e000ed0c 	.word	0xe000ed0c
 800a524:	20001400 	.word	0x20001400

0800a528 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b08a      	sub	sp, #40	; 0x28
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a530:	2300      	movs	r3, #0
 800a532:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a534:	f7fe fc30 	bl	8008d98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a538:	4b5b      	ldr	r3, [pc, #364]	; (800a6a8 <pvPortMalloc+0x180>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d101      	bne.n	800a544 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a540:	f000 f920 	bl	800a784 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a544:	4b59      	ldr	r3, [pc, #356]	; (800a6ac <pvPortMalloc+0x184>)
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	4013      	ands	r3, r2
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	f040 8093 	bne.w	800a678 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d01d      	beq.n	800a594 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a558:	2208      	movs	r2, #8
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	4413      	add	r3, r2
 800a55e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f003 0307 	and.w	r3, r3, #7
 800a566:	2b00      	cmp	r3, #0
 800a568:	d014      	beq.n	800a594 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f023 0307 	bic.w	r3, r3, #7
 800a570:	3308      	adds	r3, #8
 800a572:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f003 0307 	and.w	r3, r3, #7
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d00a      	beq.n	800a594 <pvPortMalloc+0x6c>
	__asm volatile
 800a57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a582:	f383 8811 	msr	BASEPRI, r3
 800a586:	f3bf 8f6f 	isb	sy
 800a58a:	f3bf 8f4f 	dsb	sy
 800a58e:	617b      	str	r3, [r7, #20]
}
 800a590:	bf00      	nop
 800a592:	e7fe      	b.n	800a592 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d06e      	beq.n	800a678 <pvPortMalloc+0x150>
 800a59a:	4b45      	ldr	r3, [pc, #276]	; (800a6b0 <pvPortMalloc+0x188>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d869      	bhi.n	800a678 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a5a4:	4b43      	ldr	r3, [pc, #268]	; (800a6b4 <pvPortMalloc+0x18c>)
 800a5a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a5a8:	4b42      	ldr	r3, [pc, #264]	; (800a6b4 <pvPortMalloc+0x18c>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5ae:	e004      	b.n	800a5ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a5b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5bc:	685b      	ldr	r3, [r3, #4]
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	d903      	bls.n	800a5cc <pvPortMalloc+0xa4>
 800a5c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d1f1      	bne.n	800a5b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a5cc:	4b36      	ldr	r3, [pc, #216]	; (800a6a8 <pvPortMalloc+0x180>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a5d2:	429a      	cmp	r2, r3
 800a5d4:	d050      	beq.n	800a678 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a5d6:	6a3b      	ldr	r3, [r7, #32]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	2208      	movs	r2, #8
 800a5dc:	4413      	add	r3, r2
 800a5de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5e2:	681a      	ldr	r2, [r3, #0]
 800a5e4:	6a3b      	ldr	r3, [r7, #32]
 800a5e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a5e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ea:	685a      	ldr	r2, [r3, #4]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	1ad2      	subs	r2, r2, r3
 800a5f0:	2308      	movs	r3, #8
 800a5f2:	005b      	lsls	r3, r3, #1
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d91f      	bls.n	800a638 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a5f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a600:	69bb      	ldr	r3, [r7, #24]
 800a602:	f003 0307 	and.w	r3, r3, #7
 800a606:	2b00      	cmp	r3, #0
 800a608:	d00a      	beq.n	800a620 <pvPortMalloc+0xf8>
	__asm volatile
 800a60a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a60e:	f383 8811 	msr	BASEPRI, r3
 800a612:	f3bf 8f6f 	isb	sy
 800a616:	f3bf 8f4f 	dsb	sy
 800a61a:	613b      	str	r3, [r7, #16]
}
 800a61c:	bf00      	nop
 800a61e:	e7fe      	b.n	800a61e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a622:	685a      	ldr	r2, [r3, #4]
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	1ad2      	subs	r2, r2, r3
 800a628:	69bb      	ldr	r3, [r7, #24]
 800a62a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a62c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a632:	69b8      	ldr	r0, [r7, #24]
 800a634:	f000 f908 	bl	800a848 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a638:	4b1d      	ldr	r3, [pc, #116]	; (800a6b0 <pvPortMalloc+0x188>)
 800a63a:	681a      	ldr	r2, [r3, #0]
 800a63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63e:	685b      	ldr	r3, [r3, #4]
 800a640:	1ad3      	subs	r3, r2, r3
 800a642:	4a1b      	ldr	r2, [pc, #108]	; (800a6b0 <pvPortMalloc+0x188>)
 800a644:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a646:	4b1a      	ldr	r3, [pc, #104]	; (800a6b0 <pvPortMalloc+0x188>)
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	4b1b      	ldr	r3, [pc, #108]	; (800a6b8 <pvPortMalloc+0x190>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	429a      	cmp	r2, r3
 800a650:	d203      	bcs.n	800a65a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a652:	4b17      	ldr	r3, [pc, #92]	; (800a6b0 <pvPortMalloc+0x188>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4a18      	ldr	r2, [pc, #96]	; (800a6b8 <pvPortMalloc+0x190>)
 800a658:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a65a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a65c:	685a      	ldr	r2, [r3, #4]
 800a65e:	4b13      	ldr	r3, [pc, #76]	; (800a6ac <pvPortMalloc+0x184>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	431a      	orrs	r2, r3
 800a664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a666:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a66a:	2200      	movs	r2, #0
 800a66c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a66e:	4b13      	ldr	r3, [pc, #76]	; (800a6bc <pvPortMalloc+0x194>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	3301      	adds	r3, #1
 800a674:	4a11      	ldr	r2, [pc, #68]	; (800a6bc <pvPortMalloc+0x194>)
 800a676:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a678:	f7fe fb9c 	bl	8008db4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a67c:	69fb      	ldr	r3, [r7, #28]
 800a67e:	f003 0307 	and.w	r3, r3, #7
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00a      	beq.n	800a69c <pvPortMalloc+0x174>
	__asm volatile
 800a686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a68a:	f383 8811 	msr	BASEPRI, r3
 800a68e:	f3bf 8f6f 	isb	sy
 800a692:	f3bf 8f4f 	dsb	sy
 800a696:	60fb      	str	r3, [r7, #12]
}
 800a698:	bf00      	nop
 800a69a:	e7fe      	b.n	800a69a <pvPortMalloc+0x172>
	return pvReturn;
 800a69c:	69fb      	ldr	r3, [r7, #28]
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3728      	adds	r7, #40	; 0x28
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
 800a6a6:	bf00      	nop
 800a6a8:	2000500c 	.word	0x2000500c
 800a6ac:	20005020 	.word	0x20005020
 800a6b0:	20005010 	.word	0x20005010
 800a6b4:	20005004 	.word	0x20005004
 800a6b8:	20005014 	.word	0x20005014
 800a6bc:	20005018 	.word	0x20005018

0800a6c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b086      	sub	sp, #24
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d04d      	beq.n	800a76e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a6d2:	2308      	movs	r3, #8
 800a6d4:	425b      	negs	r3, r3
 800a6d6:	697a      	ldr	r2, [r7, #20]
 800a6d8:	4413      	add	r3, r2
 800a6da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a6e0:	693b      	ldr	r3, [r7, #16]
 800a6e2:	685a      	ldr	r2, [r3, #4]
 800a6e4:	4b24      	ldr	r3, [pc, #144]	; (800a778 <vPortFree+0xb8>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	4013      	ands	r3, r2
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d10a      	bne.n	800a704 <vPortFree+0x44>
	__asm volatile
 800a6ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f2:	f383 8811 	msr	BASEPRI, r3
 800a6f6:	f3bf 8f6f 	isb	sy
 800a6fa:	f3bf 8f4f 	dsb	sy
 800a6fe:	60fb      	str	r3, [r7, #12]
}
 800a700:	bf00      	nop
 800a702:	e7fe      	b.n	800a702 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d00a      	beq.n	800a722 <vPortFree+0x62>
	__asm volatile
 800a70c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a710:	f383 8811 	msr	BASEPRI, r3
 800a714:	f3bf 8f6f 	isb	sy
 800a718:	f3bf 8f4f 	dsb	sy
 800a71c:	60bb      	str	r3, [r7, #8]
}
 800a71e:	bf00      	nop
 800a720:	e7fe      	b.n	800a720 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	685a      	ldr	r2, [r3, #4]
 800a726:	4b14      	ldr	r3, [pc, #80]	; (800a778 <vPortFree+0xb8>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4013      	ands	r3, r2
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d01e      	beq.n	800a76e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d11a      	bne.n	800a76e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	685a      	ldr	r2, [r3, #4]
 800a73c:	4b0e      	ldr	r3, [pc, #56]	; (800a778 <vPortFree+0xb8>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	43db      	mvns	r3, r3
 800a742:	401a      	ands	r2, r3
 800a744:	693b      	ldr	r3, [r7, #16]
 800a746:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a748:	f7fe fb26 	bl	8008d98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a74c:	693b      	ldr	r3, [r7, #16]
 800a74e:	685a      	ldr	r2, [r3, #4]
 800a750:	4b0a      	ldr	r3, [pc, #40]	; (800a77c <vPortFree+0xbc>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4413      	add	r3, r2
 800a756:	4a09      	ldr	r2, [pc, #36]	; (800a77c <vPortFree+0xbc>)
 800a758:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a75a:	6938      	ldr	r0, [r7, #16]
 800a75c:	f000 f874 	bl	800a848 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a760:	4b07      	ldr	r3, [pc, #28]	; (800a780 <vPortFree+0xc0>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	3301      	adds	r3, #1
 800a766:	4a06      	ldr	r2, [pc, #24]	; (800a780 <vPortFree+0xc0>)
 800a768:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a76a:	f7fe fb23 	bl	8008db4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a76e:	bf00      	nop
 800a770:	3718      	adds	r7, #24
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop
 800a778:	20005020 	.word	0x20005020
 800a77c:	20005010 	.word	0x20005010
 800a780:	2000501c 	.word	0x2000501c

0800a784 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a784:	b480      	push	{r7}
 800a786:	b085      	sub	sp, #20
 800a788:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a78a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a78e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a790:	4b27      	ldr	r3, [pc, #156]	; (800a830 <prvHeapInit+0xac>)
 800a792:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	f003 0307 	and.w	r3, r3, #7
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d00c      	beq.n	800a7b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	3307      	adds	r3, #7
 800a7a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f023 0307 	bic.w	r3, r3, #7
 800a7aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a7ac:	68ba      	ldr	r2, [r7, #8]
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	1ad3      	subs	r3, r2, r3
 800a7b2:	4a1f      	ldr	r2, [pc, #124]	; (800a830 <prvHeapInit+0xac>)
 800a7b4:	4413      	add	r3, r2
 800a7b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a7bc:	4a1d      	ldr	r2, [pc, #116]	; (800a834 <prvHeapInit+0xb0>)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a7c2:	4b1c      	ldr	r3, [pc, #112]	; (800a834 <prvHeapInit+0xb0>)
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	68ba      	ldr	r2, [r7, #8]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a7d0:	2208      	movs	r2, #8
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	1a9b      	subs	r3, r3, r2
 800a7d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f023 0307 	bic.w	r3, r3, #7
 800a7de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	4a15      	ldr	r2, [pc, #84]	; (800a838 <prvHeapInit+0xb4>)
 800a7e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a7e6:	4b14      	ldr	r3, [pc, #80]	; (800a838 <prvHeapInit+0xb4>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a7ee:	4b12      	ldr	r3, [pc, #72]	; (800a838 <prvHeapInit+0xb4>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	68fa      	ldr	r2, [r7, #12]
 800a7fe:	1ad2      	subs	r2, r2, r3
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a804:	4b0c      	ldr	r3, [pc, #48]	; (800a838 <prvHeapInit+0xb4>)
 800a806:	681a      	ldr	r2, [r3, #0]
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	4a0a      	ldr	r2, [pc, #40]	; (800a83c <prvHeapInit+0xb8>)
 800a812:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	685b      	ldr	r3, [r3, #4]
 800a818:	4a09      	ldr	r2, [pc, #36]	; (800a840 <prvHeapInit+0xbc>)
 800a81a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a81c:	4b09      	ldr	r3, [pc, #36]	; (800a844 <prvHeapInit+0xc0>)
 800a81e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a822:	601a      	str	r2, [r3, #0]
}
 800a824:	bf00      	nop
 800a826:	3714      	adds	r7, #20
 800a828:	46bd      	mov	sp, r7
 800a82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82e:	4770      	bx	lr
 800a830:	20001404 	.word	0x20001404
 800a834:	20005004 	.word	0x20005004
 800a838:	2000500c 	.word	0x2000500c
 800a83c:	20005014 	.word	0x20005014
 800a840:	20005010 	.word	0x20005010
 800a844:	20005020 	.word	0x20005020

0800a848 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a848:	b480      	push	{r7}
 800a84a:	b085      	sub	sp, #20
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a850:	4b28      	ldr	r3, [pc, #160]	; (800a8f4 <prvInsertBlockIntoFreeList+0xac>)
 800a852:	60fb      	str	r3, [r7, #12]
 800a854:	e002      	b.n	800a85c <prvInsertBlockIntoFreeList+0x14>
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	60fb      	str	r3, [r7, #12]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	429a      	cmp	r2, r3
 800a864:	d8f7      	bhi.n	800a856 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	685b      	ldr	r3, [r3, #4]
 800a86e:	68ba      	ldr	r2, [r7, #8]
 800a870:	4413      	add	r3, r2
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	429a      	cmp	r2, r3
 800a876:	d108      	bne.n	800a88a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	685a      	ldr	r2, [r3, #4]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	685b      	ldr	r3, [r3, #4]
 800a880:	441a      	add	r2, r3
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	685b      	ldr	r3, [r3, #4]
 800a892:	68ba      	ldr	r2, [r7, #8]
 800a894:	441a      	add	r2, r3
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	429a      	cmp	r2, r3
 800a89c:	d118      	bne.n	800a8d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681a      	ldr	r2, [r3, #0]
 800a8a2:	4b15      	ldr	r3, [pc, #84]	; (800a8f8 <prvInsertBlockIntoFreeList+0xb0>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	d00d      	beq.n	800a8c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	685a      	ldr	r2, [r3, #4]
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	441a      	add	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	681a      	ldr	r2, [r3, #0]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	601a      	str	r2, [r3, #0]
 800a8c4:	e008      	b.n	800a8d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a8c6:	4b0c      	ldr	r3, [pc, #48]	; (800a8f8 <prvInsertBlockIntoFreeList+0xb0>)
 800a8c8:	681a      	ldr	r2, [r3, #0]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	601a      	str	r2, [r3, #0]
 800a8ce:	e003      	b.n	800a8d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681a      	ldr	r2, [r3, #0]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	429a      	cmp	r2, r3
 800a8de:	d002      	beq.n	800a8e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a8e6:	bf00      	nop
 800a8e8:	3714      	adds	r7, #20
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f0:	4770      	bx	lr
 800a8f2:	bf00      	nop
 800a8f4:	20005004 	.word	0x20005004
 800a8f8:	2000500c 	.word	0x2000500c

0800a8fc <__assert_func>:
 800a8fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8fe:	4614      	mov	r4, r2
 800a900:	461a      	mov	r2, r3
 800a902:	4b09      	ldr	r3, [pc, #36]	; (800a928 <__assert_func+0x2c>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4605      	mov	r5, r0
 800a908:	68d8      	ldr	r0, [r3, #12]
 800a90a:	b14c      	cbz	r4, 800a920 <__assert_func+0x24>
 800a90c:	4b07      	ldr	r3, [pc, #28]	; (800a92c <__assert_func+0x30>)
 800a90e:	9100      	str	r1, [sp, #0]
 800a910:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a914:	4906      	ldr	r1, [pc, #24]	; (800a930 <__assert_func+0x34>)
 800a916:	462b      	mov	r3, r5
 800a918:	f000 f814 	bl	800a944 <fiprintf>
 800a91c:	f002 f854 	bl	800c9c8 <abort>
 800a920:	4b04      	ldr	r3, [pc, #16]	; (800a934 <__assert_func+0x38>)
 800a922:	461c      	mov	r4, r3
 800a924:	e7f3      	b.n	800a90e <__assert_func+0x12>
 800a926:	bf00      	nop
 800a928:	20000018 	.word	0x20000018
 800a92c:	0800f8f0 	.word	0x0800f8f0
 800a930:	0800f8fd 	.word	0x0800f8fd
 800a934:	0800f92b 	.word	0x0800f92b

0800a938 <__errno>:
 800a938:	4b01      	ldr	r3, [pc, #4]	; (800a940 <__errno+0x8>)
 800a93a:	6818      	ldr	r0, [r3, #0]
 800a93c:	4770      	bx	lr
 800a93e:	bf00      	nop
 800a940:	20000018 	.word	0x20000018

0800a944 <fiprintf>:
 800a944:	b40e      	push	{r1, r2, r3}
 800a946:	b503      	push	{r0, r1, lr}
 800a948:	4601      	mov	r1, r0
 800a94a:	ab03      	add	r3, sp, #12
 800a94c:	4805      	ldr	r0, [pc, #20]	; (800a964 <fiprintf+0x20>)
 800a94e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a952:	6800      	ldr	r0, [r0, #0]
 800a954:	9301      	str	r3, [sp, #4]
 800a956:	f000 f86b 	bl	800aa30 <_vfiprintf_r>
 800a95a:	b002      	add	sp, #8
 800a95c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a960:	b003      	add	sp, #12
 800a962:	4770      	bx	lr
 800a964:	20000018 	.word	0x20000018

0800a968 <__libc_init_array>:
 800a968:	b570      	push	{r4, r5, r6, lr}
 800a96a:	4d0d      	ldr	r5, [pc, #52]	; (800a9a0 <__libc_init_array+0x38>)
 800a96c:	4c0d      	ldr	r4, [pc, #52]	; (800a9a4 <__libc_init_array+0x3c>)
 800a96e:	1b64      	subs	r4, r4, r5
 800a970:	10a4      	asrs	r4, r4, #2
 800a972:	2600      	movs	r6, #0
 800a974:	42a6      	cmp	r6, r4
 800a976:	d109      	bne.n	800a98c <__libc_init_array+0x24>
 800a978:	4d0b      	ldr	r5, [pc, #44]	; (800a9a8 <__libc_init_array+0x40>)
 800a97a:	4c0c      	ldr	r4, [pc, #48]	; (800a9ac <__libc_init_array+0x44>)
 800a97c:	f004 fcec 	bl	800f358 <_init>
 800a980:	1b64      	subs	r4, r4, r5
 800a982:	10a4      	asrs	r4, r4, #2
 800a984:	2600      	movs	r6, #0
 800a986:	42a6      	cmp	r6, r4
 800a988:	d105      	bne.n	800a996 <__libc_init_array+0x2e>
 800a98a:	bd70      	pop	{r4, r5, r6, pc}
 800a98c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a990:	4798      	blx	r3
 800a992:	3601      	adds	r6, #1
 800a994:	e7ee      	b.n	800a974 <__libc_init_array+0xc>
 800a996:	f855 3b04 	ldr.w	r3, [r5], #4
 800a99a:	4798      	blx	r3
 800a99c:	3601      	adds	r6, #1
 800a99e:	e7f2      	b.n	800a986 <__libc_init_array+0x1e>
 800a9a0:	0800fda4 	.word	0x0800fda4
 800a9a4:	0800fda4 	.word	0x0800fda4
 800a9a8:	0800fda4 	.word	0x0800fda4
 800a9ac:	0800fda8 	.word	0x0800fda8

0800a9b0 <memcpy>:
 800a9b0:	440a      	add	r2, r1
 800a9b2:	4291      	cmp	r1, r2
 800a9b4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9b8:	d100      	bne.n	800a9bc <memcpy+0xc>
 800a9ba:	4770      	bx	lr
 800a9bc:	b510      	push	{r4, lr}
 800a9be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9c6:	4291      	cmp	r1, r2
 800a9c8:	d1f9      	bne.n	800a9be <memcpy+0xe>
 800a9ca:	bd10      	pop	{r4, pc}

0800a9cc <memset>:
 800a9cc:	4402      	add	r2, r0
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d100      	bne.n	800a9d6 <memset+0xa>
 800a9d4:	4770      	bx	lr
 800a9d6:	f803 1b01 	strb.w	r1, [r3], #1
 800a9da:	e7f9      	b.n	800a9d0 <memset+0x4>

0800a9dc <__sfputc_r>:
 800a9dc:	6893      	ldr	r3, [r2, #8]
 800a9de:	3b01      	subs	r3, #1
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	b410      	push	{r4}
 800a9e4:	6093      	str	r3, [r2, #8]
 800a9e6:	da08      	bge.n	800a9fa <__sfputc_r+0x1e>
 800a9e8:	6994      	ldr	r4, [r2, #24]
 800a9ea:	42a3      	cmp	r3, r4
 800a9ec:	db01      	blt.n	800a9f2 <__sfputc_r+0x16>
 800a9ee:	290a      	cmp	r1, #10
 800a9f0:	d103      	bne.n	800a9fa <__sfputc_r+0x1e>
 800a9f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9f6:	f001 bf27 	b.w	800c848 <__swbuf_r>
 800a9fa:	6813      	ldr	r3, [r2, #0]
 800a9fc:	1c58      	adds	r0, r3, #1
 800a9fe:	6010      	str	r0, [r2, #0]
 800aa00:	7019      	strb	r1, [r3, #0]
 800aa02:	4608      	mov	r0, r1
 800aa04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa08:	4770      	bx	lr

0800aa0a <__sfputs_r>:
 800aa0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa0c:	4606      	mov	r6, r0
 800aa0e:	460f      	mov	r7, r1
 800aa10:	4614      	mov	r4, r2
 800aa12:	18d5      	adds	r5, r2, r3
 800aa14:	42ac      	cmp	r4, r5
 800aa16:	d101      	bne.n	800aa1c <__sfputs_r+0x12>
 800aa18:	2000      	movs	r0, #0
 800aa1a:	e007      	b.n	800aa2c <__sfputs_r+0x22>
 800aa1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa20:	463a      	mov	r2, r7
 800aa22:	4630      	mov	r0, r6
 800aa24:	f7ff ffda 	bl	800a9dc <__sfputc_r>
 800aa28:	1c43      	adds	r3, r0, #1
 800aa2a:	d1f3      	bne.n	800aa14 <__sfputs_r+0xa>
 800aa2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa30 <_vfiprintf_r>:
 800aa30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa34:	460d      	mov	r5, r1
 800aa36:	b09d      	sub	sp, #116	; 0x74
 800aa38:	4614      	mov	r4, r2
 800aa3a:	4698      	mov	r8, r3
 800aa3c:	4606      	mov	r6, r0
 800aa3e:	b118      	cbz	r0, 800aa48 <_vfiprintf_r+0x18>
 800aa40:	6983      	ldr	r3, [r0, #24]
 800aa42:	b90b      	cbnz	r3, 800aa48 <_vfiprintf_r+0x18>
 800aa44:	f002 ff5c 	bl	800d900 <__sinit>
 800aa48:	4b89      	ldr	r3, [pc, #548]	; (800ac70 <_vfiprintf_r+0x240>)
 800aa4a:	429d      	cmp	r5, r3
 800aa4c:	d11b      	bne.n	800aa86 <_vfiprintf_r+0x56>
 800aa4e:	6875      	ldr	r5, [r6, #4]
 800aa50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa52:	07d9      	lsls	r1, r3, #31
 800aa54:	d405      	bmi.n	800aa62 <_vfiprintf_r+0x32>
 800aa56:	89ab      	ldrh	r3, [r5, #12]
 800aa58:	059a      	lsls	r2, r3, #22
 800aa5a:	d402      	bmi.n	800aa62 <_vfiprintf_r+0x32>
 800aa5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa5e:	f003 fb60 	bl	800e122 <__retarget_lock_acquire_recursive>
 800aa62:	89ab      	ldrh	r3, [r5, #12]
 800aa64:	071b      	lsls	r3, r3, #28
 800aa66:	d501      	bpl.n	800aa6c <_vfiprintf_r+0x3c>
 800aa68:	692b      	ldr	r3, [r5, #16]
 800aa6a:	b9eb      	cbnz	r3, 800aaa8 <_vfiprintf_r+0x78>
 800aa6c:	4629      	mov	r1, r5
 800aa6e:	4630      	mov	r0, r6
 800aa70:	f001 ff3c 	bl	800c8ec <__swsetup_r>
 800aa74:	b1c0      	cbz	r0, 800aaa8 <_vfiprintf_r+0x78>
 800aa76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa78:	07dc      	lsls	r4, r3, #31
 800aa7a:	d50e      	bpl.n	800aa9a <_vfiprintf_r+0x6a>
 800aa7c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa80:	b01d      	add	sp, #116	; 0x74
 800aa82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa86:	4b7b      	ldr	r3, [pc, #492]	; (800ac74 <_vfiprintf_r+0x244>)
 800aa88:	429d      	cmp	r5, r3
 800aa8a:	d101      	bne.n	800aa90 <_vfiprintf_r+0x60>
 800aa8c:	68b5      	ldr	r5, [r6, #8]
 800aa8e:	e7df      	b.n	800aa50 <_vfiprintf_r+0x20>
 800aa90:	4b79      	ldr	r3, [pc, #484]	; (800ac78 <_vfiprintf_r+0x248>)
 800aa92:	429d      	cmp	r5, r3
 800aa94:	bf08      	it	eq
 800aa96:	68f5      	ldreq	r5, [r6, #12]
 800aa98:	e7da      	b.n	800aa50 <_vfiprintf_r+0x20>
 800aa9a:	89ab      	ldrh	r3, [r5, #12]
 800aa9c:	0598      	lsls	r0, r3, #22
 800aa9e:	d4ed      	bmi.n	800aa7c <_vfiprintf_r+0x4c>
 800aaa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aaa2:	f003 fb3f 	bl	800e124 <__retarget_lock_release_recursive>
 800aaa6:	e7e9      	b.n	800aa7c <_vfiprintf_r+0x4c>
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	9309      	str	r3, [sp, #36]	; 0x24
 800aaac:	2320      	movs	r3, #32
 800aaae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aab2:	f8cd 800c 	str.w	r8, [sp, #12]
 800aab6:	2330      	movs	r3, #48	; 0x30
 800aab8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ac7c <_vfiprintf_r+0x24c>
 800aabc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aac0:	f04f 0901 	mov.w	r9, #1
 800aac4:	4623      	mov	r3, r4
 800aac6:	469a      	mov	sl, r3
 800aac8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aacc:	b10a      	cbz	r2, 800aad2 <_vfiprintf_r+0xa2>
 800aace:	2a25      	cmp	r2, #37	; 0x25
 800aad0:	d1f9      	bne.n	800aac6 <_vfiprintf_r+0x96>
 800aad2:	ebba 0b04 	subs.w	fp, sl, r4
 800aad6:	d00b      	beq.n	800aaf0 <_vfiprintf_r+0xc0>
 800aad8:	465b      	mov	r3, fp
 800aada:	4622      	mov	r2, r4
 800aadc:	4629      	mov	r1, r5
 800aade:	4630      	mov	r0, r6
 800aae0:	f7ff ff93 	bl	800aa0a <__sfputs_r>
 800aae4:	3001      	adds	r0, #1
 800aae6:	f000 80aa 	beq.w	800ac3e <_vfiprintf_r+0x20e>
 800aaea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aaec:	445a      	add	r2, fp
 800aaee:	9209      	str	r2, [sp, #36]	; 0x24
 800aaf0:	f89a 3000 	ldrb.w	r3, [sl]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	f000 80a2 	beq.w	800ac3e <_vfiprintf_r+0x20e>
 800aafa:	2300      	movs	r3, #0
 800aafc:	f04f 32ff 	mov.w	r2, #4294967295
 800ab00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab04:	f10a 0a01 	add.w	sl, sl, #1
 800ab08:	9304      	str	r3, [sp, #16]
 800ab0a:	9307      	str	r3, [sp, #28]
 800ab0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab10:	931a      	str	r3, [sp, #104]	; 0x68
 800ab12:	4654      	mov	r4, sl
 800ab14:	2205      	movs	r2, #5
 800ab16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab1a:	4858      	ldr	r0, [pc, #352]	; (800ac7c <_vfiprintf_r+0x24c>)
 800ab1c:	f7f5 fb60 	bl	80001e0 <memchr>
 800ab20:	9a04      	ldr	r2, [sp, #16]
 800ab22:	b9d8      	cbnz	r0, 800ab5c <_vfiprintf_r+0x12c>
 800ab24:	06d1      	lsls	r1, r2, #27
 800ab26:	bf44      	itt	mi
 800ab28:	2320      	movmi	r3, #32
 800ab2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab2e:	0713      	lsls	r3, r2, #28
 800ab30:	bf44      	itt	mi
 800ab32:	232b      	movmi	r3, #43	; 0x2b
 800ab34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab38:	f89a 3000 	ldrb.w	r3, [sl]
 800ab3c:	2b2a      	cmp	r3, #42	; 0x2a
 800ab3e:	d015      	beq.n	800ab6c <_vfiprintf_r+0x13c>
 800ab40:	9a07      	ldr	r2, [sp, #28]
 800ab42:	4654      	mov	r4, sl
 800ab44:	2000      	movs	r0, #0
 800ab46:	f04f 0c0a 	mov.w	ip, #10
 800ab4a:	4621      	mov	r1, r4
 800ab4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab50:	3b30      	subs	r3, #48	; 0x30
 800ab52:	2b09      	cmp	r3, #9
 800ab54:	d94e      	bls.n	800abf4 <_vfiprintf_r+0x1c4>
 800ab56:	b1b0      	cbz	r0, 800ab86 <_vfiprintf_r+0x156>
 800ab58:	9207      	str	r2, [sp, #28]
 800ab5a:	e014      	b.n	800ab86 <_vfiprintf_r+0x156>
 800ab5c:	eba0 0308 	sub.w	r3, r0, r8
 800ab60:	fa09 f303 	lsl.w	r3, r9, r3
 800ab64:	4313      	orrs	r3, r2
 800ab66:	9304      	str	r3, [sp, #16]
 800ab68:	46a2      	mov	sl, r4
 800ab6a:	e7d2      	b.n	800ab12 <_vfiprintf_r+0xe2>
 800ab6c:	9b03      	ldr	r3, [sp, #12]
 800ab6e:	1d19      	adds	r1, r3, #4
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	9103      	str	r1, [sp, #12]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	bfbb      	ittet	lt
 800ab78:	425b      	neglt	r3, r3
 800ab7a:	f042 0202 	orrlt.w	r2, r2, #2
 800ab7e:	9307      	strge	r3, [sp, #28]
 800ab80:	9307      	strlt	r3, [sp, #28]
 800ab82:	bfb8      	it	lt
 800ab84:	9204      	strlt	r2, [sp, #16]
 800ab86:	7823      	ldrb	r3, [r4, #0]
 800ab88:	2b2e      	cmp	r3, #46	; 0x2e
 800ab8a:	d10c      	bne.n	800aba6 <_vfiprintf_r+0x176>
 800ab8c:	7863      	ldrb	r3, [r4, #1]
 800ab8e:	2b2a      	cmp	r3, #42	; 0x2a
 800ab90:	d135      	bne.n	800abfe <_vfiprintf_r+0x1ce>
 800ab92:	9b03      	ldr	r3, [sp, #12]
 800ab94:	1d1a      	adds	r2, r3, #4
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	9203      	str	r2, [sp, #12]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	bfb8      	it	lt
 800ab9e:	f04f 33ff 	movlt.w	r3, #4294967295
 800aba2:	3402      	adds	r4, #2
 800aba4:	9305      	str	r3, [sp, #20]
 800aba6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ac8c <_vfiprintf_r+0x25c>
 800abaa:	7821      	ldrb	r1, [r4, #0]
 800abac:	2203      	movs	r2, #3
 800abae:	4650      	mov	r0, sl
 800abb0:	f7f5 fb16 	bl	80001e0 <memchr>
 800abb4:	b140      	cbz	r0, 800abc8 <_vfiprintf_r+0x198>
 800abb6:	2340      	movs	r3, #64	; 0x40
 800abb8:	eba0 000a 	sub.w	r0, r0, sl
 800abbc:	fa03 f000 	lsl.w	r0, r3, r0
 800abc0:	9b04      	ldr	r3, [sp, #16]
 800abc2:	4303      	orrs	r3, r0
 800abc4:	3401      	adds	r4, #1
 800abc6:	9304      	str	r3, [sp, #16]
 800abc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abcc:	482c      	ldr	r0, [pc, #176]	; (800ac80 <_vfiprintf_r+0x250>)
 800abce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800abd2:	2206      	movs	r2, #6
 800abd4:	f7f5 fb04 	bl	80001e0 <memchr>
 800abd8:	2800      	cmp	r0, #0
 800abda:	d03f      	beq.n	800ac5c <_vfiprintf_r+0x22c>
 800abdc:	4b29      	ldr	r3, [pc, #164]	; (800ac84 <_vfiprintf_r+0x254>)
 800abde:	bb1b      	cbnz	r3, 800ac28 <_vfiprintf_r+0x1f8>
 800abe0:	9b03      	ldr	r3, [sp, #12]
 800abe2:	3307      	adds	r3, #7
 800abe4:	f023 0307 	bic.w	r3, r3, #7
 800abe8:	3308      	adds	r3, #8
 800abea:	9303      	str	r3, [sp, #12]
 800abec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abee:	443b      	add	r3, r7
 800abf0:	9309      	str	r3, [sp, #36]	; 0x24
 800abf2:	e767      	b.n	800aac4 <_vfiprintf_r+0x94>
 800abf4:	fb0c 3202 	mla	r2, ip, r2, r3
 800abf8:	460c      	mov	r4, r1
 800abfa:	2001      	movs	r0, #1
 800abfc:	e7a5      	b.n	800ab4a <_vfiprintf_r+0x11a>
 800abfe:	2300      	movs	r3, #0
 800ac00:	3401      	adds	r4, #1
 800ac02:	9305      	str	r3, [sp, #20]
 800ac04:	4619      	mov	r1, r3
 800ac06:	f04f 0c0a 	mov.w	ip, #10
 800ac0a:	4620      	mov	r0, r4
 800ac0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac10:	3a30      	subs	r2, #48	; 0x30
 800ac12:	2a09      	cmp	r2, #9
 800ac14:	d903      	bls.n	800ac1e <_vfiprintf_r+0x1ee>
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d0c5      	beq.n	800aba6 <_vfiprintf_r+0x176>
 800ac1a:	9105      	str	r1, [sp, #20]
 800ac1c:	e7c3      	b.n	800aba6 <_vfiprintf_r+0x176>
 800ac1e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac22:	4604      	mov	r4, r0
 800ac24:	2301      	movs	r3, #1
 800ac26:	e7f0      	b.n	800ac0a <_vfiprintf_r+0x1da>
 800ac28:	ab03      	add	r3, sp, #12
 800ac2a:	9300      	str	r3, [sp, #0]
 800ac2c:	462a      	mov	r2, r5
 800ac2e:	4b16      	ldr	r3, [pc, #88]	; (800ac88 <_vfiprintf_r+0x258>)
 800ac30:	a904      	add	r1, sp, #16
 800ac32:	4630      	mov	r0, r6
 800ac34:	f000 f8cc 	bl	800add0 <_printf_float>
 800ac38:	4607      	mov	r7, r0
 800ac3a:	1c78      	adds	r0, r7, #1
 800ac3c:	d1d6      	bne.n	800abec <_vfiprintf_r+0x1bc>
 800ac3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac40:	07d9      	lsls	r1, r3, #31
 800ac42:	d405      	bmi.n	800ac50 <_vfiprintf_r+0x220>
 800ac44:	89ab      	ldrh	r3, [r5, #12]
 800ac46:	059a      	lsls	r2, r3, #22
 800ac48:	d402      	bmi.n	800ac50 <_vfiprintf_r+0x220>
 800ac4a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac4c:	f003 fa6a 	bl	800e124 <__retarget_lock_release_recursive>
 800ac50:	89ab      	ldrh	r3, [r5, #12]
 800ac52:	065b      	lsls	r3, r3, #25
 800ac54:	f53f af12 	bmi.w	800aa7c <_vfiprintf_r+0x4c>
 800ac58:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac5a:	e711      	b.n	800aa80 <_vfiprintf_r+0x50>
 800ac5c:	ab03      	add	r3, sp, #12
 800ac5e:	9300      	str	r3, [sp, #0]
 800ac60:	462a      	mov	r2, r5
 800ac62:	4b09      	ldr	r3, [pc, #36]	; (800ac88 <_vfiprintf_r+0x258>)
 800ac64:	a904      	add	r1, sp, #16
 800ac66:	4630      	mov	r0, r6
 800ac68:	f000 fb56 	bl	800b318 <_printf_i>
 800ac6c:	e7e4      	b.n	800ac38 <_vfiprintf_r+0x208>
 800ac6e:	bf00      	nop
 800ac70:	0800fb84 	.word	0x0800fb84
 800ac74:	0800fba4 	.word	0x0800fba4
 800ac78:	0800fb64 	.word	0x0800fb64
 800ac7c:	0800f930 	.word	0x0800f930
 800ac80:	0800f93a 	.word	0x0800f93a
 800ac84:	0800add1 	.word	0x0800add1
 800ac88:	0800aa0b 	.word	0x0800aa0b
 800ac8c:	0800f936 	.word	0x0800f936

0800ac90 <__cvt>:
 800ac90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac94:	ec55 4b10 	vmov	r4, r5, d0
 800ac98:	2d00      	cmp	r5, #0
 800ac9a:	460e      	mov	r6, r1
 800ac9c:	4619      	mov	r1, r3
 800ac9e:	462b      	mov	r3, r5
 800aca0:	bfbb      	ittet	lt
 800aca2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aca6:	461d      	movlt	r5, r3
 800aca8:	2300      	movge	r3, #0
 800acaa:	232d      	movlt	r3, #45	; 0x2d
 800acac:	700b      	strb	r3, [r1, #0]
 800acae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acb0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800acb4:	4691      	mov	r9, r2
 800acb6:	f023 0820 	bic.w	r8, r3, #32
 800acba:	bfbc      	itt	lt
 800acbc:	4622      	movlt	r2, r4
 800acbe:	4614      	movlt	r4, r2
 800acc0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800acc4:	d005      	beq.n	800acd2 <__cvt+0x42>
 800acc6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800acca:	d100      	bne.n	800acce <__cvt+0x3e>
 800accc:	3601      	adds	r6, #1
 800acce:	2102      	movs	r1, #2
 800acd0:	e000      	b.n	800acd4 <__cvt+0x44>
 800acd2:	2103      	movs	r1, #3
 800acd4:	ab03      	add	r3, sp, #12
 800acd6:	9301      	str	r3, [sp, #4]
 800acd8:	ab02      	add	r3, sp, #8
 800acda:	9300      	str	r3, [sp, #0]
 800acdc:	ec45 4b10 	vmov	d0, r4, r5
 800ace0:	4653      	mov	r3, sl
 800ace2:	4632      	mov	r2, r6
 800ace4:	f001 ff04 	bl	800caf0 <_dtoa_r>
 800ace8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800acec:	4607      	mov	r7, r0
 800acee:	d102      	bne.n	800acf6 <__cvt+0x66>
 800acf0:	f019 0f01 	tst.w	r9, #1
 800acf4:	d022      	beq.n	800ad3c <__cvt+0xac>
 800acf6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800acfa:	eb07 0906 	add.w	r9, r7, r6
 800acfe:	d110      	bne.n	800ad22 <__cvt+0x92>
 800ad00:	783b      	ldrb	r3, [r7, #0]
 800ad02:	2b30      	cmp	r3, #48	; 0x30
 800ad04:	d10a      	bne.n	800ad1c <__cvt+0x8c>
 800ad06:	2200      	movs	r2, #0
 800ad08:	2300      	movs	r3, #0
 800ad0a:	4620      	mov	r0, r4
 800ad0c:	4629      	mov	r1, r5
 800ad0e:	f7f5 fedb 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad12:	b918      	cbnz	r0, 800ad1c <__cvt+0x8c>
 800ad14:	f1c6 0601 	rsb	r6, r6, #1
 800ad18:	f8ca 6000 	str.w	r6, [sl]
 800ad1c:	f8da 3000 	ldr.w	r3, [sl]
 800ad20:	4499      	add	r9, r3
 800ad22:	2200      	movs	r2, #0
 800ad24:	2300      	movs	r3, #0
 800ad26:	4620      	mov	r0, r4
 800ad28:	4629      	mov	r1, r5
 800ad2a:	f7f5 fecd 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad2e:	b108      	cbz	r0, 800ad34 <__cvt+0xa4>
 800ad30:	f8cd 900c 	str.w	r9, [sp, #12]
 800ad34:	2230      	movs	r2, #48	; 0x30
 800ad36:	9b03      	ldr	r3, [sp, #12]
 800ad38:	454b      	cmp	r3, r9
 800ad3a:	d307      	bcc.n	800ad4c <__cvt+0xbc>
 800ad3c:	9b03      	ldr	r3, [sp, #12]
 800ad3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad40:	1bdb      	subs	r3, r3, r7
 800ad42:	4638      	mov	r0, r7
 800ad44:	6013      	str	r3, [r2, #0]
 800ad46:	b004      	add	sp, #16
 800ad48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad4c:	1c59      	adds	r1, r3, #1
 800ad4e:	9103      	str	r1, [sp, #12]
 800ad50:	701a      	strb	r2, [r3, #0]
 800ad52:	e7f0      	b.n	800ad36 <__cvt+0xa6>

0800ad54 <__exponent>:
 800ad54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad56:	4603      	mov	r3, r0
 800ad58:	2900      	cmp	r1, #0
 800ad5a:	bfb8      	it	lt
 800ad5c:	4249      	neglt	r1, r1
 800ad5e:	f803 2b02 	strb.w	r2, [r3], #2
 800ad62:	bfb4      	ite	lt
 800ad64:	222d      	movlt	r2, #45	; 0x2d
 800ad66:	222b      	movge	r2, #43	; 0x2b
 800ad68:	2909      	cmp	r1, #9
 800ad6a:	7042      	strb	r2, [r0, #1]
 800ad6c:	dd2a      	ble.n	800adc4 <__exponent+0x70>
 800ad6e:	f10d 0407 	add.w	r4, sp, #7
 800ad72:	46a4      	mov	ip, r4
 800ad74:	270a      	movs	r7, #10
 800ad76:	46a6      	mov	lr, r4
 800ad78:	460a      	mov	r2, r1
 800ad7a:	fb91 f6f7 	sdiv	r6, r1, r7
 800ad7e:	fb07 1516 	mls	r5, r7, r6, r1
 800ad82:	3530      	adds	r5, #48	; 0x30
 800ad84:	2a63      	cmp	r2, #99	; 0x63
 800ad86:	f104 34ff 	add.w	r4, r4, #4294967295
 800ad8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ad8e:	4631      	mov	r1, r6
 800ad90:	dcf1      	bgt.n	800ad76 <__exponent+0x22>
 800ad92:	3130      	adds	r1, #48	; 0x30
 800ad94:	f1ae 0502 	sub.w	r5, lr, #2
 800ad98:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ad9c:	1c44      	adds	r4, r0, #1
 800ad9e:	4629      	mov	r1, r5
 800ada0:	4561      	cmp	r1, ip
 800ada2:	d30a      	bcc.n	800adba <__exponent+0x66>
 800ada4:	f10d 0209 	add.w	r2, sp, #9
 800ada8:	eba2 020e 	sub.w	r2, r2, lr
 800adac:	4565      	cmp	r5, ip
 800adae:	bf88      	it	hi
 800adb0:	2200      	movhi	r2, #0
 800adb2:	4413      	add	r3, r2
 800adb4:	1a18      	subs	r0, r3, r0
 800adb6:	b003      	add	sp, #12
 800adb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800adbe:	f804 2f01 	strb.w	r2, [r4, #1]!
 800adc2:	e7ed      	b.n	800ada0 <__exponent+0x4c>
 800adc4:	2330      	movs	r3, #48	; 0x30
 800adc6:	3130      	adds	r1, #48	; 0x30
 800adc8:	7083      	strb	r3, [r0, #2]
 800adca:	70c1      	strb	r1, [r0, #3]
 800adcc:	1d03      	adds	r3, r0, #4
 800adce:	e7f1      	b.n	800adb4 <__exponent+0x60>

0800add0 <_printf_float>:
 800add0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800add4:	ed2d 8b02 	vpush	{d8}
 800add8:	b08d      	sub	sp, #52	; 0x34
 800adda:	460c      	mov	r4, r1
 800addc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ade0:	4616      	mov	r6, r2
 800ade2:	461f      	mov	r7, r3
 800ade4:	4605      	mov	r5, r0
 800ade6:	f003 f997 	bl	800e118 <_localeconv_r>
 800adea:	f8d0 a000 	ldr.w	sl, [r0]
 800adee:	4650      	mov	r0, sl
 800adf0:	f7f5 f9ee 	bl	80001d0 <strlen>
 800adf4:	2300      	movs	r3, #0
 800adf6:	930a      	str	r3, [sp, #40]	; 0x28
 800adf8:	6823      	ldr	r3, [r4, #0]
 800adfa:	9305      	str	r3, [sp, #20]
 800adfc:	f8d8 3000 	ldr.w	r3, [r8]
 800ae00:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ae04:	3307      	adds	r3, #7
 800ae06:	f023 0307 	bic.w	r3, r3, #7
 800ae0a:	f103 0208 	add.w	r2, r3, #8
 800ae0e:	f8c8 2000 	str.w	r2, [r8]
 800ae12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae16:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ae1a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ae1e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ae22:	9307      	str	r3, [sp, #28]
 800ae24:	f8cd 8018 	str.w	r8, [sp, #24]
 800ae28:	ee08 0a10 	vmov	s16, r0
 800ae2c:	4b9f      	ldr	r3, [pc, #636]	; (800b0ac <_printf_float+0x2dc>)
 800ae2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae32:	f04f 32ff 	mov.w	r2, #4294967295
 800ae36:	f7f5 fe79 	bl	8000b2c <__aeabi_dcmpun>
 800ae3a:	bb88      	cbnz	r0, 800aea0 <_printf_float+0xd0>
 800ae3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae40:	4b9a      	ldr	r3, [pc, #616]	; (800b0ac <_printf_float+0x2dc>)
 800ae42:	f04f 32ff 	mov.w	r2, #4294967295
 800ae46:	f7f5 fe53 	bl	8000af0 <__aeabi_dcmple>
 800ae4a:	bb48      	cbnz	r0, 800aea0 <_printf_float+0xd0>
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	2300      	movs	r3, #0
 800ae50:	4640      	mov	r0, r8
 800ae52:	4649      	mov	r1, r9
 800ae54:	f7f5 fe42 	bl	8000adc <__aeabi_dcmplt>
 800ae58:	b110      	cbz	r0, 800ae60 <_printf_float+0x90>
 800ae5a:	232d      	movs	r3, #45	; 0x2d
 800ae5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae60:	4b93      	ldr	r3, [pc, #588]	; (800b0b0 <_printf_float+0x2e0>)
 800ae62:	4894      	ldr	r0, [pc, #592]	; (800b0b4 <_printf_float+0x2e4>)
 800ae64:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ae68:	bf94      	ite	ls
 800ae6a:	4698      	movls	r8, r3
 800ae6c:	4680      	movhi	r8, r0
 800ae6e:	2303      	movs	r3, #3
 800ae70:	6123      	str	r3, [r4, #16]
 800ae72:	9b05      	ldr	r3, [sp, #20]
 800ae74:	f023 0204 	bic.w	r2, r3, #4
 800ae78:	6022      	str	r2, [r4, #0]
 800ae7a:	f04f 0900 	mov.w	r9, #0
 800ae7e:	9700      	str	r7, [sp, #0]
 800ae80:	4633      	mov	r3, r6
 800ae82:	aa0b      	add	r2, sp, #44	; 0x2c
 800ae84:	4621      	mov	r1, r4
 800ae86:	4628      	mov	r0, r5
 800ae88:	f000 f9d8 	bl	800b23c <_printf_common>
 800ae8c:	3001      	adds	r0, #1
 800ae8e:	f040 8090 	bne.w	800afb2 <_printf_float+0x1e2>
 800ae92:	f04f 30ff 	mov.w	r0, #4294967295
 800ae96:	b00d      	add	sp, #52	; 0x34
 800ae98:	ecbd 8b02 	vpop	{d8}
 800ae9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea0:	4642      	mov	r2, r8
 800aea2:	464b      	mov	r3, r9
 800aea4:	4640      	mov	r0, r8
 800aea6:	4649      	mov	r1, r9
 800aea8:	f7f5 fe40 	bl	8000b2c <__aeabi_dcmpun>
 800aeac:	b140      	cbz	r0, 800aec0 <_printf_float+0xf0>
 800aeae:	464b      	mov	r3, r9
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	bfbc      	itt	lt
 800aeb4:	232d      	movlt	r3, #45	; 0x2d
 800aeb6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800aeba:	487f      	ldr	r0, [pc, #508]	; (800b0b8 <_printf_float+0x2e8>)
 800aebc:	4b7f      	ldr	r3, [pc, #508]	; (800b0bc <_printf_float+0x2ec>)
 800aebe:	e7d1      	b.n	800ae64 <_printf_float+0x94>
 800aec0:	6863      	ldr	r3, [r4, #4]
 800aec2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800aec6:	9206      	str	r2, [sp, #24]
 800aec8:	1c5a      	adds	r2, r3, #1
 800aeca:	d13f      	bne.n	800af4c <_printf_float+0x17c>
 800aecc:	2306      	movs	r3, #6
 800aece:	6063      	str	r3, [r4, #4]
 800aed0:	9b05      	ldr	r3, [sp, #20]
 800aed2:	6861      	ldr	r1, [r4, #4]
 800aed4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800aed8:	2300      	movs	r3, #0
 800aeda:	9303      	str	r3, [sp, #12]
 800aedc:	ab0a      	add	r3, sp, #40	; 0x28
 800aede:	e9cd b301 	strd	fp, r3, [sp, #4]
 800aee2:	ab09      	add	r3, sp, #36	; 0x24
 800aee4:	ec49 8b10 	vmov	d0, r8, r9
 800aee8:	9300      	str	r3, [sp, #0]
 800aeea:	6022      	str	r2, [r4, #0]
 800aeec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800aef0:	4628      	mov	r0, r5
 800aef2:	f7ff fecd 	bl	800ac90 <__cvt>
 800aef6:	9b06      	ldr	r3, [sp, #24]
 800aef8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aefa:	2b47      	cmp	r3, #71	; 0x47
 800aefc:	4680      	mov	r8, r0
 800aefe:	d108      	bne.n	800af12 <_printf_float+0x142>
 800af00:	1cc8      	adds	r0, r1, #3
 800af02:	db02      	blt.n	800af0a <_printf_float+0x13a>
 800af04:	6863      	ldr	r3, [r4, #4]
 800af06:	4299      	cmp	r1, r3
 800af08:	dd41      	ble.n	800af8e <_printf_float+0x1be>
 800af0a:	f1ab 0b02 	sub.w	fp, fp, #2
 800af0e:	fa5f fb8b 	uxtb.w	fp, fp
 800af12:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800af16:	d820      	bhi.n	800af5a <_printf_float+0x18a>
 800af18:	3901      	subs	r1, #1
 800af1a:	465a      	mov	r2, fp
 800af1c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800af20:	9109      	str	r1, [sp, #36]	; 0x24
 800af22:	f7ff ff17 	bl	800ad54 <__exponent>
 800af26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af28:	1813      	adds	r3, r2, r0
 800af2a:	2a01      	cmp	r2, #1
 800af2c:	4681      	mov	r9, r0
 800af2e:	6123      	str	r3, [r4, #16]
 800af30:	dc02      	bgt.n	800af38 <_printf_float+0x168>
 800af32:	6822      	ldr	r2, [r4, #0]
 800af34:	07d2      	lsls	r2, r2, #31
 800af36:	d501      	bpl.n	800af3c <_printf_float+0x16c>
 800af38:	3301      	adds	r3, #1
 800af3a:	6123      	str	r3, [r4, #16]
 800af3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800af40:	2b00      	cmp	r3, #0
 800af42:	d09c      	beq.n	800ae7e <_printf_float+0xae>
 800af44:	232d      	movs	r3, #45	; 0x2d
 800af46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af4a:	e798      	b.n	800ae7e <_printf_float+0xae>
 800af4c:	9a06      	ldr	r2, [sp, #24]
 800af4e:	2a47      	cmp	r2, #71	; 0x47
 800af50:	d1be      	bne.n	800aed0 <_printf_float+0x100>
 800af52:	2b00      	cmp	r3, #0
 800af54:	d1bc      	bne.n	800aed0 <_printf_float+0x100>
 800af56:	2301      	movs	r3, #1
 800af58:	e7b9      	b.n	800aece <_printf_float+0xfe>
 800af5a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800af5e:	d118      	bne.n	800af92 <_printf_float+0x1c2>
 800af60:	2900      	cmp	r1, #0
 800af62:	6863      	ldr	r3, [r4, #4]
 800af64:	dd0b      	ble.n	800af7e <_printf_float+0x1ae>
 800af66:	6121      	str	r1, [r4, #16]
 800af68:	b913      	cbnz	r3, 800af70 <_printf_float+0x1a0>
 800af6a:	6822      	ldr	r2, [r4, #0]
 800af6c:	07d0      	lsls	r0, r2, #31
 800af6e:	d502      	bpl.n	800af76 <_printf_float+0x1a6>
 800af70:	3301      	adds	r3, #1
 800af72:	440b      	add	r3, r1
 800af74:	6123      	str	r3, [r4, #16]
 800af76:	65a1      	str	r1, [r4, #88]	; 0x58
 800af78:	f04f 0900 	mov.w	r9, #0
 800af7c:	e7de      	b.n	800af3c <_printf_float+0x16c>
 800af7e:	b913      	cbnz	r3, 800af86 <_printf_float+0x1b6>
 800af80:	6822      	ldr	r2, [r4, #0]
 800af82:	07d2      	lsls	r2, r2, #31
 800af84:	d501      	bpl.n	800af8a <_printf_float+0x1ba>
 800af86:	3302      	adds	r3, #2
 800af88:	e7f4      	b.n	800af74 <_printf_float+0x1a4>
 800af8a:	2301      	movs	r3, #1
 800af8c:	e7f2      	b.n	800af74 <_printf_float+0x1a4>
 800af8e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800af92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af94:	4299      	cmp	r1, r3
 800af96:	db05      	blt.n	800afa4 <_printf_float+0x1d4>
 800af98:	6823      	ldr	r3, [r4, #0]
 800af9a:	6121      	str	r1, [r4, #16]
 800af9c:	07d8      	lsls	r0, r3, #31
 800af9e:	d5ea      	bpl.n	800af76 <_printf_float+0x1a6>
 800afa0:	1c4b      	adds	r3, r1, #1
 800afa2:	e7e7      	b.n	800af74 <_printf_float+0x1a4>
 800afa4:	2900      	cmp	r1, #0
 800afa6:	bfd4      	ite	le
 800afa8:	f1c1 0202 	rsble	r2, r1, #2
 800afac:	2201      	movgt	r2, #1
 800afae:	4413      	add	r3, r2
 800afb0:	e7e0      	b.n	800af74 <_printf_float+0x1a4>
 800afb2:	6823      	ldr	r3, [r4, #0]
 800afb4:	055a      	lsls	r2, r3, #21
 800afb6:	d407      	bmi.n	800afc8 <_printf_float+0x1f8>
 800afb8:	6923      	ldr	r3, [r4, #16]
 800afba:	4642      	mov	r2, r8
 800afbc:	4631      	mov	r1, r6
 800afbe:	4628      	mov	r0, r5
 800afc0:	47b8      	blx	r7
 800afc2:	3001      	adds	r0, #1
 800afc4:	d12c      	bne.n	800b020 <_printf_float+0x250>
 800afc6:	e764      	b.n	800ae92 <_printf_float+0xc2>
 800afc8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800afcc:	f240 80e0 	bls.w	800b190 <_printf_float+0x3c0>
 800afd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800afd4:	2200      	movs	r2, #0
 800afd6:	2300      	movs	r3, #0
 800afd8:	f7f5 fd76 	bl	8000ac8 <__aeabi_dcmpeq>
 800afdc:	2800      	cmp	r0, #0
 800afde:	d034      	beq.n	800b04a <_printf_float+0x27a>
 800afe0:	4a37      	ldr	r2, [pc, #220]	; (800b0c0 <_printf_float+0x2f0>)
 800afe2:	2301      	movs	r3, #1
 800afe4:	4631      	mov	r1, r6
 800afe6:	4628      	mov	r0, r5
 800afe8:	47b8      	blx	r7
 800afea:	3001      	adds	r0, #1
 800afec:	f43f af51 	beq.w	800ae92 <_printf_float+0xc2>
 800aff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aff4:	429a      	cmp	r2, r3
 800aff6:	db02      	blt.n	800affe <_printf_float+0x22e>
 800aff8:	6823      	ldr	r3, [r4, #0]
 800affa:	07d8      	lsls	r0, r3, #31
 800affc:	d510      	bpl.n	800b020 <_printf_float+0x250>
 800affe:	ee18 3a10 	vmov	r3, s16
 800b002:	4652      	mov	r2, sl
 800b004:	4631      	mov	r1, r6
 800b006:	4628      	mov	r0, r5
 800b008:	47b8      	blx	r7
 800b00a:	3001      	adds	r0, #1
 800b00c:	f43f af41 	beq.w	800ae92 <_printf_float+0xc2>
 800b010:	f04f 0800 	mov.w	r8, #0
 800b014:	f104 091a 	add.w	r9, r4, #26
 800b018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b01a:	3b01      	subs	r3, #1
 800b01c:	4543      	cmp	r3, r8
 800b01e:	dc09      	bgt.n	800b034 <_printf_float+0x264>
 800b020:	6823      	ldr	r3, [r4, #0]
 800b022:	079b      	lsls	r3, r3, #30
 800b024:	f100 8105 	bmi.w	800b232 <_printf_float+0x462>
 800b028:	68e0      	ldr	r0, [r4, #12]
 800b02a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b02c:	4298      	cmp	r0, r3
 800b02e:	bfb8      	it	lt
 800b030:	4618      	movlt	r0, r3
 800b032:	e730      	b.n	800ae96 <_printf_float+0xc6>
 800b034:	2301      	movs	r3, #1
 800b036:	464a      	mov	r2, r9
 800b038:	4631      	mov	r1, r6
 800b03a:	4628      	mov	r0, r5
 800b03c:	47b8      	blx	r7
 800b03e:	3001      	adds	r0, #1
 800b040:	f43f af27 	beq.w	800ae92 <_printf_float+0xc2>
 800b044:	f108 0801 	add.w	r8, r8, #1
 800b048:	e7e6      	b.n	800b018 <_printf_float+0x248>
 800b04a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	dc39      	bgt.n	800b0c4 <_printf_float+0x2f4>
 800b050:	4a1b      	ldr	r2, [pc, #108]	; (800b0c0 <_printf_float+0x2f0>)
 800b052:	2301      	movs	r3, #1
 800b054:	4631      	mov	r1, r6
 800b056:	4628      	mov	r0, r5
 800b058:	47b8      	blx	r7
 800b05a:	3001      	adds	r0, #1
 800b05c:	f43f af19 	beq.w	800ae92 <_printf_float+0xc2>
 800b060:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b064:	4313      	orrs	r3, r2
 800b066:	d102      	bne.n	800b06e <_printf_float+0x29e>
 800b068:	6823      	ldr	r3, [r4, #0]
 800b06a:	07d9      	lsls	r1, r3, #31
 800b06c:	d5d8      	bpl.n	800b020 <_printf_float+0x250>
 800b06e:	ee18 3a10 	vmov	r3, s16
 800b072:	4652      	mov	r2, sl
 800b074:	4631      	mov	r1, r6
 800b076:	4628      	mov	r0, r5
 800b078:	47b8      	blx	r7
 800b07a:	3001      	adds	r0, #1
 800b07c:	f43f af09 	beq.w	800ae92 <_printf_float+0xc2>
 800b080:	f04f 0900 	mov.w	r9, #0
 800b084:	f104 0a1a 	add.w	sl, r4, #26
 800b088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b08a:	425b      	negs	r3, r3
 800b08c:	454b      	cmp	r3, r9
 800b08e:	dc01      	bgt.n	800b094 <_printf_float+0x2c4>
 800b090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b092:	e792      	b.n	800afba <_printf_float+0x1ea>
 800b094:	2301      	movs	r3, #1
 800b096:	4652      	mov	r2, sl
 800b098:	4631      	mov	r1, r6
 800b09a:	4628      	mov	r0, r5
 800b09c:	47b8      	blx	r7
 800b09e:	3001      	adds	r0, #1
 800b0a0:	f43f aef7 	beq.w	800ae92 <_printf_float+0xc2>
 800b0a4:	f109 0901 	add.w	r9, r9, #1
 800b0a8:	e7ee      	b.n	800b088 <_printf_float+0x2b8>
 800b0aa:	bf00      	nop
 800b0ac:	7fefffff 	.word	0x7fefffff
 800b0b0:	0800f941 	.word	0x0800f941
 800b0b4:	0800f945 	.word	0x0800f945
 800b0b8:	0800f94d 	.word	0x0800f94d
 800b0bc:	0800f949 	.word	0x0800f949
 800b0c0:	0800f951 	.word	0x0800f951
 800b0c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b0c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	bfa8      	it	ge
 800b0cc:	461a      	movge	r2, r3
 800b0ce:	2a00      	cmp	r2, #0
 800b0d0:	4691      	mov	r9, r2
 800b0d2:	dc37      	bgt.n	800b144 <_printf_float+0x374>
 800b0d4:	f04f 0b00 	mov.w	fp, #0
 800b0d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0dc:	f104 021a 	add.w	r2, r4, #26
 800b0e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0e2:	9305      	str	r3, [sp, #20]
 800b0e4:	eba3 0309 	sub.w	r3, r3, r9
 800b0e8:	455b      	cmp	r3, fp
 800b0ea:	dc33      	bgt.n	800b154 <_printf_float+0x384>
 800b0ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	db3b      	blt.n	800b16c <_printf_float+0x39c>
 800b0f4:	6823      	ldr	r3, [r4, #0]
 800b0f6:	07da      	lsls	r2, r3, #31
 800b0f8:	d438      	bmi.n	800b16c <_printf_float+0x39c>
 800b0fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0fc:	9a05      	ldr	r2, [sp, #20]
 800b0fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b100:	1a9a      	subs	r2, r3, r2
 800b102:	eba3 0901 	sub.w	r9, r3, r1
 800b106:	4591      	cmp	r9, r2
 800b108:	bfa8      	it	ge
 800b10a:	4691      	movge	r9, r2
 800b10c:	f1b9 0f00 	cmp.w	r9, #0
 800b110:	dc35      	bgt.n	800b17e <_printf_float+0x3ae>
 800b112:	f04f 0800 	mov.w	r8, #0
 800b116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b11a:	f104 0a1a 	add.w	sl, r4, #26
 800b11e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b122:	1a9b      	subs	r3, r3, r2
 800b124:	eba3 0309 	sub.w	r3, r3, r9
 800b128:	4543      	cmp	r3, r8
 800b12a:	f77f af79 	ble.w	800b020 <_printf_float+0x250>
 800b12e:	2301      	movs	r3, #1
 800b130:	4652      	mov	r2, sl
 800b132:	4631      	mov	r1, r6
 800b134:	4628      	mov	r0, r5
 800b136:	47b8      	blx	r7
 800b138:	3001      	adds	r0, #1
 800b13a:	f43f aeaa 	beq.w	800ae92 <_printf_float+0xc2>
 800b13e:	f108 0801 	add.w	r8, r8, #1
 800b142:	e7ec      	b.n	800b11e <_printf_float+0x34e>
 800b144:	4613      	mov	r3, r2
 800b146:	4631      	mov	r1, r6
 800b148:	4642      	mov	r2, r8
 800b14a:	4628      	mov	r0, r5
 800b14c:	47b8      	blx	r7
 800b14e:	3001      	adds	r0, #1
 800b150:	d1c0      	bne.n	800b0d4 <_printf_float+0x304>
 800b152:	e69e      	b.n	800ae92 <_printf_float+0xc2>
 800b154:	2301      	movs	r3, #1
 800b156:	4631      	mov	r1, r6
 800b158:	4628      	mov	r0, r5
 800b15a:	9205      	str	r2, [sp, #20]
 800b15c:	47b8      	blx	r7
 800b15e:	3001      	adds	r0, #1
 800b160:	f43f ae97 	beq.w	800ae92 <_printf_float+0xc2>
 800b164:	9a05      	ldr	r2, [sp, #20]
 800b166:	f10b 0b01 	add.w	fp, fp, #1
 800b16a:	e7b9      	b.n	800b0e0 <_printf_float+0x310>
 800b16c:	ee18 3a10 	vmov	r3, s16
 800b170:	4652      	mov	r2, sl
 800b172:	4631      	mov	r1, r6
 800b174:	4628      	mov	r0, r5
 800b176:	47b8      	blx	r7
 800b178:	3001      	adds	r0, #1
 800b17a:	d1be      	bne.n	800b0fa <_printf_float+0x32a>
 800b17c:	e689      	b.n	800ae92 <_printf_float+0xc2>
 800b17e:	9a05      	ldr	r2, [sp, #20]
 800b180:	464b      	mov	r3, r9
 800b182:	4442      	add	r2, r8
 800b184:	4631      	mov	r1, r6
 800b186:	4628      	mov	r0, r5
 800b188:	47b8      	blx	r7
 800b18a:	3001      	adds	r0, #1
 800b18c:	d1c1      	bne.n	800b112 <_printf_float+0x342>
 800b18e:	e680      	b.n	800ae92 <_printf_float+0xc2>
 800b190:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b192:	2a01      	cmp	r2, #1
 800b194:	dc01      	bgt.n	800b19a <_printf_float+0x3ca>
 800b196:	07db      	lsls	r3, r3, #31
 800b198:	d538      	bpl.n	800b20c <_printf_float+0x43c>
 800b19a:	2301      	movs	r3, #1
 800b19c:	4642      	mov	r2, r8
 800b19e:	4631      	mov	r1, r6
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	47b8      	blx	r7
 800b1a4:	3001      	adds	r0, #1
 800b1a6:	f43f ae74 	beq.w	800ae92 <_printf_float+0xc2>
 800b1aa:	ee18 3a10 	vmov	r3, s16
 800b1ae:	4652      	mov	r2, sl
 800b1b0:	4631      	mov	r1, r6
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	47b8      	blx	r7
 800b1b6:	3001      	adds	r0, #1
 800b1b8:	f43f ae6b 	beq.w	800ae92 <_printf_float+0xc2>
 800b1bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	f7f5 fc80 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1c8:	b9d8      	cbnz	r0, 800b202 <_printf_float+0x432>
 800b1ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1cc:	f108 0201 	add.w	r2, r8, #1
 800b1d0:	3b01      	subs	r3, #1
 800b1d2:	4631      	mov	r1, r6
 800b1d4:	4628      	mov	r0, r5
 800b1d6:	47b8      	blx	r7
 800b1d8:	3001      	adds	r0, #1
 800b1da:	d10e      	bne.n	800b1fa <_printf_float+0x42a>
 800b1dc:	e659      	b.n	800ae92 <_printf_float+0xc2>
 800b1de:	2301      	movs	r3, #1
 800b1e0:	4652      	mov	r2, sl
 800b1e2:	4631      	mov	r1, r6
 800b1e4:	4628      	mov	r0, r5
 800b1e6:	47b8      	blx	r7
 800b1e8:	3001      	adds	r0, #1
 800b1ea:	f43f ae52 	beq.w	800ae92 <_printf_float+0xc2>
 800b1ee:	f108 0801 	add.w	r8, r8, #1
 800b1f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1f4:	3b01      	subs	r3, #1
 800b1f6:	4543      	cmp	r3, r8
 800b1f8:	dcf1      	bgt.n	800b1de <_printf_float+0x40e>
 800b1fa:	464b      	mov	r3, r9
 800b1fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b200:	e6dc      	b.n	800afbc <_printf_float+0x1ec>
 800b202:	f04f 0800 	mov.w	r8, #0
 800b206:	f104 0a1a 	add.w	sl, r4, #26
 800b20a:	e7f2      	b.n	800b1f2 <_printf_float+0x422>
 800b20c:	2301      	movs	r3, #1
 800b20e:	4642      	mov	r2, r8
 800b210:	e7df      	b.n	800b1d2 <_printf_float+0x402>
 800b212:	2301      	movs	r3, #1
 800b214:	464a      	mov	r2, r9
 800b216:	4631      	mov	r1, r6
 800b218:	4628      	mov	r0, r5
 800b21a:	47b8      	blx	r7
 800b21c:	3001      	adds	r0, #1
 800b21e:	f43f ae38 	beq.w	800ae92 <_printf_float+0xc2>
 800b222:	f108 0801 	add.w	r8, r8, #1
 800b226:	68e3      	ldr	r3, [r4, #12]
 800b228:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b22a:	1a5b      	subs	r3, r3, r1
 800b22c:	4543      	cmp	r3, r8
 800b22e:	dcf0      	bgt.n	800b212 <_printf_float+0x442>
 800b230:	e6fa      	b.n	800b028 <_printf_float+0x258>
 800b232:	f04f 0800 	mov.w	r8, #0
 800b236:	f104 0919 	add.w	r9, r4, #25
 800b23a:	e7f4      	b.n	800b226 <_printf_float+0x456>

0800b23c <_printf_common>:
 800b23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b240:	4616      	mov	r6, r2
 800b242:	4699      	mov	r9, r3
 800b244:	688a      	ldr	r2, [r1, #8]
 800b246:	690b      	ldr	r3, [r1, #16]
 800b248:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b24c:	4293      	cmp	r3, r2
 800b24e:	bfb8      	it	lt
 800b250:	4613      	movlt	r3, r2
 800b252:	6033      	str	r3, [r6, #0]
 800b254:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b258:	4607      	mov	r7, r0
 800b25a:	460c      	mov	r4, r1
 800b25c:	b10a      	cbz	r2, 800b262 <_printf_common+0x26>
 800b25e:	3301      	adds	r3, #1
 800b260:	6033      	str	r3, [r6, #0]
 800b262:	6823      	ldr	r3, [r4, #0]
 800b264:	0699      	lsls	r1, r3, #26
 800b266:	bf42      	ittt	mi
 800b268:	6833      	ldrmi	r3, [r6, #0]
 800b26a:	3302      	addmi	r3, #2
 800b26c:	6033      	strmi	r3, [r6, #0]
 800b26e:	6825      	ldr	r5, [r4, #0]
 800b270:	f015 0506 	ands.w	r5, r5, #6
 800b274:	d106      	bne.n	800b284 <_printf_common+0x48>
 800b276:	f104 0a19 	add.w	sl, r4, #25
 800b27a:	68e3      	ldr	r3, [r4, #12]
 800b27c:	6832      	ldr	r2, [r6, #0]
 800b27e:	1a9b      	subs	r3, r3, r2
 800b280:	42ab      	cmp	r3, r5
 800b282:	dc26      	bgt.n	800b2d2 <_printf_common+0x96>
 800b284:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b288:	1e13      	subs	r3, r2, #0
 800b28a:	6822      	ldr	r2, [r4, #0]
 800b28c:	bf18      	it	ne
 800b28e:	2301      	movne	r3, #1
 800b290:	0692      	lsls	r2, r2, #26
 800b292:	d42b      	bmi.n	800b2ec <_printf_common+0xb0>
 800b294:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b298:	4649      	mov	r1, r9
 800b29a:	4638      	mov	r0, r7
 800b29c:	47c0      	blx	r8
 800b29e:	3001      	adds	r0, #1
 800b2a0:	d01e      	beq.n	800b2e0 <_printf_common+0xa4>
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	68e5      	ldr	r5, [r4, #12]
 800b2a6:	6832      	ldr	r2, [r6, #0]
 800b2a8:	f003 0306 	and.w	r3, r3, #6
 800b2ac:	2b04      	cmp	r3, #4
 800b2ae:	bf08      	it	eq
 800b2b0:	1aad      	subeq	r5, r5, r2
 800b2b2:	68a3      	ldr	r3, [r4, #8]
 800b2b4:	6922      	ldr	r2, [r4, #16]
 800b2b6:	bf0c      	ite	eq
 800b2b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2bc:	2500      	movne	r5, #0
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	bfc4      	itt	gt
 800b2c2:	1a9b      	subgt	r3, r3, r2
 800b2c4:	18ed      	addgt	r5, r5, r3
 800b2c6:	2600      	movs	r6, #0
 800b2c8:	341a      	adds	r4, #26
 800b2ca:	42b5      	cmp	r5, r6
 800b2cc:	d11a      	bne.n	800b304 <_printf_common+0xc8>
 800b2ce:	2000      	movs	r0, #0
 800b2d0:	e008      	b.n	800b2e4 <_printf_common+0xa8>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	4652      	mov	r2, sl
 800b2d6:	4649      	mov	r1, r9
 800b2d8:	4638      	mov	r0, r7
 800b2da:	47c0      	blx	r8
 800b2dc:	3001      	adds	r0, #1
 800b2de:	d103      	bne.n	800b2e8 <_printf_common+0xac>
 800b2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2e8:	3501      	adds	r5, #1
 800b2ea:	e7c6      	b.n	800b27a <_printf_common+0x3e>
 800b2ec:	18e1      	adds	r1, r4, r3
 800b2ee:	1c5a      	adds	r2, r3, #1
 800b2f0:	2030      	movs	r0, #48	; 0x30
 800b2f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2f6:	4422      	add	r2, r4
 800b2f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b2fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b300:	3302      	adds	r3, #2
 800b302:	e7c7      	b.n	800b294 <_printf_common+0x58>
 800b304:	2301      	movs	r3, #1
 800b306:	4622      	mov	r2, r4
 800b308:	4649      	mov	r1, r9
 800b30a:	4638      	mov	r0, r7
 800b30c:	47c0      	blx	r8
 800b30e:	3001      	adds	r0, #1
 800b310:	d0e6      	beq.n	800b2e0 <_printf_common+0xa4>
 800b312:	3601      	adds	r6, #1
 800b314:	e7d9      	b.n	800b2ca <_printf_common+0x8e>
	...

0800b318 <_printf_i>:
 800b318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b31c:	7e0f      	ldrb	r7, [r1, #24]
 800b31e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b320:	2f78      	cmp	r7, #120	; 0x78
 800b322:	4691      	mov	r9, r2
 800b324:	4680      	mov	r8, r0
 800b326:	460c      	mov	r4, r1
 800b328:	469a      	mov	sl, r3
 800b32a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b32e:	d807      	bhi.n	800b340 <_printf_i+0x28>
 800b330:	2f62      	cmp	r7, #98	; 0x62
 800b332:	d80a      	bhi.n	800b34a <_printf_i+0x32>
 800b334:	2f00      	cmp	r7, #0
 800b336:	f000 80d8 	beq.w	800b4ea <_printf_i+0x1d2>
 800b33a:	2f58      	cmp	r7, #88	; 0x58
 800b33c:	f000 80a3 	beq.w	800b486 <_printf_i+0x16e>
 800b340:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b344:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b348:	e03a      	b.n	800b3c0 <_printf_i+0xa8>
 800b34a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b34e:	2b15      	cmp	r3, #21
 800b350:	d8f6      	bhi.n	800b340 <_printf_i+0x28>
 800b352:	a101      	add	r1, pc, #4	; (adr r1, 800b358 <_printf_i+0x40>)
 800b354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b358:	0800b3b1 	.word	0x0800b3b1
 800b35c:	0800b3c5 	.word	0x0800b3c5
 800b360:	0800b341 	.word	0x0800b341
 800b364:	0800b341 	.word	0x0800b341
 800b368:	0800b341 	.word	0x0800b341
 800b36c:	0800b341 	.word	0x0800b341
 800b370:	0800b3c5 	.word	0x0800b3c5
 800b374:	0800b341 	.word	0x0800b341
 800b378:	0800b341 	.word	0x0800b341
 800b37c:	0800b341 	.word	0x0800b341
 800b380:	0800b341 	.word	0x0800b341
 800b384:	0800b4d1 	.word	0x0800b4d1
 800b388:	0800b3f5 	.word	0x0800b3f5
 800b38c:	0800b4b3 	.word	0x0800b4b3
 800b390:	0800b341 	.word	0x0800b341
 800b394:	0800b341 	.word	0x0800b341
 800b398:	0800b4f3 	.word	0x0800b4f3
 800b39c:	0800b341 	.word	0x0800b341
 800b3a0:	0800b3f5 	.word	0x0800b3f5
 800b3a4:	0800b341 	.word	0x0800b341
 800b3a8:	0800b341 	.word	0x0800b341
 800b3ac:	0800b4bb 	.word	0x0800b4bb
 800b3b0:	682b      	ldr	r3, [r5, #0]
 800b3b2:	1d1a      	adds	r2, r3, #4
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	602a      	str	r2, [r5, #0]
 800b3b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b3bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	e0a3      	b.n	800b50c <_printf_i+0x1f4>
 800b3c4:	6820      	ldr	r0, [r4, #0]
 800b3c6:	6829      	ldr	r1, [r5, #0]
 800b3c8:	0606      	lsls	r6, r0, #24
 800b3ca:	f101 0304 	add.w	r3, r1, #4
 800b3ce:	d50a      	bpl.n	800b3e6 <_printf_i+0xce>
 800b3d0:	680e      	ldr	r6, [r1, #0]
 800b3d2:	602b      	str	r3, [r5, #0]
 800b3d4:	2e00      	cmp	r6, #0
 800b3d6:	da03      	bge.n	800b3e0 <_printf_i+0xc8>
 800b3d8:	232d      	movs	r3, #45	; 0x2d
 800b3da:	4276      	negs	r6, r6
 800b3dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3e0:	485e      	ldr	r0, [pc, #376]	; (800b55c <_printf_i+0x244>)
 800b3e2:	230a      	movs	r3, #10
 800b3e4:	e019      	b.n	800b41a <_printf_i+0x102>
 800b3e6:	680e      	ldr	r6, [r1, #0]
 800b3e8:	602b      	str	r3, [r5, #0]
 800b3ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b3ee:	bf18      	it	ne
 800b3f0:	b236      	sxthne	r6, r6
 800b3f2:	e7ef      	b.n	800b3d4 <_printf_i+0xbc>
 800b3f4:	682b      	ldr	r3, [r5, #0]
 800b3f6:	6820      	ldr	r0, [r4, #0]
 800b3f8:	1d19      	adds	r1, r3, #4
 800b3fa:	6029      	str	r1, [r5, #0]
 800b3fc:	0601      	lsls	r1, r0, #24
 800b3fe:	d501      	bpl.n	800b404 <_printf_i+0xec>
 800b400:	681e      	ldr	r6, [r3, #0]
 800b402:	e002      	b.n	800b40a <_printf_i+0xf2>
 800b404:	0646      	lsls	r6, r0, #25
 800b406:	d5fb      	bpl.n	800b400 <_printf_i+0xe8>
 800b408:	881e      	ldrh	r6, [r3, #0]
 800b40a:	4854      	ldr	r0, [pc, #336]	; (800b55c <_printf_i+0x244>)
 800b40c:	2f6f      	cmp	r7, #111	; 0x6f
 800b40e:	bf0c      	ite	eq
 800b410:	2308      	moveq	r3, #8
 800b412:	230a      	movne	r3, #10
 800b414:	2100      	movs	r1, #0
 800b416:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b41a:	6865      	ldr	r5, [r4, #4]
 800b41c:	60a5      	str	r5, [r4, #8]
 800b41e:	2d00      	cmp	r5, #0
 800b420:	bfa2      	ittt	ge
 800b422:	6821      	ldrge	r1, [r4, #0]
 800b424:	f021 0104 	bicge.w	r1, r1, #4
 800b428:	6021      	strge	r1, [r4, #0]
 800b42a:	b90e      	cbnz	r6, 800b430 <_printf_i+0x118>
 800b42c:	2d00      	cmp	r5, #0
 800b42e:	d04d      	beq.n	800b4cc <_printf_i+0x1b4>
 800b430:	4615      	mov	r5, r2
 800b432:	fbb6 f1f3 	udiv	r1, r6, r3
 800b436:	fb03 6711 	mls	r7, r3, r1, r6
 800b43a:	5dc7      	ldrb	r7, [r0, r7]
 800b43c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b440:	4637      	mov	r7, r6
 800b442:	42bb      	cmp	r3, r7
 800b444:	460e      	mov	r6, r1
 800b446:	d9f4      	bls.n	800b432 <_printf_i+0x11a>
 800b448:	2b08      	cmp	r3, #8
 800b44a:	d10b      	bne.n	800b464 <_printf_i+0x14c>
 800b44c:	6823      	ldr	r3, [r4, #0]
 800b44e:	07de      	lsls	r6, r3, #31
 800b450:	d508      	bpl.n	800b464 <_printf_i+0x14c>
 800b452:	6923      	ldr	r3, [r4, #16]
 800b454:	6861      	ldr	r1, [r4, #4]
 800b456:	4299      	cmp	r1, r3
 800b458:	bfde      	ittt	le
 800b45a:	2330      	movle	r3, #48	; 0x30
 800b45c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b460:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b464:	1b52      	subs	r2, r2, r5
 800b466:	6122      	str	r2, [r4, #16]
 800b468:	f8cd a000 	str.w	sl, [sp]
 800b46c:	464b      	mov	r3, r9
 800b46e:	aa03      	add	r2, sp, #12
 800b470:	4621      	mov	r1, r4
 800b472:	4640      	mov	r0, r8
 800b474:	f7ff fee2 	bl	800b23c <_printf_common>
 800b478:	3001      	adds	r0, #1
 800b47a:	d14c      	bne.n	800b516 <_printf_i+0x1fe>
 800b47c:	f04f 30ff 	mov.w	r0, #4294967295
 800b480:	b004      	add	sp, #16
 800b482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b486:	4835      	ldr	r0, [pc, #212]	; (800b55c <_printf_i+0x244>)
 800b488:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b48c:	6829      	ldr	r1, [r5, #0]
 800b48e:	6823      	ldr	r3, [r4, #0]
 800b490:	f851 6b04 	ldr.w	r6, [r1], #4
 800b494:	6029      	str	r1, [r5, #0]
 800b496:	061d      	lsls	r5, r3, #24
 800b498:	d514      	bpl.n	800b4c4 <_printf_i+0x1ac>
 800b49a:	07df      	lsls	r7, r3, #31
 800b49c:	bf44      	itt	mi
 800b49e:	f043 0320 	orrmi.w	r3, r3, #32
 800b4a2:	6023      	strmi	r3, [r4, #0]
 800b4a4:	b91e      	cbnz	r6, 800b4ae <_printf_i+0x196>
 800b4a6:	6823      	ldr	r3, [r4, #0]
 800b4a8:	f023 0320 	bic.w	r3, r3, #32
 800b4ac:	6023      	str	r3, [r4, #0]
 800b4ae:	2310      	movs	r3, #16
 800b4b0:	e7b0      	b.n	800b414 <_printf_i+0xfc>
 800b4b2:	6823      	ldr	r3, [r4, #0]
 800b4b4:	f043 0320 	orr.w	r3, r3, #32
 800b4b8:	6023      	str	r3, [r4, #0]
 800b4ba:	2378      	movs	r3, #120	; 0x78
 800b4bc:	4828      	ldr	r0, [pc, #160]	; (800b560 <_printf_i+0x248>)
 800b4be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b4c2:	e7e3      	b.n	800b48c <_printf_i+0x174>
 800b4c4:	0659      	lsls	r1, r3, #25
 800b4c6:	bf48      	it	mi
 800b4c8:	b2b6      	uxthmi	r6, r6
 800b4ca:	e7e6      	b.n	800b49a <_printf_i+0x182>
 800b4cc:	4615      	mov	r5, r2
 800b4ce:	e7bb      	b.n	800b448 <_printf_i+0x130>
 800b4d0:	682b      	ldr	r3, [r5, #0]
 800b4d2:	6826      	ldr	r6, [r4, #0]
 800b4d4:	6961      	ldr	r1, [r4, #20]
 800b4d6:	1d18      	adds	r0, r3, #4
 800b4d8:	6028      	str	r0, [r5, #0]
 800b4da:	0635      	lsls	r5, r6, #24
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	d501      	bpl.n	800b4e4 <_printf_i+0x1cc>
 800b4e0:	6019      	str	r1, [r3, #0]
 800b4e2:	e002      	b.n	800b4ea <_printf_i+0x1d2>
 800b4e4:	0670      	lsls	r0, r6, #25
 800b4e6:	d5fb      	bpl.n	800b4e0 <_printf_i+0x1c8>
 800b4e8:	8019      	strh	r1, [r3, #0]
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	6123      	str	r3, [r4, #16]
 800b4ee:	4615      	mov	r5, r2
 800b4f0:	e7ba      	b.n	800b468 <_printf_i+0x150>
 800b4f2:	682b      	ldr	r3, [r5, #0]
 800b4f4:	1d1a      	adds	r2, r3, #4
 800b4f6:	602a      	str	r2, [r5, #0]
 800b4f8:	681d      	ldr	r5, [r3, #0]
 800b4fa:	6862      	ldr	r2, [r4, #4]
 800b4fc:	2100      	movs	r1, #0
 800b4fe:	4628      	mov	r0, r5
 800b500:	f7f4 fe6e 	bl	80001e0 <memchr>
 800b504:	b108      	cbz	r0, 800b50a <_printf_i+0x1f2>
 800b506:	1b40      	subs	r0, r0, r5
 800b508:	6060      	str	r0, [r4, #4]
 800b50a:	6863      	ldr	r3, [r4, #4]
 800b50c:	6123      	str	r3, [r4, #16]
 800b50e:	2300      	movs	r3, #0
 800b510:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b514:	e7a8      	b.n	800b468 <_printf_i+0x150>
 800b516:	6923      	ldr	r3, [r4, #16]
 800b518:	462a      	mov	r2, r5
 800b51a:	4649      	mov	r1, r9
 800b51c:	4640      	mov	r0, r8
 800b51e:	47d0      	blx	sl
 800b520:	3001      	adds	r0, #1
 800b522:	d0ab      	beq.n	800b47c <_printf_i+0x164>
 800b524:	6823      	ldr	r3, [r4, #0]
 800b526:	079b      	lsls	r3, r3, #30
 800b528:	d413      	bmi.n	800b552 <_printf_i+0x23a>
 800b52a:	68e0      	ldr	r0, [r4, #12]
 800b52c:	9b03      	ldr	r3, [sp, #12]
 800b52e:	4298      	cmp	r0, r3
 800b530:	bfb8      	it	lt
 800b532:	4618      	movlt	r0, r3
 800b534:	e7a4      	b.n	800b480 <_printf_i+0x168>
 800b536:	2301      	movs	r3, #1
 800b538:	4632      	mov	r2, r6
 800b53a:	4649      	mov	r1, r9
 800b53c:	4640      	mov	r0, r8
 800b53e:	47d0      	blx	sl
 800b540:	3001      	adds	r0, #1
 800b542:	d09b      	beq.n	800b47c <_printf_i+0x164>
 800b544:	3501      	adds	r5, #1
 800b546:	68e3      	ldr	r3, [r4, #12]
 800b548:	9903      	ldr	r1, [sp, #12]
 800b54a:	1a5b      	subs	r3, r3, r1
 800b54c:	42ab      	cmp	r3, r5
 800b54e:	dcf2      	bgt.n	800b536 <_printf_i+0x21e>
 800b550:	e7eb      	b.n	800b52a <_printf_i+0x212>
 800b552:	2500      	movs	r5, #0
 800b554:	f104 0619 	add.w	r6, r4, #25
 800b558:	e7f5      	b.n	800b546 <_printf_i+0x22e>
 800b55a:	bf00      	nop
 800b55c:	0800f953 	.word	0x0800f953
 800b560:	0800f964 	.word	0x0800f964

0800b564 <_scanf_float>:
 800b564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b568:	b087      	sub	sp, #28
 800b56a:	4617      	mov	r7, r2
 800b56c:	9303      	str	r3, [sp, #12]
 800b56e:	688b      	ldr	r3, [r1, #8]
 800b570:	1e5a      	subs	r2, r3, #1
 800b572:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b576:	bf83      	ittte	hi
 800b578:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b57c:	195b      	addhi	r3, r3, r5
 800b57e:	9302      	strhi	r3, [sp, #8]
 800b580:	2300      	movls	r3, #0
 800b582:	bf86      	itte	hi
 800b584:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b588:	608b      	strhi	r3, [r1, #8]
 800b58a:	9302      	strls	r3, [sp, #8]
 800b58c:	680b      	ldr	r3, [r1, #0]
 800b58e:	468b      	mov	fp, r1
 800b590:	2500      	movs	r5, #0
 800b592:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b596:	f84b 3b1c 	str.w	r3, [fp], #28
 800b59a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b59e:	4680      	mov	r8, r0
 800b5a0:	460c      	mov	r4, r1
 800b5a2:	465e      	mov	r6, fp
 800b5a4:	46aa      	mov	sl, r5
 800b5a6:	46a9      	mov	r9, r5
 800b5a8:	9501      	str	r5, [sp, #4]
 800b5aa:	68a2      	ldr	r2, [r4, #8]
 800b5ac:	b152      	cbz	r2, 800b5c4 <_scanf_float+0x60>
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	781b      	ldrb	r3, [r3, #0]
 800b5b2:	2b4e      	cmp	r3, #78	; 0x4e
 800b5b4:	d864      	bhi.n	800b680 <_scanf_float+0x11c>
 800b5b6:	2b40      	cmp	r3, #64	; 0x40
 800b5b8:	d83c      	bhi.n	800b634 <_scanf_float+0xd0>
 800b5ba:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b5be:	b2c8      	uxtb	r0, r1
 800b5c0:	280e      	cmp	r0, #14
 800b5c2:	d93a      	bls.n	800b63a <_scanf_float+0xd6>
 800b5c4:	f1b9 0f00 	cmp.w	r9, #0
 800b5c8:	d003      	beq.n	800b5d2 <_scanf_float+0x6e>
 800b5ca:	6823      	ldr	r3, [r4, #0]
 800b5cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b5d0:	6023      	str	r3, [r4, #0]
 800b5d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b5d6:	f1ba 0f01 	cmp.w	sl, #1
 800b5da:	f200 8113 	bhi.w	800b804 <_scanf_float+0x2a0>
 800b5de:	455e      	cmp	r6, fp
 800b5e0:	f200 8105 	bhi.w	800b7ee <_scanf_float+0x28a>
 800b5e4:	2501      	movs	r5, #1
 800b5e6:	4628      	mov	r0, r5
 800b5e8:	b007      	add	sp, #28
 800b5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ee:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b5f2:	2a0d      	cmp	r2, #13
 800b5f4:	d8e6      	bhi.n	800b5c4 <_scanf_float+0x60>
 800b5f6:	a101      	add	r1, pc, #4	; (adr r1, 800b5fc <_scanf_float+0x98>)
 800b5f8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b5fc:	0800b73b 	.word	0x0800b73b
 800b600:	0800b5c5 	.word	0x0800b5c5
 800b604:	0800b5c5 	.word	0x0800b5c5
 800b608:	0800b5c5 	.word	0x0800b5c5
 800b60c:	0800b79b 	.word	0x0800b79b
 800b610:	0800b773 	.word	0x0800b773
 800b614:	0800b5c5 	.word	0x0800b5c5
 800b618:	0800b5c5 	.word	0x0800b5c5
 800b61c:	0800b749 	.word	0x0800b749
 800b620:	0800b5c5 	.word	0x0800b5c5
 800b624:	0800b5c5 	.word	0x0800b5c5
 800b628:	0800b5c5 	.word	0x0800b5c5
 800b62c:	0800b5c5 	.word	0x0800b5c5
 800b630:	0800b701 	.word	0x0800b701
 800b634:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b638:	e7db      	b.n	800b5f2 <_scanf_float+0x8e>
 800b63a:	290e      	cmp	r1, #14
 800b63c:	d8c2      	bhi.n	800b5c4 <_scanf_float+0x60>
 800b63e:	a001      	add	r0, pc, #4	; (adr r0, 800b644 <_scanf_float+0xe0>)
 800b640:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b644:	0800b6f3 	.word	0x0800b6f3
 800b648:	0800b5c5 	.word	0x0800b5c5
 800b64c:	0800b6f3 	.word	0x0800b6f3
 800b650:	0800b787 	.word	0x0800b787
 800b654:	0800b5c5 	.word	0x0800b5c5
 800b658:	0800b6a1 	.word	0x0800b6a1
 800b65c:	0800b6dd 	.word	0x0800b6dd
 800b660:	0800b6dd 	.word	0x0800b6dd
 800b664:	0800b6dd 	.word	0x0800b6dd
 800b668:	0800b6dd 	.word	0x0800b6dd
 800b66c:	0800b6dd 	.word	0x0800b6dd
 800b670:	0800b6dd 	.word	0x0800b6dd
 800b674:	0800b6dd 	.word	0x0800b6dd
 800b678:	0800b6dd 	.word	0x0800b6dd
 800b67c:	0800b6dd 	.word	0x0800b6dd
 800b680:	2b6e      	cmp	r3, #110	; 0x6e
 800b682:	d809      	bhi.n	800b698 <_scanf_float+0x134>
 800b684:	2b60      	cmp	r3, #96	; 0x60
 800b686:	d8b2      	bhi.n	800b5ee <_scanf_float+0x8a>
 800b688:	2b54      	cmp	r3, #84	; 0x54
 800b68a:	d077      	beq.n	800b77c <_scanf_float+0x218>
 800b68c:	2b59      	cmp	r3, #89	; 0x59
 800b68e:	d199      	bne.n	800b5c4 <_scanf_float+0x60>
 800b690:	2d07      	cmp	r5, #7
 800b692:	d197      	bne.n	800b5c4 <_scanf_float+0x60>
 800b694:	2508      	movs	r5, #8
 800b696:	e029      	b.n	800b6ec <_scanf_float+0x188>
 800b698:	2b74      	cmp	r3, #116	; 0x74
 800b69a:	d06f      	beq.n	800b77c <_scanf_float+0x218>
 800b69c:	2b79      	cmp	r3, #121	; 0x79
 800b69e:	e7f6      	b.n	800b68e <_scanf_float+0x12a>
 800b6a0:	6821      	ldr	r1, [r4, #0]
 800b6a2:	05c8      	lsls	r0, r1, #23
 800b6a4:	d51a      	bpl.n	800b6dc <_scanf_float+0x178>
 800b6a6:	9b02      	ldr	r3, [sp, #8]
 800b6a8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b6ac:	6021      	str	r1, [r4, #0]
 800b6ae:	f109 0901 	add.w	r9, r9, #1
 800b6b2:	b11b      	cbz	r3, 800b6bc <_scanf_float+0x158>
 800b6b4:	3b01      	subs	r3, #1
 800b6b6:	3201      	adds	r2, #1
 800b6b8:	9302      	str	r3, [sp, #8]
 800b6ba:	60a2      	str	r2, [r4, #8]
 800b6bc:	68a3      	ldr	r3, [r4, #8]
 800b6be:	3b01      	subs	r3, #1
 800b6c0:	60a3      	str	r3, [r4, #8]
 800b6c2:	6923      	ldr	r3, [r4, #16]
 800b6c4:	3301      	adds	r3, #1
 800b6c6:	6123      	str	r3, [r4, #16]
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	3b01      	subs	r3, #1
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	607b      	str	r3, [r7, #4]
 800b6d0:	f340 8084 	ble.w	800b7dc <_scanf_float+0x278>
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	3301      	adds	r3, #1
 800b6d8:	603b      	str	r3, [r7, #0]
 800b6da:	e766      	b.n	800b5aa <_scanf_float+0x46>
 800b6dc:	eb1a 0f05 	cmn.w	sl, r5
 800b6e0:	f47f af70 	bne.w	800b5c4 <_scanf_float+0x60>
 800b6e4:	6822      	ldr	r2, [r4, #0]
 800b6e6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800b6ea:	6022      	str	r2, [r4, #0]
 800b6ec:	f806 3b01 	strb.w	r3, [r6], #1
 800b6f0:	e7e4      	b.n	800b6bc <_scanf_float+0x158>
 800b6f2:	6822      	ldr	r2, [r4, #0]
 800b6f4:	0610      	lsls	r0, r2, #24
 800b6f6:	f57f af65 	bpl.w	800b5c4 <_scanf_float+0x60>
 800b6fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b6fe:	e7f4      	b.n	800b6ea <_scanf_float+0x186>
 800b700:	f1ba 0f00 	cmp.w	sl, #0
 800b704:	d10e      	bne.n	800b724 <_scanf_float+0x1c0>
 800b706:	f1b9 0f00 	cmp.w	r9, #0
 800b70a:	d10e      	bne.n	800b72a <_scanf_float+0x1c6>
 800b70c:	6822      	ldr	r2, [r4, #0]
 800b70e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b712:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b716:	d108      	bne.n	800b72a <_scanf_float+0x1c6>
 800b718:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b71c:	6022      	str	r2, [r4, #0]
 800b71e:	f04f 0a01 	mov.w	sl, #1
 800b722:	e7e3      	b.n	800b6ec <_scanf_float+0x188>
 800b724:	f1ba 0f02 	cmp.w	sl, #2
 800b728:	d055      	beq.n	800b7d6 <_scanf_float+0x272>
 800b72a:	2d01      	cmp	r5, #1
 800b72c:	d002      	beq.n	800b734 <_scanf_float+0x1d0>
 800b72e:	2d04      	cmp	r5, #4
 800b730:	f47f af48 	bne.w	800b5c4 <_scanf_float+0x60>
 800b734:	3501      	adds	r5, #1
 800b736:	b2ed      	uxtb	r5, r5
 800b738:	e7d8      	b.n	800b6ec <_scanf_float+0x188>
 800b73a:	f1ba 0f01 	cmp.w	sl, #1
 800b73e:	f47f af41 	bne.w	800b5c4 <_scanf_float+0x60>
 800b742:	f04f 0a02 	mov.w	sl, #2
 800b746:	e7d1      	b.n	800b6ec <_scanf_float+0x188>
 800b748:	b97d      	cbnz	r5, 800b76a <_scanf_float+0x206>
 800b74a:	f1b9 0f00 	cmp.w	r9, #0
 800b74e:	f47f af3c 	bne.w	800b5ca <_scanf_float+0x66>
 800b752:	6822      	ldr	r2, [r4, #0]
 800b754:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b758:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b75c:	f47f af39 	bne.w	800b5d2 <_scanf_float+0x6e>
 800b760:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b764:	6022      	str	r2, [r4, #0]
 800b766:	2501      	movs	r5, #1
 800b768:	e7c0      	b.n	800b6ec <_scanf_float+0x188>
 800b76a:	2d03      	cmp	r5, #3
 800b76c:	d0e2      	beq.n	800b734 <_scanf_float+0x1d0>
 800b76e:	2d05      	cmp	r5, #5
 800b770:	e7de      	b.n	800b730 <_scanf_float+0x1cc>
 800b772:	2d02      	cmp	r5, #2
 800b774:	f47f af26 	bne.w	800b5c4 <_scanf_float+0x60>
 800b778:	2503      	movs	r5, #3
 800b77a:	e7b7      	b.n	800b6ec <_scanf_float+0x188>
 800b77c:	2d06      	cmp	r5, #6
 800b77e:	f47f af21 	bne.w	800b5c4 <_scanf_float+0x60>
 800b782:	2507      	movs	r5, #7
 800b784:	e7b2      	b.n	800b6ec <_scanf_float+0x188>
 800b786:	6822      	ldr	r2, [r4, #0]
 800b788:	0591      	lsls	r1, r2, #22
 800b78a:	f57f af1b 	bpl.w	800b5c4 <_scanf_float+0x60>
 800b78e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b792:	6022      	str	r2, [r4, #0]
 800b794:	f8cd 9004 	str.w	r9, [sp, #4]
 800b798:	e7a8      	b.n	800b6ec <_scanf_float+0x188>
 800b79a:	6822      	ldr	r2, [r4, #0]
 800b79c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b7a0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b7a4:	d006      	beq.n	800b7b4 <_scanf_float+0x250>
 800b7a6:	0550      	lsls	r0, r2, #21
 800b7a8:	f57f af0c 	bpl.w	800b5c4 <_scanf_float+0x60>
 800b7ac:	f1b9 0f00 	cmp.w	r9, #0
 800b7b0:	f43f af0f 	beq.w	800b5d2 <_scanf_float+0x6e>
 800b7b4:	0591      	lsls	r1, r2, #22
 800b7b6:	bf58      	it	pl
 800b7b8:	9901      	ldrpl	r1, [sp, #4]
 800b7ba:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b7be:	bf58      	it	pl
 800b7c0:	eba9 0101 	subpl.w	r1, r9, r1
 800b7c4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b7c8:	bf58      	it	pl
 800b7ca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b7ce:	6022      	str	r2, [r4, #0]
 800b7d0:	f04f 0900 	mov.w	r9, #0
 800b7d4:	e78a      	b.n	800b6ec <_scanf_float+0x188>
 800b7d6:	f04f 0a03 	mov.w	sl, #3
 800b7da:	e787      	b.n	800b6ec <_scanf_float+0x188>
 800b7dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b7e0:	4639      	mov	r1, r7
 800b7e2:	4640      	mov	r0, r8
 800b7e4:	4798      	blx	r3
 800b7e6:	2800      	cmp	r0, #0
 800b7e8:	f43f aedf 	beq.w	800b5aa <_scanf_float+0x46>
 800b7ec:	e6ea      	b.n	800b5c4 <_scanf_float+0x60>
 800b7ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b7f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b7f6:	463a      	mov	r2, r7
 800b7f8:	4640      	mov	r0, r8
 800b7fa:	4798      	blx	r3
 800b7fc:	6923      	ldr	r3, [r4, #16]
 800b7fe:	3b01      	subs	r3, #1
 800b800:	6123      	str	r3, [r4, #16]
 800b802:	e6ec      	b.n	800b5de <_scanf_float+0x7a>
 800b804:	1e6b      	subs	r3, r5, #1
 800b806:	2b06      	cmp	r3, #6
 800b808:	d825      	bhi.n	800b856 <_scanf_float+0x2f2>
 800b80a:	2d02      	cmp	r5, #2
 800b80c:	d836      	bhi.n	800b87c <_scanf_float+0x318>
 800b80e:	455e      	cmp	r6, fp
 800b810:	f67f aee8 	bls.w	800b5e4 <_scanf_float+0x80>
 800b814:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b818:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b81c:	463a      	mov	r2, r7
 800b81e:	4640      	mov	r0, r8
 800b820:	4798      	blx	r3
 800b822:	6923      	ldr	r3, [r4, #16]
 800b824:	3b01      	subs	r3, #1
 800b826:	6123      	str	r3, [r4, #16]
 800b828:	e7f1      	b.n	800b80e <_scanf_float+0x2aa>
 800b82a:	9802      	ldr	r0, [sp, #8]
 800b82c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b830:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b834:	9002      	str	r0, [sp, #8]
 800b836:	463a      	mov	r2, r7
 800b838:	4640      	mov	r0, r8
 800b83a:	4798      	blx	r3
 800b83c:	6923      	ldr	r3, [r4, #16]
 800b83e:	3b01      	subs	r3, #1
 800b840:	6123      	str	r3, [r4, #16]
 800b842:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b846:	fa5f fa8a 	uxtb.w	sl, sl
 800b84a:	f1ba 0f02 	cmp.w	sl, #2
 800b84e:	d1ec      	bne.n	800b82a <_scanf_float+0x2c6>
 800b850:	3d03      	subs	r5, #3
 800b852:	b2ed      	uxtb	r5, r5
 800b854:	1b76      	subs	r6, r6, r5
 800b856:	6823      	ldr	r3, [r4, #0]
 800b858:	05da      	lsls	r2, r3, #23
 800b85a:	d52f      	bpl.n	800b8bc <_scanf_float+0x358>
 800b85c:	055b      	lsls	r3, r3, #21
 800b85e:	d510      	bpl.n	800b882 <_scanf_float+0x31e>
 800b860:	455e      	cmp	r6, fp
 800b862:	f67f aebf 	bls.w	800b5e4 <_scanf_float+0x80>
 800b866:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b86a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b86e:	463a      	mov	r2, r7
 800b870:	4640      	mov	r0, r8
 800b872:	4798      	blx	r3
 800b874:	6923      	ldr	r3, [r4, #16]
 800b876:	3b01      	subs	r3, #1
 800b878:	6123      	str	r3, [r4, #16]
 800b87a:	e7f1      	b.n	800b860 <_scanf_float+0x2fc>
 800b87c:	46aa      	mov	sl, r5
 800b87e:	9602      	str	r6, [sp, #8]
 800b880:	e7df      	b.n	800b842 <_scanf_float+0x2de>
 800b882:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b886:	6923      	ldr	r3, [r4, #16]
 800b888:	2965      	cmp	r1, #101	; 0x65
 800b88a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b88e:	f106 35ff 	add.w	r5, r6, #4294967295
 800b892:	6123      	str	r3, [r4, #16]
 800b894:	d00c      	beq.n	800b8b0 <_scanf_float+0x34c>
 800b896:	2945      	cmp	r1, #69	; 0x45
 800b898:	d00a      	beq.n	800b8b0 <_scanf_float+0x34c>
 800b89a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b89e:	463a      	mov	r2, r7
 800b8a0:	4640      	mov	r0, r8
 800b8a2:	4798      	blx	r3
 800b8a4:	6923      	ldr	r3, [r4, #16]
 800b8a6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b8aa:	3b01      	subs	r3, #1
 800b8ac:	1eb5      	subs	r5, r6, #2
 800b8ae:	6123      	str	r3, [r4, #16]
 800b8b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b8b4:	463a      	mov	r2, r7
 800b8b6:	4640      	mov	r0, r8
 800b8b8:	4798      	blx	r3
 800b8ba:	462e      	mov	r6, r5
 800b8bc:	6825      	ldr	r5, [r4, #0]
 800b8be:	f015 0510 	ands.w	r5, r5, #16
 800b8c2:	d159      	bne.n	800b978 <_scanf_float+0x414>
 800b8c4:	7035      	strb	r5, [r6, #0]
 800b8c6:	6823      	ldr	r3, [r4, #0]
 800b8c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b8cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b8d0:	d11b      	bne.n	800b90a <_scanf_float+0x3a6>
 800b8d2:	9b01      	ldr	r3, [sp, #4]
 800b8d4:	454b      	cmp	r3, r9
 800b8d6:	eba3 0209 	sub.w	r2, r3, r9
 800b8da:	d123      	bne.n	800b924 <_scanf_float+0x3c0>
 800b8dc:	2200      	movs	r2, #0
 800b8de:	4659      	mov	r1, fp
 800b8e0:	4640      	mov	r0, r8
 800b8e2:	f000 ff27 	bl	800c734 <_strtod_r>
 800b8e6:	6822      	ldr	r2, [r4, #0]
 800b8e8:	9b03      	ldr	r3, [sp, #12]
 800b8ea:	f012 0f02 	tst.w	r2, #2
 800b8ee:	ec57 6b10 	vmov	r6, r7, d0
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	d021      	beq.n	800b93a <_scanf_float+0x3d6>
 800b8f6:	9903      	ldr	r1, [sp, #12]
 800b8f8:	1d1a      	adds	r2, r3, #4
 800b8fa:	600a      	str	r2, [r1, #0]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	e9c3 6700 	strd	r6, r7, [r3]
 800b902:	68e3      	ldr	r3, [r4, #12]
 800b904:	3301      	adds	r3, #1
 800b906:	60e3      	str	r3, [r4, #12]
 800b908:	e66d      	b.n	800b5e6 <_scanf_float+0x82>
 800b90a:	9b04      	ldr	r3, [sp, #16]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d0e5      	beq.n	800b8dc <_scanf_float+0x378>
 800b910:	9905      	ldr	r1, [sp, #20]
 800b912:	230a      	movs	r3, #10
 800b914:	462a      	mov	r2, r5
 800b916:	3101      	adds	r1, #1
 800b918:	4640      	mov	r0, r8
 800b91a:	f000 ff93 	bl	800c844 <_strtol_r>
 800b91e:	9b04      	ldr	r3, [sp, #16]
 800b920:	9e05      	ldr	r6, [sp, #20]
 800b922:	1ac2      	subs	r2, r0, r3
 800b924:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b928:	429e      	cmp	r6, r3
 800b92a:	bf28      	it	cs
 800b92c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b930:	4912      	ldr	r1, [pc, #72]	; (800b97c <_scanf_float+0x418>)
 800b932:	4630      	mov	r0, r6
 800b934:	f000 f8ba 	bl	800baac <siprintf>
 800b938:	e7d0      	b.n	800b8dc <_scanf_float+0x378>
 800b93a:	9903      	ldr	r1, [sp, #12]
 800b93c:	f012 0f04 	tst.w	r2, #4
 800b940:	f103 0204 	add.w	r2, r3, #4
 800b944:	600a      	str	r2, [r1, #0]
 800b946:	d1d9      	bne.n	800b8fc <_scanf_float+0x398>
 800b948:	f8d3 8000 	ldr.w	r8, [r3]
 800b94c:	ee10 2a10 	vmov	r2, s0
 800b950:	ee10 0a10 	vmov	r0, s0
 800b954:	463b      	mov	r3, r7
 800b956:	4639      	mov	r1, r7
 800b958:	f7f5 f8e8 	bl	8000b2c <__aeabi_dcmpun>
 800b95c:	b128      	cbz	r0, 800b96a <_scanf_float+0x406>
 800b95e:	4808      	ldr	r0, [pc, #32]	; (800b980 <_scanf_float+0x41c>)
 800b960:	f000 f89e 	bl	800baa0 <nanf>
 800b964:	ed88 0a00 	vstr	s0, [r8]
 800b968:	e7cb      	b.n	800b902 <_scanf_float+0x39e>
 800b96a:	4630      	mov	r0, r6
 800b96c:	4639      	mov	r1, r7
 800b96e:	f7f5 f93b 	bl	8000be8 <__aeabi_d2f>
 800b972:	f8c8 0000 	str.w	r0, [r8]
 800b976:	e7c4      	b.n	800b902 <_scanf_float+0x39e>
 800b978:	2500      	movs	r5, #0
 800b97a:	e634      	b.n	800b5e6 <_scanf_float+0x82>
 800b97c:	0800f975 	.word	0x0800f975
 800b980:	0800f92b 	.word	0x0800f92b

0800b984 <iprintf>:
 800b984:	b40f      	push	{r0, r1, r2, r3}
 800b986:	4b0a      	ldr	r3, [pc, #40]	; (800b9b0 <iprintf+0x2c>)
 800b988:	b513      	push	{r0, r1, r4, lr}
 800b98a:	681c      	ldr	r4, [r3, #0]
 800b98c:	b124      	cbz	r4, 800b998 <iprintf+0x14>
 800b98e:	69a3      	ldr	r3, [r4, #24]
 800b990:	b913      	cbnz	r3, 800b998 <iprintf+0x14>
 800b992:	4620      	mov	r0, r4
 800b994:	f001 ffb4 	bl	800d900 <__sinit>
 800b998:	ab05      	add	r3, sp, #20
 800b99a:	9a04      	ldr	r2, [sp, #16]
 800b99c:	68a1      	ldr	r1, [r4, #8]
 800b99e:	9301      	str	r3, [sp, #4]
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	f7ff f845 	bl	800aa30 <_vfiprintf_r>
 800b9a6:	b002      	add	sp, #8
 800b9a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9ac:	b004      	add	sp, #16
 800b9ae:	4770      	bx	lr
 800b9b0:	20000018 	.word	0x20000018

0800b9b4 <_puts_r>:
 800b9b4:	b570      	push	{r4, r5, r6, lr}
 800b9b6:	460e      	mov	r6, r1
 800b9b8:	4605      	mov	r5, r0
 800b9ba:	b118      	cbz	r0, 800b9c4 <_puts_r+0x10>
 800b9bc:	6983      	ldr	r3, [r0, #24]
 800b9be:	b90b      	cbnz	r3, 800b9c4 <_puts_r+0x10>
 800b9c0:	f001 ff9e 	bl	800d900 <__sinit>
 800b9c4:	69ab      	ldr	r3, [r5, #24]
 800b9c6:	68ac      	ldr	r4, [r5, #8]
 800b9c8:	b913      	cbnz	r3, 800b9d0 <_puts_r+0x1c>
 800b9ca:	4628      	mov	r0, r5
 800b9cc:	f001 ff98 	bl	800d900 <__sinit>
 800b9d0:	4b2c      	ldr	r3, [pc, #176]	; (800ba84 <_puts_r+0xd0>)
 800b9d2:	429c      	cmp	r4, r3
 800b9d4:	d120      	bne.n	800ba18 <_puts_r+0x64>
 800b9d6:	686c      	ldr	r4, [r5, #4]
 800b9d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9da:	07db      	lsls	r3, r3, #31
 800b9dc:	d405      	bmi.n	800b9ea <_puts_r+0x36>
 800b9de:	89a3      	ldrh	r3, [r4, #12]
 800b9e0:	0598      	lsls	r0, r3, #22
 800b9e2:	d402      	bmi.n	800b9ea <_puts_r+0x36>
 800b9e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9e6:	f002 fb9c 	bl	800e122 <__retarget_lock_acquire_recursive>
 800b9ea:	89a3      	ldrh	r3, [r4, #12]
 800b9ec:	0719      	lsls	r1, r3, #28
 800b9ee:	d51d      	bpl.n	800ba2c <_puts_r+0x78>
 800b9f0:	6923      	ldr	r3, [r4, #16]
 800b9f2:	b1db      	cbz	r3, 800ba2c <_puts_r+0x78>
 800b9f4:	3e01      	subs	r6, #1
 800b9f6:	68a3      	ldr	r3, [r4, #8]
 800b9f8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b9fc:	3b01      	subs	r3, #1
 800b9fe:	60a3      	str	r3, [r4, #8]
 800ba00:	bb39      	cbnz	r1, 800ba52 <_puts_r+0x9e>
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	da38      	bge.n	800ba78 <_puts_r+0xc4>
 800ba06:	4622      	mov	r2, r4
 800ba08:	210a      	movs	r1, #10
 800ba0a:	4628      	mov	r0, r5
 800ba0c:	f000 ff1c 	bl	800c848 <__swbuf_r>
 800ba10:	3001      	adds	r0, #1
 800ba12:	d011      	beq.n	800ba38 <_puts_r+0x84>
 800ba14:	250a      	movs	r5, #10
 800ba16:	e011      	b.n	800ba3c <_puts_r+0x88>
 800ba18:	4b1b      	ldr	r3, [pc, #108]	; (800ba88 <_puts_r+0xd4>)
 800ba1a:	429c      	cmp	r4, r3
 800ba1c:	d101      	bne.n	800ba22 <_puts_r+0x6e>
 800ba1e:	68ac      	ldr	r4, [r5, #8]
 800ba20:	e7da      	b.n	800b9d8 <_puts_r+0x24>
 800ba22:	4b1a      	ldr	r3, [pc, #104]	; (800ba8c <_puts_r+0xd8>)
 800ba24:	429c      	cmp	r4, r3
 800ba26:	bf08      	it	eq
 800ba28:	68ec      	ldreq	r4, [r5, #12]
 800ba2a:	e7d5      	b.n	800b9d8 <_puts_r+0x24>
 800ba2c:	4621      	mov	r1, r4
 800ba2e:	4628      	mov	r0, r5
 800ba30:	f000 ff5c 	bl	800c8ec <__swsetup_r>
 800ba34:	2800      	cmp	r0, #0
 800ba36:	d0dd      	beq.n	800b9f4 <_puts_r+0x40>
 800ba38:	f04f 35ff 	mov.w	r5, #4294967295
 800ba3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba3e:	07da      	lsls	r2, r3, #31
 800ba40:	d405      	bmi.n	800ba4e <_puts_r+0x9a>
 800ba42:	89a3      	ldrh	r3, [r4, #12]
 800ba44:	059b      	lsls	r3, r3, #22
 800ba46:	d402      	bmi.n	800ba4e <_puts_r+0x9a>
 800ba48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba4a:	f002 fb6b 	bl	800e124 <__retarget_lock_release_recursive>
 800ba4e:	4628      	mov	r0, r5
 800ba50:	bd70      	pop	{r4, r5, r6, pc}
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	da04      	bge.n	800ba60 <_puts_r+0xac>
 800ba56:	69a2      	ldr	r2, [r4, #24]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	dc06      	bgt.n	800ba6a <_puts_r+0xb6>
 800ba5c:	290a      	cmp	r1, #10
 800ba5e:	d004      	beq.n	800ba6a <_puts_r+0xb6>
 800ba60:	6823      	ldr	r3, [r4, #0]
 800ba62:	1c5a      	adds	r2, r3, #1
 800ba64:	6022      	str	r2, [r4, #0]
 800ba66:	7019      	strb	r1, [r3, #0]
 800ba68:	e7c5      	b.n	800b9f6 <_puts_r+0x42>
 800ba6a:	4622      	mov	r2, r4
 800ba6c:	4628      	mov	r0, r5
 800ba6e:	f000 feeb 	bl	800c848 <__swbuf_r>
 800ba72:	3001      	adds	r0, #1
 800ba74:	d1bf      	bne.n	800b9f6 <_puts_r+0x42>
 800ba76:	e7df      	b.n	800ba38 <_puts_r+0x84>
 800ba78:	6823      	ldr	r3, [r4, #0]
 800ba7a:	250a      	movs	r5, #10
 800ba7c:	1c5a      	adds	r2, r3, #1
 800ba7e:	6022      	str	r2, [r4, #0]
 800ba80:	701d      	strb	r5, [r3, #0]
 800ba82:	e7db      	b.n	800ba3c <_puts_r+0x88>
 800ba84:	0800fb84 	.word	0x0800fb84
 800ba88:	0800fba4 	.word	0x0800fba4
 800ba8c:	0800fb64 	.word	0x0800fb64

0800ba90 <puts>:
 800ba90:	4b02      	ldr	r3, [pc, #8]	; (800ba9c <puts+0xc>)
 800ba92:	4601      	mov	r1, r0
 800ba94:	6818      	ldr	r0, [r3, #0]
 800ba96:	f7ff bf8d 	b.w	800b9b4 <_puts_r>
 800ba9a:	bf00      	nop
 800ba9c:	20000018 	.word	0x20000018

0800baa0 <nanf>:
 800baa0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800baa8 <nanf+0x8>
 800baa4:	4770      	bx	lr
 800baa6:	bf00      	nop
 800baa8:	7fc00000 	.word	0x7fc00000

0800baac <siprintf>:
 800baac:	b40e      	push	{r1, r2, r3}
 800baae:	b500      	push	{lr}
 800bab0:	b09c      	sub	sp, #112	; 0x70
 800bab2:	ab1d      	add	r3, sp, #116	; 0x74
 800bab4:	9002      	str	r0, [sp, #8]
 800bab6:	9006      	str	r0, [sp, #24]
 800bab8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800babc:	4809      	ldr	r0, [pc, #36]	; (800bae4 <siprintf+0x38>)
 800babe:	9107      	str	r1, [sp, #28]
 800bac0:	9104      	str	r1, [sp, #16]
 800bac2:	4909      	ldr	r1, [pc, #36]	; (800bae8 <siprintf+0x3c>)
 800bac4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bac8:	9105      	str	r1, [sp, #20]
 800baca:	6800      	ldr	r0, [r0, #0]
 800bacc:	9301      	str	r3, [sp, #4]
 800bace:	a902      	add	r1, sp, #8
 800bad0:	f003 fa04 	bl	800eedc <_svfiprintf_r>
 800bad4:	9b02      	ldr	r3, [sp, #8]
 800bad6:	2200      	movs	r2, #0
 800bad8:	701a      	strb	r2, [r3, #0]
 800bada:	b01c      	add	sp, #112	; 0x70
 800badc:	f85d eb04 	ldr.w	lr, [sp], #4
 800bae0:	b003      	add	sp, #12
 800bae2:	4770      	bx	lr
 800bae4:	20000018 	.word	0x20000018
 800bae8:	ffff0208 	.word	0xffff0208

0800baec <sulp>:
 800baec:	b570      	push	{r4, r5, r6, lr}
 800baee:	4604      	mov	r4, r0
 800baf0:	460d      	mov	r5, r1
 800baf2:	ec45 4b10 	vmov	d0, r4, r5
 800baf6:	4616      	mov	r6, r2
 800baf8:	f002 ff20 	bl	800e93c <__ulp>
 800bafc:	ec51 0b10 	vmov	r0, r1, d0
 800bb00:	b17e      	cbz	r6, 800bb22 <sulp+0x36>
 800bb02:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bb06:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	dd09      	ble.n	800bb22 <sulp+0x36>
 800bb0e:	051b      	lsls	r3, r3, #20
 800bb10:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bb14:	2400      	movs	r4, #0
 800bb16:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bb1a:	4622      	mov	r2, r4
 800bb1c:	462b      	mov	r3, r5
 800bb1e:	f7f4 fd6b 	bl	80005f8 <__aeabi_dmul>
 800bb22:	bd70      	pop	{r4, r5, r6, pc}
 800bb24:	0000      	movs	r0, r0
	...

0800bb28 <_strtod_l>:
 800bb28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb2c:	ed2d 8b02 	vpush	{d8}
 800bb30:	b09d      	sub	sp, #116	; 0x74
 800bb32:	461f      	mov	r7, r3
 800bb34:	2300      	movs	r3, #0
 800bb36:	9318      	str	r3, [sp, #96]	; 0x60
 800bb38:	4ba2      	ldr	r3, [pc, #648]	; (800bdc4 <_strtod_l+0x29c>)
 800bb3a:	9213      	str	r2, [sp, #76]	; 0x4c
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	9305      	str	r3, [sp, #20]
 800bb40:	4604      	mov	r4, r0
 800bb42:	4618      	mov	r0, r3
 800bb44:	4688      	mov	r8, r1
 800bb46:	f7f4 fb43 	bl	80001d0 <strlen>
 800bb4a:	f04f 0a00 	mov.w	sl, #0
 800bb4e:	4605      	mov	r5, r0
 800bb50:	f04f 0b00 	mov.w	fp, #0
 800bb54:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bb58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bb5a:	781a      	ldrb	r2, [r3, #0]
 800bb5c:	2a2b      	cmp	r2, #43	; 0x2b
 800bb5e:	d04e      	beq.n	800bbfe <_strtod_l+0xd6>
 800bb60:	d83b      	bhi.n	800bbda <_strtod_l+0xb2>
 800bb62:	2a0d      	cmp	r2, #13
 800bb64:	d834      	bhi.n	800bbd0 <_strtod_l+0xa8>
 800bb66:	2a08      	cmp	r2, #8
 800bb68:	d834      	bhi.n	800bbd4 <_strtod_l+0xac>
 800bb6a:	2a00      	cmp	r2, #0
 800bb6c:	d03e      	beq.n	800bbec <_strtod_l+0xc4>
 800bb6e:	2300      	movs	r3, #0
 800bb70:	930a      	str	r3, [sp, #40]	; 0x28
 800bb72:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800bb74:	7833      	ldrb	r3, [r6, #0]
 800bb76:	2b30      	cmp	r3, #48	; 0x30
 800bb78:	f040 80b0 	bne.w	800bcdc <_strtod_l+0x1b4>
 800bb7c:	7873      	ldrb	r3, [r6, #1]
 800bb7e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bb82:	2b58      	cmp	r3, #88	; 0x58
 800bb84:	d168      	bne.n	800bc58 <_strtod_l+0x130>
 800bb86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb88:	9301      	str	r3, [sp, #4]
 800bb8a:	ab18      	add	r3, sp, #96	; 0x60
 800bb8c:	9702      	str	r7, [sp, #8]
 800bb8e:	9300      	str	r3, [sp, #0]
 800bb90:	4a8d      	ldr	r2, [pc, #564]	; (800bdc8 <_strtod_l+0x2a0>)
 800bb92:	ab19      	add	r3, sp, #100	; 0x64
 800bb94:	a917      	add	r1, sp, #92	; 0x5c
 800bb96:	4620      	mov	r0, r4
 800bb98:	f001 ffb6 	bl	800db08 <__gethex>
 800bb9c:	f010 0707 	ands.w	r7, r0, #7
 800bba0:	4605      	mov	r5, r0
 800bba2:	d005      	beq.n	800bbb0 <_strtod_l+0x88>
 800bba4:	2f06      	cmp	r7, #6
 800bba6:	d12c      	bne.n	800bc02 <_strtod_l+0xda>
 800bba8:	3601      	adds	r6, #1
 800bbaa:	2300      	movs	r3, #0
 800bbac:	9617      	str	r6, [sp, #92]	; 0x5c
 800bbae:	930a      	str	r3, [sp, #40]	; 0x28
 800bbb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	f040 8590 	bne.w	800c6d8 <_strtod_l+0xbb0>
 800bbb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbba:	b1eb      	cbz	r3, 800bbf8 <_strtod_l+0xd0>
 800bbbc:	4652      	mov	r2, sl
 800bbbe:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bbc2:	ec43 2b10 	vmov	d0, r2, r3
 800bbc6:	b01d      	add	sp, #116	; 0x74
 800bbc8:	ecbd 8b02 	vpop	{d8}
 800bbcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbd0:	2a20      	cmp	r2, #32
 800bbd2:	d1cc      	bne.n	800bb6e <_strtod_l+0x46>
 800bbd4:	3301      	adds	r3, #1
 800bbd6:	9317      	str	r3, [sp, #92]	; 0x5c
 800bbd8:	e7be      	b.n	800bb58 <_strtod_l+0x30>
 800bbda:	2a2d      	cmp	r2, #45	; 0x2d
 800bbdc:	d1c7      	bne.n	800bb6e <_strtod_l+0x46>
 800bbde:	2201      	movs	r2, #1
 800bbe0:	920a      	str	r2, [sp, #40]	; 0x28
 800bbe2:	1c5a      	adds	r2, r3, #1
 800bbe4:	9217      	str	r2, [sp, #92]	; 0x5c
 800bbe6:	785b      	ldrb	r3, [r3, #1]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d1c2      	bne.n	800bb72 <_strtod_l+0x4a>
 800bbec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bbee:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	f040 856e 	bne.w	800c6d4 <_strtod_l+0xbac>
 800bbf8:	4652      	mov	r2, sl
 800bbfa:	465b      	mov	r3, fp
 800bbfc:	e7e1      	b.n	800bbc2 <_strtod_l+0x9a>
 800bbfe:	2200      	movs	r2, #0
 800bc00:	e7ee      	b.n	800bbe0 <_strtod_l+0xb8>
 800bc02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bc04:	b13a      	cbz	r2, 800bc16 <_strtod_l+0xee>
 800bc06:	2135      	movs	r1, #53	; 0x35
 800bc08:	a81a      	add	r0, sp, #104	; 0x68
 800bc0a:	f002 ffa2 	bl	800eb52 <__copybits>
 800bc0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bc10:	4620      	mov	r0, r4
 800bc12:	f002 fb61 	bl	800e2d8 <_Bfree>
 800bc16:	3f01      	subs	r7, #1
 800bc18:	2f04      	cmp	r7, #4
 800bc1a:	d806      	bhi.n	800bc2a <_strtod_l+0x102>
 800bc1c:	e8df f007 	tbb	[pc, r7]
 800bc20:	1714030a 	.word	0x1714030a
 800bc24:	0a          	.byte	0x0a
 800bc25:	00          	.byte	0x00
 800bc26:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800bc2a:	0728      	lsls	r0, r5, #28
 800bc2c:	d5c0      	bpl.n	800bbb0 <_strtod_l+0x88>
 800bc2e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800bc32:	e7bd      	b.n	800bbb0 <_strtod_l+0x88>
 800bc34:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800bc38:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bc3a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bc3e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bc42:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bc46:	e7f0      	b.n	800bc2a <_strtod_l+0x102>
 800bc48:	f8df b180 	ldr.w	fp, [pc, #384]	; 800bdcc <_strtod_l+0x2a4>
 800bc4c:	e7ed      	b.n	800bc2a <_strtod_l+0x102>
 800bc4e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800bc52:	f04f 3aff 	mov.w	sl, #4294967295
 800bc56:	e7e8      	b.n	800bc2a <_strtod_l+0x102>
 800bc58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bc5a:	1c5a      	adds	r2, r3, #1
 800bc5c:	9217      	str	r2, [sp, #92]	; 0x5c
 800bc5e:	785b      	ldrb	r3, [r3, #1]
 800bc60:	2b30      	cmp	r3, #48	; 0x30
 800bc62:	d0f9      	beq.n	800bc58 <_strtod_l+0x130>
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d0a3      	beq.n	800bbb0 <_strtod_l+0x88>
 800bc68:	2301      	movs	r3, #1
 800bc6a:	f04f 0900 	mov.w	r9, #0
 800bc6e:	9304      	str	r3, [sp, #16]
 800bc70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bc72:	9308      	str	r3, [sp, #32]
 800bc74:	f8cd 901c 	str.w	r9, [sp, #28]
 800bc78:	464f      	mov	r7, r9
 800bc7a:	220a      	movs	r2, #10
 800bc7c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800bc7e:	7806      	ldrb	r6, [r0, #0]
 800bc80:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800bc84:	b2d9      	uxtb	r1, r3
 800bc86:	2909      	cmp	r1, #9
 800bc88:	d92a      	bls.n	800bce0 <_strtod_l+0x1b8>
 800bc8a:	9905      	ldr	r1, [sp, #20]
 800bc8c:	462a      	mov	r2, r5
 800bc8e:	f003 fac6 	bl	800f21e <strncmp>
 800bc92:	b398      	cbz	r0, 800bcfc <_strtod_l+0x1d4>
 800bc94:	2000      	movs	r0, #0
 800bc96:	4632      	mov	r2, r6
 800bc98:	463d      	mov	r5, r7
 800bc9a:	9005      	str	r0, [sp, #20]
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	2a65      	cmp	r2, #101	; 0x65
 800bca0:	d001      	beq.n	800bca6 <_strtod_l+0x17e>
 800bca2:	2a45      	cmp	r2, #69	; 0x45
 800bca4:	d118      	bne.n	800bcd8 <_strtod_l+0x1b0>
 800bca6:	b91d      	cbnz	r5, 800bcb0 <_strtod_l+0x188>
 800bca8:	9a04      	ldr	r2, [sp, #16]
 800bcaa:	4302      	orrs	r2, r0
 800bcac:	d09e      	beq.n	800bbec <_strtod_l+0xc4>
 800bcae:	2500      	movs	r5, #0
 800bcb0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800bcb4:	f108 0201 	add.w	r2, r8, #1
 800bcb8:	9217      	str	r2, [sp, #92]	; 0x5c
 800bcba:	f898 2001 	ldrb.w	r2, [r8, #1]
 800bcbe:	2a2b      	cmp	r2, #43	; 0x2b
 800bcc0:	d075      	beq.n	800bdae <_strtod_l+0x286>
 800bcc2:	2a2d      	cmp	r2, #45	; 0x2d
 800bcc4:	d07b      	beq.n	800bdbe <_strtod_l+0x296>
 800bcc6:	f04f 0c00 	mov.w	ip, #0
 800bcca:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800bcce:	2909      	cmp	r1, #9
 800bcd0:	f240 8082 	bls.w	800bdd8 <_strtod_l+0x2b0>
 800bcd4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bcd8:	2600      	movs	r6, #0
 800bcda:	e09d      	b.n	800be18 <_strtod_l+0x2f0>
 800bcdc:	2300      	movs	r3, #0
 800bcde:	e7c4      	b.n	800bc6a <_strtod_l+0x142>
 800bce0:	2f08      	cmp	r7, #8
 800bce2:	bfd8      	it	le
 800bce4:	9907      	ldrle	r1, [sp, #28]
 800bce6:	f100 0001 	add.w	r0, r0, #1
 800bcea:	bfda      	itte	le
 800bcec:	fb02 3301 	mlale	r3, r2, r1, r3
 800bcf0:	9307      	strle	r3, [sp, #28]
 800bcf2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800bcf6:	3701      	adds	r7, #1
 800bcf8:	9017      	str	r0, [sp, #92]	; 0x5c
 800bcfa:	e7bf      	b.n	800bc7c <_strtod_l+0x154>
 800bcfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bcfe:	195a      	adds	r2, r3, r5
 800bd00:	9217      	str	r2, [sp, #92]	; 0x5c
 800bd02:	5d5a      	ldrb	r2, [r3, r5]
 800bd04:	2f00      	cmp	r7, #0
 800bd06:	d037      	beq.n	800bd78 <_strtod_l+0x250>
 800bd08:	9005      	str	r0, [sp, #20]
 800bd0a:	463d      	mov	r5, r7
 800bd0c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800bd10:	2b09      	cmp	r3, #9
 800bd12:	d912      	bls.n	800bd3a <_strtod_l+0x212>
 800bd14:	2301      	movs	r3, #1
 800bd16:	e7c2      	b.n	800bc9e <_strtod_l+0x176>
 800bd18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd1a:	1c5a      	adds	r2, r3, #1
 800bd1c:	9217      	str	r2, [sp, #92]	; 0x5c
 800bd1e:	785a      	ldrb	r2, [r3, #1]
 800bd20:	3001      	adds	r0, #1
 800bd22:	2a30      	cmp	r2, #48	; 0x30
 800bd24:	d0f8      	beq.n	800bd18 <_strtod_l+0x1f0>
 800bd26:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800bd2a:	2b08      	cmp	r3, #8
 800bd2c:	f200 84d9 	bhi.w	800c6e2 <_strtod_l+0xbba>
 800bd30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd32:	9005      	str	r0, [sp, #20]
 800bd34:	2000      	movs	r0, #0
 800bd36:	9308      	str	r3, [sp, #32]
 800bd38:	4605      	mov	r5, r0
 800bd3a:	3a30      	subs	r2, #48	; 0x30
 800bd3c:	f100 0301 	add.w	r3, r0, #1
 800bd40:	d014      	beq.n	800bd6c <_strtod_l+0x244>
 800bd42:	9905      	ldr	r1, [sp, #20]
 800bd44:	4419      	add	r1, r3
 800bd46:	9105      	str	r1, [sp, #20]
 800bd48:	462b      	mov	r3, r5
 800bd4a:	eb00 0e05 	add.w	lr, r0, r5
 800bd4e:	210a      	movs	r1, #10
 800bd50:	4573      	cmp	r3, lr
 800bd52:	d113      	bne.n	800bd7c <_strtod_l+0x254>
 800bd54:	182b      	adds	r3, r5, r0
 800bd56:	2b08      	cmp	r3, #8
 800bd58:	f105 0501 	add.w	r5, r5, #1
 800bd5c:	4405      	add	r5, r0
 800bd5e:	dc1c      	bgt.n	800bd9a <_strtod_l+0x272>
 800bd60:	9907      	ldr	r1, [sp, #28]
 800bd62:	230a      	movs	r3, #10
 800bd64:	fb03 2301 	mla	r3, r3, r1, r2
 800bd68:	9307      	str	r3, [sp, #28]
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bd6e:	1c51      	adds	r1, r2, #1
 800bd70:	9117      	str	r1, [sp, #92]	; 0x5c
 800bd72:	7852      	ldrb	r2, [r2, #1]
 800bd74:	4618      	mov	r0, r3
 800bd76:	e7c9      	b.n	800bd0c <_strtod_l+0x1e4>
 800bd78:	4638      	mov	r0, r7
 800bd7a:	e7d2      	b.n	800bd22 <_strtod_l+0x1fa>
 800bd7c:	2b08      	cmp	r3, #8
 800bd7e:	dc04      	bgt.n	800bd8a <_strtod_l+0x262>
 800bd80:	9e07      	ldr	r6, [sp, #28]
 800bd82:	434e      	muls	r6, r1
 800bd84:	9607      	str	r6, [sp, #28]
 800bd86:	3301      	adds	r3, #1
 800bd88:	e7e2      	b.n	800bd50 <_strtod_l+0x228>
 800bd8a:	f103 0c01 	add.w	ip, r3, #1
 800bd8e:	f1bc 0f10 	cmp.w	ip, #16
 800bd92:	bfd8      	it	le
 800bd94:	fb01 f909 	mulle.w	r9, r1, r9
 800bd98:	e7f5      	b.n	800bd86 <_strtod_l+0x25e>
 800bd9a:	2d10      	cmp	r5, #16
 800bd9c:	bfdc      	itt	le
 800bd9e:	230a      	movle	r3, #10
 800bda0:	fb03 2909 	mlale	r9, r3, r9, r2
 800bda4:	e7e1      	b.n	800bd6a <_strtod_l+0x242>
 800bda6:	2300      	movs	r3, #0
 800bda8:	9305      	str	r3, [sp, #20]
 800bdaa:	2301      	movs	r3, #1
 800bdac:	e77c      	b.n	800bca8 <_strtod_l+0x180>
 800bdae:	f04f 0c00 	mov.w	ip, #0
 800bdb2:	f108 0202 	add.w	r2, r8, #2
 800bdb6:	9217      	str	r2, [sp, #92]	; 0x5c
 800bdb8:	f898 2002 	ldrb.w	r2, [r8, #2]
 800bdbc:	e785      	b.n	800bcca <_strtod_l+0x1a2>
 800bdbe:	f04f 0c01 	mov.w	ip, #1
 800bdc2:	e7f6      	b.n	800bdb2 <_strtod_l+0x28a>
 800bdc4:	0800fc2c 	.word	0x0800fc2c
 800bdc8:	0800f97c 	.word	0x0800f97c
 800bdcc:	7ff00000 	.word	0x7ff00000
 800bdd0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bdd2:	1c51      	adds	r1, r2, #1
 800bdd4:	9117      	str	r1, [sp, #92]	; 0x5c
 800bdd6:	7852      	ldrb	r2, [r2, #1]
 800bdd8:	2a30      	cmp	r2, #48	; 0x30
 800bdda:	d0f9      	beq.n	800bdd0 <_strtod_l+0x2a8>
 800bddc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800bde0:	2908      	cmp	r1, #8
 800bde2:	f63f af79 	bhi.w	800bcd8 <_strtod_l+0x1b0>
 800bde6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800bdea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bdec:	9206      	str	r2, [sp, #24]
 800bdee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bdf0:	1c51      	adds	r1, r2, #1
 800bdf2:	9117      	str	r1, [sp, #92]	; 0x5c
 800bdf4:	7852      	ldrb	r2, [r2, #1]
 800bdf6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800bdfa:	2e09      	cmp	r6, #9
 800bdfc:	d937      	bls.n	800be6e <_strtod_l+0x346>
 800bdfe:	9e06      	ldr	r6, [sp, #24]
 800be00:	1b89      	subs	r1, r1, r6
 800be02:	2908      	cmp	r1, #8
 800be04:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800be08:	dc02      	bgt.n	800be10 <_strtod_l+0x2e8>
 800be0a:	4576      	cmp	r6, lr
 800be0c:	bfa8      	it	ge
 800be0e:	4676      	movge	r6, lr
 800be10:	f1bc 0f00 	cmp.w	ip, #0
 800be14:	d000      	beq.n	800be18 <_strtod_l+0x2f0>
 800be16:	4276      	negs	r6, r6
 800be18:	2d00      	cmp	r5, #0
 800be1a:	d14d      	bne.n	800beb8 <_strtod_l+0x390>
 800be1c:	9904      	ldr	r1, [sp, #16]
 800be1e:	4301      	orrs	r1, r0
 800be20:	f47f aec6 	bne.w	800bbb0 <_strtod_l+0x88>
 800be24:	2b00      	cmp	r3, #0
 800be26:	f47f aee1 	bne.w	800bbec <_strtod_l+0xc4>
 800be2a:	2a69      	cmp	r2, #105	; 0x69
 800be2c:	d027      	beq.n	800be7e <_strtod_l+0x356>
 800be2e:	dc24      	bgt.n	800be7a <_strtod_l+0x352>
 800be30:	2a49      	cmp	r2, #73	; 0x49
 800be32:	d024      	beq.n	800be7e <_strtod_l+0x356>
 800be34:	2a4e      	cmp	r2, #78	; 0x4e
 800be36:	f47f aed9 	bne.w	800bbec <_strtod_l+0xc4>
 800be3a:	499f      	ldr	r1, [pc, #636]	; (800c0b8 <_strtod_l+0x590>)
 800be3c:	a817      	add	r0, sp, #92	; 0x5c
 800be3e:	f002 f8bb 	bl	800dfb8 <__match>
 800be42:	2800      	cmp	r0, #0
 800be44:	f43f aed2 	beq.w	800bbec <_strtod_l+0xc4>
 800be48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be4a:	781b      	ldrb	r3, [r3, #0]
 800be4c:	2b28      	cmp	r3, #40	; 0x28
 800be4e:	d12d      	bne.n	800beac <_strtod_l+0x384>
 800be50:	499a      	ldr	r1, [pc, #616]	; (800c0bc <_strtod_l+0x594>)
 800be52:	aa1a      	add	r2, sp, #104	; 0x68
 800be54:	a817      	add	r0, sp, #92	; 0x5c
 800be56:	f002 f8c3 	bl	800dfe0 <__hexnan>
 800be5a:	2805      	cmp	r0, #5
 800be5c:	d126      	bne.n	800beac <_strtod_l+0x384>
 800be5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be60:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800be64:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800be68:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800be6c:	e6a0      	b.n	800bbb0 <_strtod_l+0x88>
 800be6e:	210a      	movs	r1, #10
 800be70:	fb01 2e0e 	mla	lr, r1, lr, r2
 800be74:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800be78:	e7b9      	b.n	800bdee <_strtod_l+0x2c6>
 800be7a:	2a6e      	cmp	r2, #110	; 0x6e
 800be7c:	e7db      	b.n	800be36 <_strtod_l+0x30e>
 800be7e:	4990      	ldr	r1, [pc, #576]	; (800c0c0 <_strtod_l+0x598>)
 800be80:	a817      	add	r0, sp, #92	; 0x5c
 800be82:	f002 f899 	bl	800dfb8 <__match>
 800be86:	2800      	cmp	r0, #0
 800be88:	f43f aeb0 	beq.w	800bbec <_strtod_l+0xc4>
 800be8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be8e:	498d      	ldr	r1, [pc, #564]	; (800c0c4 <_strtod_l+0x59c>)
 800be90:	3b01      	subs	r3, #1
 800be92:	a817      	add	r0, sp, #92	; 0x5c
 800be94:	9317      	str	r3, [sp, #92]	; 0x5c
 800be96:	f002 f88f 	bl	800dfb8 <__match>
 800be9a:	b910      	cbnz	r0, 800bea2 <_strtod_l+0x37a>
 800be9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be9e:	3301      	adds	r3, #1
 800bea0:	9317      	str	r3, [sp, #92]	; 0x5c
 800bea2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c0d4 <_strtod_l+0x5ac>
 800bea6:	f04f 0a00 	mov.w	sl, #0
 800beaa:	e681      	b.n	800bbb0 <_strtod_l+0x88>
 800beac:	4886      	ldr	r0, [pc, #536]	; (800c0c8 <_strtod_l+0x5a0>)
 800beae:	f003 f917 	bl	800f0e0 <nan>
 800beb2:	ec5b ab10 	vmov	sl, fp, d0
 800beb6:	e67b      	b.n	800bbb0 <_strtod_l+0x88>
 800beb8:	9b05      	ldr	r3, [sp, #20]
 800beba:	9807      	ldr	r0, [sp, #28]
 800bebc:	1af3      	subs	r3, r6, r3
 800bebe:	2f00      	cmp	r7, #0
 800bec0:	bf08      	it	eq
 800bec2:	462f      	moveq	r7, r5
 800bec4:	2d10      	cmp	r5, #16
 800bec6:	9306      	str	r3, [sp, #24]
 800bec8:	46a8      	mov	r8, r5
 800beca:	bfa8      	it	ge
 800becc:	f04f 0810 	movge.w	r8, #16
 800bed0:	f7f4 fb18 	bl	8000504 <__aeabi_ui2d>
 800bed4:	2d09      	cmp	r5, #9
 800bed6:	4682      	mov	sl, r0
 800bed8:	468b      	mov	fp, r1
 800beda:	dd13      	ble.n	800bf04 <_strtod_l+0x3dc>
 800bedc:	4b7b      	ldr	r3, [pc, #492]	; (800c0cc <_strtod_l+0x5a4>)
 800bede:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bee2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800bee6:	f7f4 fb87 	bl	80005f8 <__aeabi_dmul>
 800beea:	4682      	mov	sl, r0
 800beec:	4648      	mov	r0, r9
 800beee:	468b      	mov	fp, r1
 800bef0:	f7f4 fb08 	bl	8000504 <__aeabi_ui2d>
 800bef4:	4602      	mov	r2, r0
 800bef6:	460b      	mov	r3, r1
 800bef8:	4650      	mov	r0, sl
 800befa:	4659      	mov	r1, fp
 800befc:	f7f4 f9c6 	bl	800028c <__adddf3>
 800bf00:	4682      	mov	sl, r0
 800bf02:	468b      	mov	fp, r1
 800bf04:	2d0f      	cmp	r5, #15
 800bf06:	dc38      	bgt.n	800bf7a <_strtod_l+0x452>
 800bf08:	9b06      	ldr	r3, [sp, #24]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	f43f ae50 	beq.w	800bbb0 <_strtod_l+0x88>
 800bf10:	dd24      	ble.n	800bf5c <_strtod_l+0x434>
 800bf12:	2b16      	cmp	r3, #22
 800bf14:	dc0b      	bgt.n	800bf2e <_strtod_l+0x406>
 800bf16:	496d      	ldr	r1, [pc, #436]	; (800c0cc <_strtod_l+0x5a4>)
 800bf18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bf1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf20:	4652      	mov	r2, sl
 800bf22:	465b      	mov	r3, fp
 800bf24:	f7f4 fb68 	bl	80005f8 <__aeabi_dmul>
 800bf28:	4682      	mov	sl, r0
 800bf2a:	468b      	mov	fp, r1
 800bf2c:	e640      	b.n	800bbb0 <_strtod_l+0x88>
 800bf2e:	9a06      	ldr	r2, [sp, #24]
 800bf30:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800bf34:	4293      	cmp	r3, r2
 800bf36:	db20      	blt.n	800bf7a <_strtod_l+0x452>
 800bf38:	4c64      	ldr	r4, [pc, #400]	; (800c0cc <_strtod_l+0x5a4>)
 800bf3a:	f1c5 050f 	rsb	r5, r5, #15
 800bf3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800bf42:	4652      	mov	r2, sl
 800bf44:	465b      	mov	r3, fp
 800bf46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf4a:	f7f4 fb55 	bl	80005f8 <__aeabi_dmul>
 800bf4e:	9b06      	ldr	r3, [sp, #24]
 800bf50:	1b5d      	subs	r5, r3, r5
 800bf52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bf56:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bf5a:	e7e3      	b.n	800bf24 <_strtod_l+0x3fc>
 800bf5c:	9b06      	ldr	r3, [sp, #24]
 800bf5e:	3316      	adds	r3, #22
 800bf60:	db0b      	blt.n	800bf7a <_strtod_l+0x452>
 800bf62:	9b05      	ldr	r3, [sp, #20]
 800bf64:	1b9e      	subs	r6, r3, r6
 800bf66:	4b59      	ldr	r3, [pc, #356]	; (800c0cc <_strtod_l+0x5a4>)
 800bf68:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800bf6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bf70:	4650      	mov	r0, sl
 800bf72:	4659      	mov	r1, fp
 800bf74:	f7f4 fc6a 	bl	800084c <__aeabi_ddiv>
 800bf78:	e7d6      	b.n	800bf28 <_strtod_l+0x400>
 800bf7a:	9b06      	ldr	r3, [sp, #24]
 800bf7c:	eba5 0808 	sub.w	r8, r5, r8
 800bf80:	4498      	add	r8, r3
 800bf82:	f1b8 0f00 	cmp.w	r8, #0
 800bf86:	dd74      	ble.n	800c072 <_strtod_l+0x54a>
 800bf88:	f018 030f 	ands.w	r3, r8, #15
 800bf8c:	d00a      	beq.n	800bfa4 <_strtod_l+0x47c>
 800bf8e:	494f      	ldr	r1, [pc, #316]	; (800c0cc <_strtod_l+0x5a4>)
 800bf90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bf94:	4652      	mov	r2, sl
 800bf96:	465b      	mov	r3, fp
 800bf98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf9c:	f7f4 fb2c 	bl	80005f8 <__aeabi_dmul>
 800bfa0:	4682      	mov	sl, r0
 800bfa2:	468b      	mov	fp, r1
 800bfa4:	f038 080f 	bics.w	r8, r8, #15
 800bfa8:	d04f      	beq.n	800c04a <_strtod_l+0x522>
 800bfaa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800bfae:	dd22      	ble.n	800bff6 <_strtod_l+0x4ce>
 800bfb0:	2500      	movs	r5, #0
 800bfb2:	462e      	mov	r6, r5
 800bfb4:	9507      	str	r5, [sp, #28]
 800bfb6:	9505      	str	r5, [sp, #20]
 800bfb8:	2322      	movs	r3, #34	; 0x22
 800bfba:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c0d4 <_strtod_l+0x5ac>
 800bfbe:	6023      	str	r3, [r4, #0]
 800bfc0:	f04f 0a00 	mov.w	sl, #0
 800bfc4:	9b07      	ldr	r3, [sp, #28]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	f43f adf2 	beq.w	800bbb0 <_strtod_l+0x88>
 800bfcc:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bfce:	4620      	mov	r0, r4
 800bfd0:	f002 f982 	bl	800e2d8 <_Bfree>
 800bfd4:	9905      	ldr	r1, [sp, #20]
 800bfd6:	4620      	mov	r0, r4
 800bfd8:	f002 f97e 	bl	800e2d8 <_Bfree>
 800bfdc:	4631      	mov	r1, r6
 800bfde:	4620      	mov	r0, r4
 800bfe0:	f002 f97a 	bl	800e2d8 <_Bfree>
 800bfe4:	9907      	ldr	r1, [sp, #28]
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	f002 f976 	bl	800e2d8 <_Bfree>
 800bfec:	4629      	mov	r1, r5
 800bfee:	4620      	mov	r0, r4
 800bff0:	f002 f972 	bl	800e2d8 <_Bfree>
 800bff4:	e5dc      	b.n	800bbb0 <_strtod_l+0x88>
 800bff6:	4b36      	ldr	r3, [pc, #216]	; (800c0d0 <_strtod_l+0x5a8>)
 800bff8:	9304      	str	r3, [sp, #16]
 800bffa:	2300      	movs	r3, #0
 800bffc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c000:	4650      	mov	r0, sl
 800c002:	4659      	mov	r1, fp
 800c004:	4699      	mov	r9, r3
 800c006:	f1b8 0f01 	cmp.w	r8, #1
 800c00a:	dc21      	bgt.n	800c050 <_strtod_l+0x528>
 800c00c:	b10b      	cbz	r3, 800c012 <_strtod_l+0x4ea>
 800c00e:	4682      	mov	sl, r0
 800c010:	468b      	mov	fp, r1
 800c012:	4b2f      	ldr	r3, [pc, #188]	; (800c0d0 <_strtod_l+0x5a8>)
 800c014:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c018:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c01c:	4652      	mov	r2, sl
 800c01e:	465b      	mov	r3, fp
 800c020:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c024:	f7f4 fae8 	bl	80005f8 <__aeabi_dmul>
 800c028:	4b2a      	ldr	r3, [pc, #168]	; (800c0d4 <_strtod_l+0x5ac>)
 800c02a:	460a      	mov	r2, r1
 800c02c:	400b      	ands	r3, r1
 800c02e:	492a      	ldr	r1, [pc, #168]	; (800c0d8 <_strtod_l+0x5b0>)
 800c030:	428b      	cmp	r3, r1
 800c032:	4682      	mov	sl, r0
 800c034:	d8bc      	bhi.n	800bfb0 <_strtod_l+0x488>
 800c036:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c03a:	428b      	cmp	r3, r1
 800c03c:	bf86      	itte	hi
 800c03e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c0dc <_strtod_l+0x5b4>
 800c042:	f04f 3aff 	movhi.w	sl, #4294967295
 800c046:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c04a:	2300      	movs	r3, #0
 800c04c:	9304      	str	r3, [sp, #16]
 800c04e:	e084      	b.n	800c15a <_strtod_l+0x632>
 800c050:	f018 0f01 	tst.w	r8, #1
 800c054:	d005      	beq.n	800c062 <_strtod_l+0x53a>
 800c056:	9b04      	ldr	r3, [sp, #16]
 800c058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05c:	f7f4 facc 	bl	80005f8 <__aeabi_dmul>
 800c060:	2301      	movs	r3, #1
 800c062:	9a04      	ldr	r2, [sp, #16]
 800c064:	3208      	adds	r2, #8
 800c066:	f109 0901 	add.w	r9, r9, #1
 800c06a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c06e:	9204      	str	r2, [sp, #16]
 800c070:	e7c9      	b.n	800c006 <_strtod_l+0x4de>
 800c072:	d0ea      	beq.n	800c04a <_strtod_l+0x522>
 800c074:	f1c8 0800 	rsb	r8, r8, #0
 800c078:	f018 020f 	ands.w	r2, r8, #15
 800c07c:	d00a      	beq.n	800c094 <_strtod_l+0x56c>
 800c07e:	4b13      	ldr	r3, [pc, #76]	; (800c0cc <_strtod_l+0x5a4>)
 800c080:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c084:	4650      	mov	r0, sl
 800c086:	4659      	mov	r1, fp
 800c088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c08c:	f7f4 fbde 	bl	800084c <__aeabi_ddiv>
 800c090:	4682      	mov	sl, r0
 800c092:	468b      	mov	fp, r1
 800c094:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c098:	d0d7      	beq.n	800c04a <_strtod_l+0x522>
 800c09a:	f1b8 0f1f 	cmp.w	r8, #31
 800c09e:	dd1f      	ble.n	800c0e0 <_strtod_l+0x5b8>
 800c0a0:	2500      	movs	r5, #0
 800c0a2:	462e      	mov	r6, r5
 800c0a4:	9507      	str	r5, [sp, #28]
 800c0a6:	9505      	str	r5, [sp, #20]
 800c0a8:	2322      	movs	r3, #34	; 0x22
 800c0aa:	f04f 0a00 	mov.w	sl, #0
 800c0ae:	f04f 0b00 	mov.w	fp, #0
 800c0b2:	6023      	str	r3, [r4, #0]
 800c0b4:	e786      	b.n	800bfc4 <_strtod_l+0x49c>
 800c0b6:	bf00      	nop
 800c0b8:	0800f94e 	.word	0x0800f94e
 800c0bc:	0800f990 	.word	0x0800f990
 800c0c0:	0800f946 	.word	0x0800f946
 800c0c4:	0800fad4 	.word	0x0800fad4
 800c0c8:	0800f92b 	.word	0x0800f92b
 800c0cc:	0800fcc8 	.word	0x0800fcc8
 800c0d0:	0800fca0 	.word	0x0800fca0
 800c0d4:	7ff00000 	.word	0x7ff00000
 800c0d8:	7ca00000 	.word	0x7ca00000
 800c0dc:	7fefffff 	.word	0x7fefffff
 800c0e0:	f018 0310 	ands.w	r3, r8, #16
 800c0e4:	bf18      	it	ne
 800c0e6:	236a      	movne	r3, #106	; 0x6a
 800c0e8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c498 <_strtod_l+0x970>
 800c0ec:	9304      	str	r3, [sp, #16]
 800c0ee:	4650      	mov	r0, sl
 800c0f0:	4659      	mov	r1, fp
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	f018 0f01 	tst.w	r8, #1
 800c0f8:	d004      	beq.n	800c104 <_strtod_l+0x5dc>
 800c0fa:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c0fe:	f7f4 fa7b 	bl	80005f8 <__aeabi_dmul>
 800c102:	2301      	movs	r3, #1
 800c104:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c108:	f109 0908 	add.w	r9, r9, #8
 800c10c:	d1f2      	bne.n	800c0f4 <_strtod_l+0x5cc>
 800c10e:	b10b      	cbz	r3, 800c114 <_strtod_l+0x5ec>
 800c110:	4682      	mov	sl, r0
 800c112:	468b      	mov	fp, r1
 800c114:	9b04      	ldr	r3, [sp, #16]
 800c116:	b1c3      	cbz	r3, 800c14a <_strtod_l+0x622>
 800c118:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c11c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c120:	2b00      	cmp	r3, #0
 800c122:	4659      	mov	r1, fp
 800c124:	dd11      	ble.n	800c14a <_strtod_l+0x622>
 800c126:	2b1f      	cmp	r3, #31
 800c128:	f340 8124 	ble.w	800c374 <_strtod_l+0x84c>
 800c12c:	2b34      	cmp	r3, #52	; 0x34
 800c12e:	bfde      	ittt	le
 800c130:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c134:	f04f 33ff 	movle.w	r3, #4294967295
 800c138:	fa03 f202 	lslle.w	r2, r3, r2
 800c13c:	f04f 0a00 	mov.w	sl, #0
 800c140:	bfcc      	ite	gt
 800c142:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c146:	ea02 0b01 	andle.w	fp, r2, r1
 800c14a:	2200      	movs	r2, #0
 800c14c:	2300      	movs	r3, #0
 800c14e:	4650      	mov	r0, sl
 800c150:	4659      	mov	r1, fp
 800c152:	f7f4 fcb9 	bl	8000ac8 <__aeabi_dcmpeq>
 800c156:	2800      	cmp	r0, #0
 800c158:	d1a2      	bne.n	800c0a0 <_strtod_l+0x578>
 800c15a:	9b07      	ldr	r3, [sp, #28]
 800c15c:	9300      	str	r3, [sp, #0]
 800c15e:	9908      	ldr	r1, [sp, #32]
 800c160:	462b      	mov	r3, r5
 800c162:	463a      	mov	r2, r7
 800c164:	4620      	mov	r0, r4
 800c166:	f002 f91f 	bl	800e3a8 <__s2b>
 800c16a:	9007      	str	r0, [sp, #28]
 800c16c:	2800      	cmp	r0, #0
 800c16e:	f43f af1f 	beq.w	800bfb0 <_strtod_l+0x488>
 800c172:	9b05      	ldr	r3, [sp, #20]
 800c174:	1b9e      	subs	r6, r3, r6
 800c176:	9b06      	ldr	r3, [sp, #24]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	bfb4      	ite	lt
 800c17c:	4633      	movlt	r3, r6
 800c17e:	2300      	movge	r3, #0
 800c180:	930c      	str	r3, [sp, #48]	; 0x30
 800c182:	9b06      	ldr	r3, [sp, #24]
 800c184:	2500      	movs	r5, #0
 800c186:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c18a:	9312      	str	r3, [sp, #72]	; 0x48
 800c18c:	462e      	mov	r6, r5
 800c18e:	9b07      	ldr	r3, [sp, #28]
 800c190:	4620      	mov	r0, r4
 800c192:	6859      	ldr	r1, [r3, #4]
 800c194:	f002 f860 	bl	800e258 <_Balloc>
 800c198:	9005      	str	r0, [sp, #20]
 800c19a:	2800      	cmp	r0, #0
 800c19c:	f43f af0c 	beq.w	800bfb8 <_strtod_l+0x490>
 800c1a0:	9b07      	ldr	r3, [sp, #28]
 800c1a2:	691a      	ldr	r2, [r3, #16]
 800c1a4:	3202      	adds	r2, #2
 800c1a6:	f103 010c 	add.w	r1, r3, #12
 800c1aa:	0092      	lsls	r2, r2, #2
 800c1ac:	300c      	adds	r0, #12
 800c1ae:	f7fe fbff 	bl	800a9b0 <memcpy>
 800c1b2:	ec4b ab10 	vmov	d0, sl, fp
 800c1b6:	aa1a      	add	r2, sp, #104	; 0x68
 800c1b8:	a919      	add	r1, sp, #100	; 0x64
 800c1ba:	4620      	mov	r0, r4
 800c1bc:	f002 fc3a 	bl	800ea34 <__d2b>
 800c1c0:	ec4b ab18 	vmov	d8, sl, fp
 800c1c4:	9018      	str	r0, [sp, #96]	; 0x60
 800c1c6:	2800      	cmp	r0, #0
 800c1c8:	f43f aef6 	beq.w	800bfb8 <_strtod_l+0x490>
 800c1cc:	2101      	movs	r1, #1
 800c1ce:	4620      	mov	r0, r4
 800c1d0:	f002 f984 	bl	800e4dc <__i2b>
 800c1d4:	4606      	mov	r6, r0
 800c1d6:	2800      	cmp	r0, #0
 800c1d8:	f43f aeee 	beq.w	800bfb8 <_strtod_l+0x490>
 800c1dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c1de:	9904      	ldr	r1, [sp, #16]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	bfab      	itete	ge
 800c1e4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c1e6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c1e8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c1ea:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c1ee:	bfac      	ite	ge
 800c1f0:	eb03 0902 	addge.w	r9, r3, r2
 800c1f4:	1ad7      	sublt	r7, r2, r3
 800c1f6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c1f8:	eba3 0801 	sub.w	r8, r3, r1
 800c1fc:	4490      	add	r8, r2
 800c1fe:	4ba1      	ldr	r3, [pc, #644]	; (800c484 <_strtod_l+0x95c>)
 800c200:	f108 38ff 	add.w	r8, r8, #4294967295
 800c204:	4598      	cmp	r8, r3
 800c206:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c20a:	f280 80c7 	bge.w	800c39c <_strtod_l+0x874>
 800c20e:	eba3 0308 	sub.w	r3, r3, r8
 800c212:	2b1f      	cmp	r3, #31
 800c214:	eba2 0203 	sub.w	r2, r2, r3
 800c218:	f04f 0101 	mov.w	r1, #1
 800c21c:	f300 80b1 	bgt.w	800c382 <_strtod_l+0x85a>
 800c220:	fa01 f303 	lsl.w	r3, r1, r3
 800c224:	930d      	str	r3, [sp, #52]	; 0x34
 800c226:	2300      	movs	r3, #0
 800c228:	9308      	str	r3, [sp, #32]
 800c22a:	eb09 0802 	add.w	r8, r9, r2
 800c22e:	9b04      	ldr	r3, [sp, #16]
 800c230:	45c1      	cmp	r9, r8
 800c232:	4417      	add	r7, r2
 800c234:	441f      	add	r7, r3
 800c236:	464b      	mov	r3, r9
 800c238:	bfa8      	it	ge
 800c23a:	4643      	movge	r3, r8
 800c23c:	42bb      	cmp	r3, r7
 800c23e:	bfa8      	it	ge
 800c240:	463b      	movge	r3, r7
 800c242:	2b00      	cmp	r3, #0
 800c244:	bfc2      	ittt	gt
 800c246:	eba8 0803 	subgt.w	r8, r8, r3
 800c24a:	1aff      	subgt	r7, r7, r3
 800c24c:	eba9 0903 	subgt.w	r9, r9, r3
 800c250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c252:	2b00      	cmp	r3, #0
 800c254:	dd17      	ble.n	800c286 <_strtod_l+0x75e>
 800c256:	4631      	mov	r1, r6
 800c258:	461a      	mov	r2, r3
 800c25a:	4620      	mov	r0, r4
 800c25c:	f002 f9fe 	bl	800e65c <__pow5mult>
 800c260:	4606      	mov	r6, r0
 800c262:	2800      	cmp	r0, #0
 800c264:	f43f aea8 	beq.w	800bfb8 <_strtod_l+0x490>
 800c268:	4601      	mov	r1, r0
 800c26a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c26c:	4620      	mov	r0, r4
 800c26e:	f002 f94b 	bl	800e508 <__multiply>
 800c272:	900b      	str	r0, [sp, #44]	; 0x2c
 800c274:	2800      	cmp	r0, #0
 800c276:	f43f ae9f 	beq.w	800bfb8 <_strtod_l+0x490>
 800c27a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c27c:	4620      	mov	r0, r4
 800c27e:	f002 f82b 	bl	800e2d8 <_Bfree>
 800c282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c284:	9318      	str	r3, [sp, #96]	; 0x60
 800c286:	f1b8 0f00 	cmp.w	r8, #0
 800c28a:	f300 808c 	bgt.w	800c3a6 <_strtod_l+0x87e>
 800c28e:	9b06      	ldr	r3, [sp, #24]
 800c290:	2b00      	cmp	r3, #0
 800c292:	dd08      	ble.n	800c2a6 <_strtod_l+0x77e>
 800c294:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c296:	9905      	ldr	r1, [sp, #20]
 800c298:	4620      	mov	r0, r4
 800c29a:	f002 f9df 	bl	800e65c <__pow5mult>
 800c29e:	9005      	str	r0, [sp, #20]
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	f43f ae89 	beq.w	800bfb8 <_strtod_l+0x490>
 800c2a6:	2f00      	cmp	r7, #0
 800c2a8:	dd08      	ble.n	800c2bc <_strtod_l+0x794>
 800c2aa:	9905      	ldr	r1, [sp, #20]
 800c2ac:	463a      	mov	r2, r7
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	f002 fa2e 	bl	800e710 <__lshift>
 800c2b4:	9005      	str	r0, [sp, #20]
 800c2b6:	2800      	cmp	r0, #0
 800c2b8:	f43f ae7e 	beq.w	800bfb8 <_strtod_l+0x490>
 800c2bc:	f1b9 0f00 	cmp.w	r9, #0
 800c2c0:	dd08      	ble.n	800c2d4 <_strtod_l+0x7ac>
 800c2c2:	4631      	mov	r1, r6
 800c2c4:	464a      	mov	r2, r9
 800c2c6:	4620      	mov	r0, r4
 800c2c8:	f002 fa22 	bl	800e710 <__lshift>
 800c2cc:	4606      	mov	r6, r0
 800c2ce:	2800      	cmp	r0, #0
 800c2d0:	f43f ae72 	beq.w	800bfb8 <_strtod_l+0x490>
 800c2d4:	9a05      	ldr	r2, [sp, #20]
 800c2d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c2d8:	4620      	mov	r0, r4
 800c2da:	f002 faa5 	bl	800e828 <__mdiff>
 800c2de:	4605      	mov	r5, r0
 800c2e0:	2800      	cmp	r0, #0
 800c2e2:	f43f ae69 	beq.w	800bfb8 <_strtod_l+0x490>
 800c2e6:	68c3      	ldr	r3, [r0, #12]
 800c2e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	60c3      	str	r3, [r0, #12]
 800c2ee:	4631      	mov	r1, r6
 800c2f0:	f002 fa7e 	bl	800e7f0 <__mcmp>
 800c2f4:	2800      	cmp	r0, #0
 800c2f6:	da60      	bge.n	800c3ba <_strtod_l+0x892>
 800c2f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2fa:	ea53 030a 	orrs.w	r3, r3, sl
 800c2fe:	f040 8082 	bne.w	800c406 <_strtod_l+0x8de>
 800c302:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c306:	2b00      	cmp	r3, #0
 800c308:	d17d      	bne.n	800c406 <_strtod_l+0x8de>
 800c30a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c30e:	0d1b      	lsrs	r3, r3, #20
 800c310:	051b      	lsls	r3, r3, #20
 800c312:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c316:	d976      	bls.n	800c406 <_strtod_l+0x8de>
 800c318:	696b      	ldr	r3, [r5, #20]
 800c31a:	b913      	cbnz	r3, 800c322 <_strtod_l+0x7fa>
 800c31c:	692b      	ldr	r3, [r5, #16]
 800c31e:	2b01      	cmp	r3, #1
 800c320:	dd71      	ble.n	800c406 <_strtod_l+0x8de>
 800c322:	4629      	mov	r1, r5
 800c324:	2201      	movs	r2, #1
 800c326:	4620      	mov	r0, r4
 800c328:	f002 f9f2 	bl	800e710 <__lshift>
 800c32c:	4631      	mov	r1, r6
 800c32e:	4605      	mov	r5, r0
 800c330:	f002 fa5e 	bl	800e7f0 <__mcmp>
 800c334:	2800      	cmp	r0, #0
 800c336:	dd66      	ble.n	800c406 <_strtod_l+0x8de>
 800c338:	9904      	ldr	r1, [sp, #16]
 800c33a:	4a53      	ldr	r2, [pc, #332]	; (800c488 <_strtod_l+0x960>)
 800c33c:	465b      	mov	r3, fp
 800c33e:	2900      	cmp	r1, #0
 800c340:	f000 8081 	beq.w	800c446 <_strtod_l+0x91e>
 800c344:	ea02 010b 	and.w	r1, r2, fp
 800c348:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c34c:	dc7b      	bgt.n	800c446 <_strtod_l+0x91e>
 800c34e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c352:	f77f aea9 	ble.w	800c0a8 <_strtod_l+0x580>
 800c356:	4b4d      	ldr	r3, [pc, #308]	; (800c48c <_strtod_l+0x964>)
 800c358:	4650      	mov	r0, sl
 800c35a:	4659      	mov	r1, fp
 800c35c:	2200      	movs	r2, #0
 800c35e:	f7f4 f94b 	bl	80005f8 <__aeabi_dmul>
 800c362:	460b      	mov	r3, r1
 800c364:	4303      	orrs	r3, r0
 800c366:	bf08      	it	eq
 800c368:	2322      	moveq	r3, #34	; 0x22
 800c36a:	4682      	mov	sl, r0
 800c36c:	468b      	mov	fp, r1
 800c36e:	bf08      	it	eq
 800c370:	6023      	streq	r3, [r4, #0]
 800c372:	e62b      	b.n	800bfcc <_strtod_l+0x4a4>
 800c374:	f04f 32ff 	mov.w	r2, #4294967295
 800c378:	fa02 f303 	lsl.w	r3, r2, r3
 800c37c:	ea03 0a0a 	and.w	sl, r3, sl
 800c380:	e6e3      	b.n	800c14a <_strtod_l+0x622>
 800c382:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c386:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c38a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c38e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c392:	fa01 f308 	lsl.w	r3, r1, r8
 800c396:	9308      	str	r3, [sp, #32]
 800c398:	910d      	str	r1, [sp, #52]	; 0x34
 800c39a:	e746      	b.n	800c22a <_strtod_l+0x702>
 800c39c:	2300      	movs	r3, #0
 800c39e:	9308      	str	r3, [sp, #32]
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	930d      	str	r3, [sp, #52]	; 0x34
 800c3a4:	e741      	b.n	800c22a <_strtod_l+0x702>
 800c3a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c3a8:	4642      	mov	r2, r8
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	f002 f9b0 	bl	800e710 <__lshift>
 800c3b0:	9018      	str	r0, [sp, #96]	; 0x60
 800c3b2:	2800      	cmp	r0, #0
 800c3b4:	f47f af6b 	bne.w	800c28e <_strtod_l+0x766>
 800c3b8:	e5fe      	b.n	800bfb8 <_strtod_l+0x490>
 800c3ba:	465f      	mov	r7, fp
 800c3bc:	d16e      	bne.n	800c49c <_strtod_l+0x974>
 800c3be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c3c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c3c4:	b342      	cbz	r2, 800c418 <_strtod_l+0x8f0>
 800c3c6:	4a32      	ldr	r2, [pc, #200]	; (800c490 <_strtod_l+0x968>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d128      	bne.n	800c41e <_strtod_l+0x8f6>
 800c3cc:	9b04      	ldr	r3, [sp, #16]
 800c3ce:	4651      	mov	r1, sl
 800c3d0:	b1eb      	cbz	r3, 800c40e <_strtod_l+0x8e6>
 800c3d2:	4b2d      	ldr	r3, [pc, #180]	; (800c488 <_strtod_l+0x960>)
 800c3d4:	403b      	ands	r3, r7
 800c3d6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c3da:	f04f 32ff 	mov.w	r2, #4294967295
 800c3de:	d819      	bhi.n	800c414 <_strtod_l+0x8ec>
 800c3e0:	0d1b      	lsrs	r3, r3, #20
 800c3e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c3e6:	fa02 f303 	lsl.w	r3, r2, r3
 800c3ea:	4299      	cmp	r1, r3
 800c3ec:	d117      	bne.n	800c41e <_strtod_l+0x8f6>
 800c3ee:	4b29      	ldr	r3, [pc, #164]	; (800c494 <_strtod_l+0x96c>)
 800c3f0:	429f      	cmp	r7, r3
 800c3f2:	d102      	bne.n	800c3fa <_strtod_l+0x8d2>
 800c3f4:	3101      	adds	r1, #1
 800c3f6:	f43f addf 	beq.w	800bfb8 <_strtod_l+0x490>
 800c3fa:	4b23      	ldr	r3, [pc, #140]	; (800c488 <_strtod_l+0x960>)
 800c3fc:	403b      	ands	r3, r7
 800c3fe:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c402:	f04f 0a00 	mov.w	sl, #0
 800c406:	9b04      	ldr	r3, [sp, #16]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d1a4      	bne.n	800c356 <_strtod_l+0x82e>
 800c40c:	e5de      	b.n	800bfcc <_strtod_l+0x4a4>
 800c40e:	f04f 33ff 	mov.w	r3, #4294967295
 800c412:	e7ea      	b.n	800c3ea <_strtod_l+0x8c2>
 800c414:	4613      	mov	r3, r2
 800c416:	e7e8      	b.n	800c3ea <_strtod_l+0x8c2>
 800c418:	ea53 030a 	orrs.w	r3, r3, sl
 800c41c:	d08c      	beq.n	800c338 <_strtod_l+0x810>
 800c41e:	9b08      	ldr	r3, [sp, #32]
 800c420:	b1db      	cbz	r3, 800c45a <_strtod_l+0x932>
 800c422:	423b      	tst	r3, r7
 800c424:	d0ef      	beq.n	800c406 <_strtod_l+0x8de>
 800c426:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c428:	9a04      	ldr	r2, [sp, #16]
 800c42a:	4650      	mov	r0, sl
 800c42c:	4659      	mov	r1, fp
 800c42e:	b1c3      	cbz	r3, 800c462 <_strtod_l+0x93a>
 800c430:	f7ff fb5c 	bl	800baec <sulp>
 800c434:	4602      	mov	r2, r0
 800c436:	460b      	mov	r3, r1
 800c438:	ec51 0b18 	vmov	r0, r1, d8
 800c43c:	f7f3 ff26 	bl	800028c <__adddf3>
 800c440:	4682      	mov	sl, r0
 800c442:	468b      	mov	fp, r1
 800c444:	e7df      	b.n	800c406 <_strtod_l+0x8de>
 800c446:	4013      	ands	r3, r2
 800c448:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c44c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c450:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c454:	f04f 3aff 	mov.w	sl, #4294967295
 800c458:	e7d5      	b.n	800c406 <_strtod_l+0x8de>
 800c45a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c45c:	ea13 0f0a 	tst.w	r3, sl
 800c460:	e7e0      	b.n	800c424 <_strtod_l+0x8fc>
 800c462:	f7ff fb43 	bl	800baec <sulp>
 800c466:	4602      	mov	r2, r0
 800c468:	460b      	mov	r3, r1
 800c46a:	ec51 0b18 	vmov	r0, r1, d8
 800c46e:	f7f3 ff0b 	bl	8000288 <__aeabi_dsub>
 800c472:	2200      	movs	r2, #0
 800c474:	2300      	movs	r3, #0
 800c476:	4682      	mov	sl, r0
 800c478:	468b      	mov	fp, r1
 800c47a:	f7f4 fb25 	bl	8000ac8 <__aeabi_dcmpeq>
 800c47e:	2800      	cmp	r0, #0
 800c480:	d0c1      	beq.n	800c406 <_strtod_l+0x8de>
 800c482:	e611      	b.n	800c0a8 <_strtod_l+0x580>
 800c484:	fffffc02 	.word	0xfffffc02
 800c488:	7ff00000 	.word	0x7ff00000
 800c48c:	39500000 	.word	0x39500000
 800c490:	000fffff 	.word	0x000fffff
 800c494:	7fefffff 	.word	0x7fefffff
 800c498:	0800f9a8 	.word	0x0800f9a8
 800c49c:	4631      	mov	r1, r6
 800c49e:	4628      	mov	r0, r5
 800c4a0:	f002 fb24 	bl	800eaec <__ratio>
 800c4a4:	ec59 8b10 	vmov	r8, r9, d0
 800c4a8:	ee10 0a10 	vmov	r0, s0
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c4b2:	4649      	mov	r1, r9
 800c4b4:	f7f4 fb1c 	bl	8000af0 <__aeabi_dcmple>
 800c4b8:	2800      	cmp	r0, #0
 800c4ba:	d07a      	beq.n	800c5b2 <_strtod_l+0xa8a>
 800c4bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d04a      	beq.n	800c558 <_strtod_l+0xa30>
 800c4c2:	4b95      	ldr	r3, [pc, #596]	; (800c718 <_strtod_l+0xbf0>)
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c4ca:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800c718 <_strtod_l+0xbf0>
 800c4ce:	f04f 0800 	mov.w	r8, #0
 800c4d2:	4b92      	ldr	r3, [pc, #584]	; (800c71c <_strtod_l+0xbf4>)
 800c4d4:	403b      	ands	r3, r7
 800c4d6:	930d      	str	r3, [sp, #52]	; 0x34
 800c4d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c4da:	4b91      	ldr	r3, [pc, #580]	; (800c720 <_strtod_l+0xbf8>)
 800c4dc:	429a      	cmp	r2, r3
 800c4de:	f040 80b0 	bne.w	800c642 <_strtod_l+0xb1a>
 800c4e2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c4e6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c4ea:	ec4b ab10 	vmov	d0, sl, fp
 800c4ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c4f2:	f002 fa23 	bl	800e93c <__ulp>
 800c4f6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c4fa:	ec53 2b10 	vmov	r2, r3, d0
 800c4fe:	f7f4 f87b 	bl	80005f8 <__aeabi_dmul>
 800c502:	4652      	mov	r2, sl
 800c504:	465b      	mov	r3, fp
 800c506:	f7f3 fec1 	bl	800028c <__adddf3>
 800c50a:	460b      	mov	r3, r1
 800c50c:	4983      	ldr	r1, [pc, #524]	; (800c71c <_strtod_l+0xbf4>)
 800c50e:	4a85      	ldr	r2, [pc, #532]	; (800c724 <_strtod_l+0xbfc>)
 800c510:	4019      	ands	r1, r3
 800c512:	4291      	cmp	r1, r2
 800c514:	4682      	mov	sl, r0
 800c516:	d960      	bls.n	800c5da <_strtod_l+0xab2>
 800c518:	ee18 3a90 	vmov	r3, s17
 800c51c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c520:	4293      	cmp	r3, r2
 800c522:	d104      	bne.n	800c52e <_strtod_l+0xa06>
 800c524:	ee18 3a10 	vmov	r3, s16
 800c528:	3301      	adds	r3, #1
 800c52a:	f43f ad45 	beq.w	800bfb8 <_strtod_l+0x490>
 800c52e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800c730 <_strtod_l+0xc08>
 800c532:	f04f 3aff 	mov.w	sl, #4294967295
 800c536:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c538:	4620      	mov	r0, r4
 800c53a:	f001 fecd 	bl	800e2d8 <_Bfree>
 800c53e:	9905      	ldr	r1, [sp, #20]
 800c540:	4620      	mov	r0, r4
 800c542:	f001 fec9 	bl	800e2d8 <_Bfree>
 800c546:	4631      	mov	r1, r6
 800c548:	4620      	mov	r0, r4
 800c54a:	f001 fec5 	bl	800e2d8 <_Bfree>
 800c54e:	4629      	mov	r1, r5
 800c550:	4620      	mov	r0, r4
 800c552:	f001 fec1 	bl	800e2d8 <_Bfree>
 800c556:	e61a      	b.n	800c18e <_strtod_l+0x666>
 800c558:	f1ba 0f00 	cmp.w	sl, #0
 800c55c:	d11b      	bne.n	800c596 <_strtod_l+0xa6e>
 800c55e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c562:	b9f3      	cbnz	r3, 800c5a2 <_strtod_l+0xa7a>
 800c564:	4b6c      	ldr	r3, [pc, #432]	; (800c718 <_strtod_l+0xbf0>)
 800c566:	2200      	movs	r2, #0
 800c568:	4640      	mov	r0, r8
 800c56a:	4649      	mov	r1, r9
 800c56c:	f7f4 fab6 	bl	8000adc <__aeabi_dcmplt>
 800c570:	b9d0      	cbnz	r0, 800c5a8 <_strtod_l+0xa80>
 800c572:	4640      	mov	r0, r8
 800c574:	4649      	mov	r1, r9
 800c576:	4b6c      	ldr	r3, [pc, #432]	; (800c728 <_strtod_l+0xc00>)
 800c578:	2200      	movs	r2, #0
 800c57a:	f7f4 f83d 	bl	80005f8 <__aeabi_dmul>
 800c57e:	4680      	mov	r8, r0
 800c580:	4689      	mov	r9, r1
 800c582:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c586:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800c58a:	9315      	str	r3, [sp, #84]	; 0x54
 800c58c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c590:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c594:	e79d      	b.n	800c4d2 <_strtod_l+0x9aa>
 800c596:	f1ba 0f01 	cmp.w	sl, #1
 800c59a:	d102      	bne.n	800c5a2 <_strtod_l+0xa7a>
 800c59c:	2f00      	cmp	r7, #0
 800c59e:	f43f ad83 	beq.w	800c0a8 <_strtod_l+0x580>
 800c5a2:	4b62      	ldr	r3, [pc, #392]	; (800c72c <_strtod_l+0xc04>)
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	e78e      	b.n	800c4c6 <_strtod_l+0x99e>
 800c5a8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800c728 <_strtod_l+0xc00>
 800c5ac:	f04f 0800 	mov.w	r8, #0
 800c5b0:	e7e7      	b.n	800c582 <_strtod_l+0xa5a>
 800c5b2:	4b5d      	ldr	r3, [pc, #372]	; (800c728 <_strtod_l+0xc00>)
 800c5b4:	4640      	mov	r0, r8
 800c5b6:	4649      	mov	r1, r9
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	f7f4 f81d 	bl	80005f8 <__aeabi_dmul>
 800c5be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5c0:	4680      	mov	r8, r0
 800c5c2:	4689      	mov	r9, r1
 800c5c4:	b933      	cbnz	r3, 800c5d4 <_strtod_l+0xaac>
 800c5c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c5ca:	900e      	str	r0, [sp, #56]	; 0x38
 800c5cc:	930f      	str	r3, [sp, #60]	; 0x3c
 800c5ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c5d2:	e7dd      	b.n	800c590 <_strtod_l+0xa68>
 800c5d4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800c5d8:	e7f9      	b.n	800c5ce <_strtod_l+0xaa6>
 800c5da:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c5de:	9b04      	ldr	r3, [sp, #16]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d1a8      	bne.n	800c536 <_strtod_l+0xa0e>
 800c5e4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c5e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c5ea:	0d1b      	lsrs	r3, r3, #20
 800c5ec:	051b      	lsls	r3, r3, #20
 800c5ee:	429a      	cmp	r2, r3
 800c5f0:	d1a1      	bne.n	800c536 <_strtod_l+0xa0e>
 800c5f2:	4640      	mov	r0, r8
 800c5f4:	4649      	mov	r1, r9
 800c5f6:	f7f4 fb5f 	bl	8000cb8 <__aeabi_d2lz>
 800c5fa:	f7f3 ffcf 	bl	800059c <__aeabi_l2d>
 800c5fe:	4602      	mov	r2, r0
 800c600:	460b      	mov	r3, r1
 800c602:	4640      	mov	r0, r8
 800c604:	4649      	mov	r1, r9
 800c606:	f7f3 fe3f 	bl	8000288 <__aeabi_dsub>
 800c60a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c60c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c610:	ea43 030a 	orr.w	r3, r3, sl
 800c614:	4313      	orrs	r3, r2
 800c616:	4680      	mov	r8, r0
 800c618:	4689      	mov	r9, r1
 800c61a:	d055      	beq.n	800c6c8 <_strtod_l+0xba0>
 800c61c:	a336      	add	r3, pc, #216	; (adr r3, 800c6f8 <_strtod_l+0xbd0>)
 800c61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c622:	f7f4 fa5b 	bl	8000adc <__aeabi_dcmplt>
 800c626:	2800      	cmp	r0, #0
 800c628:	f47f acd0 	bne.w	800bfcc <_strtod_l+0x4a4>
 800c62c:	a334      	add	r3, pc, #208	; (adr r3, 800c700 <_strtod_l+0xbd8>)
 800c62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c632:	4640      	mov	r0, r8
 800c634:	4649      	mov	r1, r9
 800c636:	f7f4 fa6f 	bl	8000b18 <__aeabi_dcmpgt>
 800c63a:	2800      	cmp	r0, #0
 800c63c:	f43f af7b 	beq.w	800c536 <_strtod_l+0xa0e>
 800c640:	e4c4      	b.n	800bfcc <_strtod_l+0x4a4>
 800c642:	9b04      	ldr	r3, [sp, #16]
 800c644:	b333      	cbz	r3, 800c694 <_strtod_l+0xb6c>
 800c646:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c648:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c64c:	d822      	bhi.n	800c694 <_strtod_l+0xb6c>
 800c64e:	a32e      	add	r3, pc, #184	; (adr r3, 800c708 <_strtod_l+0xbe0>)
 800c650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c654:	4640      	mov	r0, r8
 800c656:	4649      	mov	r1, r9
 800c658:	f7f4 fa4a 	bl	8000af0 <__aeabi_dcmple>
 800c65c:	b1a0      	cbz	r0, 800c688 <_strtod_l+0xb60>
 800c65e:	4649      	mov	r1, r9
 800c660:	4640      	mov	r0, r8
 800c662:	f7f4 faa1 	bl	8000ba8 <__aeabi_d2uiz>
 800c666:	2801      	cmp	r0, #1
 800c668:	bf38      	it	cc
 800c66a:	2001      	movcc	r0, #1
 800c66c:	f7f3 ff4a 	bl	8000504 <__aeabi_ui2d>
 800c670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c672:	4680      	mov	r8, r0
 800c674:	4689      	mov	r9, r1
 800c676:	bb23      	cbnz	r3, 800c6c2 <_strtod_l+0xb9a>
 800c678:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c67c:	9010      	str	r0, [sp, #64]	; 0x40
 800c67e:	9311      	str	r3, [sp, #68]	; 0x44
 800c680:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c684:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c68a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c68c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c690:	1a9b      	subs	r3, r3, r2
 800c692:	9309      	str	r3, [sp, #36]	; 0x24
 800c694:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c698:	eeb0 0a48 	vmov.f32	s0, s16
 800c69c:	eef0 0a68 	vmov.f32	s1, s17
 800c6a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c6a4:	f002 f94a 	bl	800e93c <__ulp>
 800c6a8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c6ac:	ec53 2b10 	vmov	r2, r3, d0
 800c6b0:	f7f3 ffa2 	bl	80005f8 <__aeabi_dmul>
 800c6b4:	ec53 2b18 	vmov	r2, r3, d8
 800c6b8:	f7f3 fde8 	bl	800028c <__adddf3>
 800c6bc:	4682      	mov	sl, r0
 800c6be:	468b      	mov	fp, r1
 800c6c0:	e78d      	b.n	800c5de <_strtod_l+0xab6>
 800c6c2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800c6c6:	e7db      	b.n	800c680 <_strtod_l+0xb58>
 800c6c8:	a311      	add	r3, pc, #68	; (adr r3, 800c710 <_strtod_l+0xbe8>)
 800c6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ce:	f7f4 fa05 	bl	8000adc <__aeabi_dcmplt>
 800c6d2:	e7b2      	b.n	800c63a <_strtod_l+0xb12>
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	930a      	str	r3, [sp, #40]	; 0x28
 800c6d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c6da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c6dc:	6013      	str	r3, [r2, #0]
 800c6de:	f7ff ba6b 	b.w	800bbb8 <_strtod_l+0x90>
 800c6e2:	2a65      	cmp	r2, #101	; 0x65
 800c6e4:	f43f ab5f 	beq.w	800bda6 <_strtod_l+0x27e>
 800c6e8:	2a45      	cmp	r2, #69	; 0x45
 800c6ea:	f43f ab5c 	beq.w	800bda6 <_strtod_l+0x27e>
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	f7ff bb94 	b.w	800be1c <_strtod_l+0x2f4>
 800c6f4:	f3af 8000 	nop.w
 800c6f8:	94a03595 	.word	0x94a03595
 800c6fc:	3fdfffff 	.word	0x3fdfffff
 800c700:	35afe535 	.word	0x35afe535
 800c704:	3fe00000 	.word	0x3fe00000
 800c708:	ffc00000 	.word	0xffc00000
 800c70c:	41dfffff 	.word	0x41dfffff
 800c710:	94a03595 	.word	0x94a03595
 800c714:	3fcfffff 	.word	0x3fcfffff
 800c718:	3ff00000 	.word	0x3ff00000
 800c71c:	7ff00000 	.word	0x7ff00000
 800c720:	7fe00000 	.word	0x7fe00000
 800c724:	7c9fffff 	.word	0x7c9fffff
 800c728:	3fe00000 	.word	0x3fe00000
 800c72c:	bff00000 	.word	0xbff00000
 800c730:	7fefffff 	.word	0x7fefffff

0800c734 <_strtod_r>:
 800c734:	4b01      	ldr	r3, [pc, #4]	; (800c73c <_strtod_r+0x8>)
 800c736:	f7ff b9f7 	b.w	800bb28 <_strtod_l>
 800c73a:	bf00      	nop
 800c73c:	20000080 	.word	0x20000080

0800c740 <_strtol_l.constprop.0>:
 800c740:	2b01      	cmp	r3, #1
 800c742:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c746:	d001      	beq.n	800c74c <_strtol_l.constprop.0+0xc>
 800c748:	2b24      	cmp	r3, #36	; 0x24
 800c74a:	d906      	bls.n	800c75a <_strtol_l.constprop.0+0x1a>
 800c74c:	f7fe f8f4 	bl	800a938 <__errno>
 800c750:	2316      	movs	r3, #22
 800c752:	6003      	str	r3, [r0, #0]
 800c754:	2000      	movs	r0, #0
 800c756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c75a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c840 <_strtol_l.constprop.0+0x100>
 800c75e:	460d      	mov	r5, r1
 800c760:	462e      	mov	r6, r5
 800c762:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c766:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c76a:	f017 0708 	ands.w	r7, r7, #8
 800c76e:	d1f7      	bne.n	800c760 <_strtol_l.constprop.0+0x20>
 800c770:	2c2d      	cmp	r4, #45	; 0x2d
 800c772:	d132      	bne.n	800c7da <_strtol_l.constprop.0+0x9a>
 800c774:	782c      	ldrb	r4, [r5, #0]
 800c776:	2701      	movs	r7, #1
 800c778:	1cb5      	adds	r5, r6, #2
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d05b      	beq.n	800c836 <_strtol_l.constprop.0+0xf6>
 800c77e:	2b10      	cmp	r3, #16
 800c780:	d109      	bne.n	800c796 <_strtol_l.constprop.0+0x56>
 800c782:	2c30      	cmp	r4, #48	; 0x30
 800c784:	d107      	bne.n	800c796 <_strtol_l.constprop.0+0x56>
 800c786:	782c      	ldrb	r4, [r5, #0]
 800c788:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c78c:	2c58      	cmp	r4, #88	; 0x58
 800c78e:	d14d      	bne.n	800c82c <_strtol_l.constprop.0+0xec>
 800c790:	786c      	ldrb	r4, [r5, #1]
 800c792:	2310      	movs	r3, #16
 800c794:	3502      	adds	r5, #2
 800c796:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c79a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c79e:	f04f 0c00 	mov.w	ip, #0
 800c7a2:	fbb8 f9f3 	udiv	r9, r8, r3
 800c7a6:	4666      	mov	r6, ip
 800c7a8:	fb03 8a19 	mls	sl, r3, r9, r8
 800c7ac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c7b0:	f1be 0f09 	cmp.w	lr, #9
 800c7b4:	d816      	bhi.n	800c7e4 <_strtol_l.constprop.0+0xa4>
 800c7b6:	4674      	mov	r4, lr
 800c7b8:	42a3      	cmp	r3, r4
 800c7ba:	dd24      	ble.n	800c806 <_strtol_l.constprop.0+0xc6>
 800c7bc:	f1bc 0f00 	cmp.w	ip, #0
 800c7c0:	db1e      	blt.n	800c800 <_strtol_l.constprop.0+0xc0>
 800c7c2:	45b1      	cmp	r9, r6
 800c7c4:	d31c      	bcc.n	800c800 <_strtol_l.constprop.0+0xc0>
 800c7c6:	d101      	bne.n	800c7cc <_strtol_l.constprop.0+0x8c>
 800c7c8:	45a2      	cmp	sl, r4
 800c7ca:	db19      	blt.n	800c800 <_strtol_l.constprop.0+0xc0>
 800c7cc:	fb06 4603 	mla	r6, r6, r3, r4
 800c7d0:	f04f 0c01 	mov.w	ip, #1
 800c7d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c7d8:	e7e8      	b.n	800c7ac <_strtol_l.constprop.0+0x6c>
 800c7da:	2c2b      	cmp	r4, #43	; 0x2b
 800c7dc:	bf04      	itt	eq
 800c7de:	782c      	ldrbeq	r4, [r5, #0]
 800c7e0:	1cb5      	addeq	r5, r6, #2
 800c7e2:	e7ca      	b.n	800c77a <_strtol_l.constprop.0+0x3a>
 800c7e4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c7e8:	f1be 0f19 	cmp.w	lr, #25
 800c7ec:	d801      	bhi.n	800c7f2 <_strtol_l.constprop.0+0xb2>
 800c7ee:	3c37      	subs	r4, #55	; 0x37
 800c7f0:	e7e2      	b.n	800c7b8 <_strtol_l.constprop.0+0x78>
 800c7f2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c7f6:	f1be 0f19 	cmp.w	lr, #25
 800c7fa:	d804      	bhi.n	800c806 <_strtol_l.constprop.0+0xc6>
 800c7fc:	3c57      	subs	r4, #87	; 0x57
 800c7fe:	e7db      	b.n	800c7b8 <_strtol_l.constprop.0+0x78>
 800c800:	f04f 3cff 	mov.w	ip, #4294967295
 800c804:	e7e6      	b.n	800c7d4 <_strtol_l.constprop.0+0x94>
 800c806:	f1bc 0f00 	cmp.w	ip, #0
 800c80a:	da05      	bge.n	800c818 <_strtol_l.constprop.0+0xd8>
 800c80c:	2322      	movs	r3, #34	; 0x22
 800c80e:	6003      	str	r3, [r0, #0]
 800c810:	4646      	mov	r6, r8
 800c812:	b942      	cbnz	r2, 800c826 <_strtol_l.constprop.0+0xe6>
 800c814:	4630      	mov	r0, r6
 800c816:	e79e      	b.n	800c756 <_strtol_l.constprop.0+0x16>
 800c818:	b107      	cbz	r7, 800c81c <_strtol_l.constprop.0+0xdc>
 800c81a:	4276      	negs	r6, r6
 800c81c:	2a00      	cmp	r2, #0
 800c81e:	d0f9      	beq.n	800c814 <_strtol_l.constprop.0+0xd4>
 800c820:	f1bc 0f00 	cmp.w	ip, #0
 800c824:	d000      	beq.n	800c828 <_strtol_l.constprop.0+0xe8>
 800c826:	1e69      	subs	r1, r5, #1
 800c828:	6011      	str	r1, [r2, #0]
 800c82a:	e7f3      	b.n	800c814 <_strtol_l.constprop.0+0xd4>
 800c82c:	2430      	movs	r4, #48	; 0x30
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d1b1      	bne.n	800c796 <_strtol_l.constprop.0+0x56>
 800c832:	2308      	movs	r3, #8
 800c834:	e7af      	b.n	800c796 <_strtol_l.constprop.0+0x56>
 800c836:	2c30      	cmp	r4, #48	; 0x30
 800c838:	d0a5      	beq.n	800c786 <_strtol_l.constprop.0+0x46>
 800c83a:	230a      	movs	r3, #10
 800c83c:	e7ab      	b.n	800c796 <_strtol_l.constprop.0+0x56>
 800c83e:	bf00      	nop
 800c840:	0800f9d1 	.word	0x0800f9d1

0800c844 <_strtol_r>:
 800c844:	f7ff bf7c 	b.w	800c740 <_strtol_l.constprop.0>

0800c848 <__swbuf_r>:
 800c848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c84a:	460e      	mov	r6, r1
 800c84c:	4614      	mov	r4, r2
 800c84e:	4605      	mov	r5, r0
 800c850:	b118      	cbz	r0, 800c85a <__swbuf_r+0x12>
 800c852:	6983      	ldr	r3, [r0, #24]
 800c854:	b90b      	cbnz	r3, 800c85a <__swbuf_r+0x12>
 800c856:	f001 f853 	bl	800d900 <__sinit>
 800c85a:	4b21      	ldr	r3, [pc, #132]	; (800c8e0 <__swbuf_r+0x98>)
 800c85c:	429c      	cmp	r4, r3
 800c85e:	d12b      	bne.n	800c8b8 <__swbuf_r+0x70>
 800c860:	686c      	ldr	r4, [r5, #4]
 800c862:	69a3      	ldr	r3, [r4, #24]
 800c864:	60a3      	str	r3, [r4, #8]
 800c866:	89a3      	ldrh	r3, [r4, #12]
 800c868:	071a      	lsls	r2, r3, #28
 800c86a:	d52f      	bpl.n	800c8cc <__swbuf_r+0x84>
 800c86c:	6923      	ldr	r3, [r4, #16]
 800c86e:	b36b      	cbz	r3, 800c8cc <__swbuf_r+0x84>
 800c870:	6923      	ldr	r3, [r4, #16]
 800c872:	6820      	ldr	r0, [r4, #0]
 800c874:	1ac0      	subs	r0, r0, r3
 800c876:	6963      	ldr	r3, [r4, #20]
 800c878:	b2f6      	uxtb	r6, r6
 800c87a:	4283      	cmp	r3, r0
 800c87c:	4637      	mov	r7, r6
 800c87e:	dc04      	bgt.n	800c88a <__swbuf_r+0x42>
 800c880:	4621      	mov	r1, r4
 800c882:	4628      	mov	r0, r5
 800c884:	f000 ffa8 	bl	800d7d8 <_fflush_r>
 800c888:	bb30      	cbnz	r0, 800c8d8 <__swbuf_r+0x90>
 800c88a:	68a3      	ldr	r3, [r4, #8]
 800c88c:	3b01      	subs	r3, #1
 800c88e:	60a3      	str	r3, [r4, #8]
 800c890:	6823      	ldr	r3, [r4, #0]
 800c892:	1c5a      	adds	r2, r3, #1
 800c894:	6022      	str	r2, [r4, #0]
 800c896:	701e      	strb	r6, [r3, #0]
 800c898:	6963      	ldr	r3, [r4, #20]
 800c89a:	3001      	adds	r0, #1
 800c89c:	4283      	cmp	r3, r0
 800c89e:	d004      	beq.n	800c8aa <__swbuf_r+0x62>
 800c8a0:	89a3      	ldrh	r3, [r4, #12]
 800c8a2:	07db      	lsls	r3, r3, #31
 800c8a4:	d506      	bpl.n	800c8b4 <__swbuf_r+0x6c>
 800c8a6:	2e0a      	cmp	r6, #10
 800c8a8:	d104      	bne.n	800c8b4 <__swbuf_r+0x6c>
 800c8aa:	4621      	mov	r1, r4
 800c8ac:	4628      	mov	r0, r5
 800c8ae:	f000 ff93 	bl	800d7d8 <_fflush_r>
 800c8b2:	b988      	cbnz	r0, 800c8d8 <__swbuf_r+0x90>
 800c8b4:	4638      	mov	r0, r7
 800c8b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8b8:	4b0a      	ldr	r3, [pc, #40]	; (800c8e4 <__swbuf_r+0x9c>)
 800c8ba:	429c      	cmp	r4, r3
 800c8bc:	d101      	bne.n	800c8c2 <__swbuf_r+0x7a>
 800c8be:	68ac      	ldr	r4, [r5, #8]
 800c8c0:	e7cf      	b.n	800c862 <__swbuf_r+0x1a>
 800c8c2:	4b09      	ldr	r3, [pc, #36]	; (800c8e8 <__swbuf_r+0xa0>)
 800c8c4:	429c      	cmp	r4, r3
 800c8c6:	bf08      	it	eq
 800c8c8:	68ec      	ldreq	r4, [r5, #12]
 800c8ca:	e7ca      	b.n	800c862 <__swbuf_r+0x1a>
 800c8cc:	4621      	mov	r1, r4
 800c8ce:	4628      	mov	r0, r5
 800c8d0:	f000 f80c 	bl	800c8ec <__swsetup_r>
 800c8d4:	2800      	cmp	r0, #0
 800c8d6:	d0cb      	beq.n	800c870 <__swbuf_r+0x28>
 800c8d8:	f04f 37ff 	mov.w	r7, #4294967295
 800c8dc:	e7ea      	b.n	800c8b4 <__swbuf_r+0x6c>
 800c8de:	bf00      	nop
 800c8e0:	0800fb84 	.word	0x0800fb84
 800c8e4:	0800fba4 	.word	0x0800fba4
 800c8e8:	0800fb64 	.word	0x0800fb64

0800c8ec <__swsetup_r>:
 800c8ec:	4b32      	ldr	r3, [pc, #200]	; (800c9b8 <__swsetup_r+0xcc>)
 800c8ee:	b570      	push	{r4, r5, r6, lr}
 800c8f0:	681d      	ldr	r5, [r3, #0]
 800c8f2:	4606      	mov	r6, r0
 800c8f4:	460c      	mov	r4, r1
 800c8f6:	b125      	cbz	r5, 800c902 <__swsetup_r+0x16>
 800c8f8:	69ab      	ldr	r3, [r5, #24]
 800c8fa:	b913      	cbnz	r3, 800c902 <__swsetup_r+0x16>
 800c8fc:	4628      	mov	r0, r5
 800c8fe:	f000 ffff 	bl	800d900 <__sinit>
 800c902:	4b2e      	ldr	r3, [pc, #184]	; (800c9bc <__swsetup_r+0xd0>)
 800c904:	429c      	cmp	r4, r3
 800c906:	d10f      	bne.n	800c928 <__swsetup_r+0x3c>
 800c908:	686c      	ldr	r4, [r5, #4]
 800c90a:	89a3      	ldrh	r3, [r4, #12]
 800c90c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c910:	0719      	lsls	r1, r3, #28
 800c912:	d42c      	bmi.n	800c96e <__swsetup_r+0x82>
 800c914:	06dd      	lsls	r5, r3, #27
 800c916:	d411      	bmi.n	800c93c <__swsetup_r+0x50>
 800c918:	2309      	movs	r3, #9
 800c91a:	6033      	str	r3, [r6, #0]
 800c91c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c920:	81a3      	strh	r3, [r4, #12]
 800c922:	f04f 30ff 	mov.w	r0, #4294967295
 800c926:	e03e      	b.n	800c9a6 <__swsetup_r+0xba>
 800c928:	4b25      	ldr	r3, [pc, #148]	; (800c9c0 <__swsetup_r+0xd4>)
 800c92a:	429c      	cmp	r4, r3
 800c92c:	d101      	bne.n	800c932 <__swsetup_r+0x46>
 800c92e:	68ac      	ldr	r4, [r5, #8]
 800c930:	e7eb      	b.n	800c90a <__swsetup_r+0x1e>
 800c932:	4b24      	ldr	r3, [pc, #144]	; (800c9c4 <__swsetup_r+0xd8>)
 800c934:	429c      	cmp	r4, r3
 800c936:	bf08      	it	eq
 800c938:	68ec      	ldreq	r4, [r5, #12]
 800c93a:	e7e6      	b.n	800c90a <__swsetup_r+0x1e>
 800c93c:	0758      	lsls	r0, r3, #29
 800c93e:	d512      	bpl.n	800c966 <__swsetup_r+0x7a>
 800c940:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c942:	b141      	cbz	r1, 800c956 <__swsetup_r+0x6a>
 800c944:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c948:	4299      	cmp	r1, r3
 800c94a:	d002      	beq.n	800c952 <__swsetup_r+0x66>
 800c94c:	4630      	mov	r0, r6
 800c94e:	f002 f95b 	bl	800ec08 <_free_r>
 800c952:	2300      	movs	r3, #0
 800c954:	6363      	str	r3, [r4, #52]	; 0x34
 800c956:	89a3      	ldrh	r3, [r4, #12]
 800c958:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c95c:	81a3      	strh	r3, [r4, #12]
 800c95e:	2300      	movs	r3, #0
 800c960:	6063      	str	r3, [r4, #4]
 800c962:	6923      	ldr	r3, [r4, #16]
 800c964:	6023      	str	r3, [r4, #0]
 800c966:	89a3      	ldrh	r3, [r4, #12]
 800c968:	f043 0308 	orr.w	r3, r3, #8
 800c96c:	81a3      	strh	r3, [r4, #12]
 800c96e:	6923      	ldr	r3, [r4, #16]
 800c970:	b94b      	cbnz	r3, 800c986 <__swsetup_r+0x9a>
 800c972:	89a3      	ldrh	r3, [r4, #12]
 800c974:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c97c:	d003      	beq.n	800c986 <__swsetup_r+0x9a>
 800c97e:	4621      	mov	r1, r4
 800c980:	4630      	mov	r0, r6
 800c982:	f001 fbf5 	bl	800e170 <__smakebuf_r>
 800c986:	89a0      	ldrh	r0, [r4, #12]
 800c988:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c98c:	f010 0301 	ands.w	r3, r0, #1
 800c990:	d00a      	beq.n	800c9a8 <__swsetup_r+0xbc>
 800c992:	2300      	movs	r3, #0
 800c994:	60a3      	str	r3, [r4, #8]
 800c996:	6963      	ldr	r3, [r4, #20]
 800c998:	425b      	negs	r3, r3
 800c99a:	61a3      	str	r3, [r4, #24]
 800c99c:	6923      	ldr	r3, [r4, #16]
 800c99e:	b943      	cbnz	r3, 800c9b2 <__swsetup_r+0xc6>
 800c9a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c9a4:	d1ba      	bne.n	800c91c <__swsetup_r+0x30>
 800c9a6:	bd70      	pop	{r4, r5, r6, pc}
 800c9a8:	0781      	lsls	r1, r0, #30
 800c9aa:	bf58      	it	pl
 800c9ac:	6963      	ldrpl	r3, [r4, #20]
 800c9ae:	60a3      	str	r3, [r4, #8]
 800c9b0:	e7f4      	b.n	800c99c <__swsetup_r+0xb0>
 800c9b2:	2000      	movs	r0, #0
 800c9b4:	e7f7      	b.n	800c9a6 <__swsetup_r+0xba>
 800c9b6:	bf00      	nop
 800c9b8:	20000018 	.word	0x20000018
 800c9bc:	0800fb84 	.word	0x0800fb84
 800c9c0:	0800fba4 	.word	0x0800fba4
 800c9c4:	0800fb64 	.word	0x0800fb64

0800c9c8 <abort>:
 800c9c8:	b508      	push	{r3, lr}
 800c9ca:	2006      	movs	r0, #6
 800c9cc:	f002 fbc8 	bl	800f160 <raise>
 800c9d0:	2001      	movs	r0, #1
 800c9d2:	f7f4 fbd6 	bl	8001182 <_exit>

0800c9d6 <quorem>:
 800c9d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9da:	6903      	ldr	r3, [r0, #16]
 800c9dc:	690c      	ldr	r4, [r1, #16]
 800c9de:	42a3      	cmp	r3, r4
 800c9e0:	4607      	mov	r7, r0
 800c9e2:	f2c0 8081 	blt.w	800cae8 <quorem+0x112>
 800c9e6:	3c01      	subs	r4, #1
 800c9e8:	f101 0814 	add.w	r8, r1, #20
 800c9ec:	f100 0514 	add.w	r5, r0, #20
 800c9f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c9f4:	9301      	str	r3, [sp, #4]
 800c9f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c9fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c9fe:	3301      	adds	r3, #1
 800ca00:	429a      	cmp	r2, r3
 800ca02:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ca06:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ca0a:	fbb2 f6f3 	udiv	r6, r2, r3
 800ca0e:	d331      	bcc.n	800ca74 <quorem+0x9e>
 800ca10:	f04f 0e00 	mov.w	lr, #0
 800ca14:	4640      	mov	r0, r8
 800ca16:	46ac      	mov	ip, r5
 800ca18:	46f2      	mov	sl, lr
 800ca1a:	f850 2b04 	ldr.w	r2, [r0], #4
 800ca1e:	b293      	uxth	r3, r2
 800ca20:	fb06 e303 	mla	r3, r6, r3, lr
 800ca24:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	ebaa 0303 	sub.w	r3, sl, r3
 800ca2e:	f8dc a000 	ldr.w	sl, [ip]
 800ca32:	0c12      	lsrs	r2, r2, #16
 800ca34:	fa13 f38a 	uxtah	r3, r3, sl
 800ca38:	fb06 e202 	mla	r2, r6, r2, lr
 800ca3c:	9300      	str	r3, [sp, #0]
 800ca3e:	9b00      	ldr	r3, [sp, #0]
 800ca40:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ca44:	b292      	uxth	r2, r2
 800ca46:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ca4a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ca4e:	f8bd 3000 	ldrh.w	r3, [sp]
 800ca52:	4581      	cmp	r9, r0
 800ca54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca58:	f84c 3b04 	str.w	r3, [ip], #4
 800ca5c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ca60:	d2db      	bcs.n	800ca1a <quorem+0x44>
 800ca62:	f855 300b 	ldr.w	r3, [r5, fp]
 800ca66:	b92b      	cbnz	r3, 800ca74 <quorem+0x9e>
 800ca68:	9b01      	ldr	r3, [sp, #4]
 800ca6a:	3b04      	subs	r3, #4
 800ca6c:	429d      	cmp	r5, r3
 800ca6e:	461a      	mov	r2, r3
 800ca70:	d32e      	bcc.n	800cad0 <quorem+0xfa>
 800ca72:	613c      	str	r4, [r7, #16]
 800ca74:	4638      	mov	r0, r7
 800ca76:	f001 febb 	bl	800e7f0 <__mcmp>
 800ca7a:	2800      	cmp	r0, #0
 800ca7c:	db24      	blt.n	800cac8 <quorem+0xf2>
 800ca7e:	3601      	adds	r6, #1
 800ca80:	4628      	mov	r0, r5
 800ca82:	f04f 0c00 	mov.w	ip, #0
 800ca86:	f858 2b04 	ldr.w	r2, [r8], #4
 800ca8a:	f8d0 e000 	ldr.w	lr, [r0]
 800ca8e:	b293      	uxth	r3, r2
 800ca90:	ebac 0303 	sub.w	r3, ip, r3
 800ca94:	0c12      	lsrs	r2, r2, #16
 800ca96:	fa13 f38e 	uxtah	r3, r3, lr
 800ca9a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ca9e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800caa2:	b29b      	uxth	r3, r3
 800caa4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800caa8:	45c1      	cmp	r9, r8
 800caaa:	f840 3b04 	str.w	r3, [r0], #4
 800caae:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cab2:	d2e8      	bcs.n	800ca86 <quorem+0xb0>
 800cab4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cab8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cabc:	b922      	cbnz	r2, 800cac8 <quorem+0xf2>
 800cabe:	3b04      	subs	r3, #4
 800cac0:	429d      	cmp	r5, r3
 800cac2:	461a      	mov	r2, r3
 800cac4:	d30a      	bcc.n	800cadc <quorem+0x106>
 800cac6:	613c      	str	r4, [r7, #16]
 800cac8:	4630      	mov	r0, r6
 800caca:	b003      	add	sp, #12
 800cacc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cad0:	6812      	ldr	r2, [r2, #0]
 800cad2:	3b04      	subs	r3, #4
 800cad4:	2a00      	cmp	r2, #0
 800cad6:	d1cc      	bne.n	800ca72 <quorem+0x9c>
 800cad8:	3c01      	subs	r4, #1
 800cada:	e7c7      	b.n	800ca6c <quorem+0x96>
 800cadc:	6812      	ldr	r2, [r2, #0]
 800cade:	3b04      	subs	r3, #4
 800cae0:	2a00      	cmp	r2, #0
 800cae2:	d1f0      	bne.n	800cac6 <quorem+0xf0>
 800cae4:	3c01      	subs	r4, #1
 800cae6:	e7eb      	b.n	800cac0 <quorem+0xea>
 800cae8:	2000      	movs	r0, #0
 800caea:	e7ee      	b.n	800caca <quorem+0xf4>
 800caec:	0000      	movs	r0, r0
	...

0800caf0 <_dtoa_r>:
 800caf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caf4:	ed2d 8b04 	vpush	{d8-d9}
 800caf8:	ec57 6b10 	vmov	r6, r7, d0
 800cafc:	b093      	sub	sp, #76	; 0x4c
 800cafe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cb00:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cb04:	9106      	str	r1, [sp, #24]
 800cb06:	ee10 aa10 	vmov	sl, s0
 800cb0a:	4604      	mov	r4, r0
 800cb0c:	9209      	str	r2, [sp, #36]	; 0x24
 800cb0e:	930c      	str	r3, [sp, #48]	; 0x30
 800cb10:	46bb      	mov	fp, r7
 800cb12:	b975      	cbnz	r5, 800cb32 <_dtoa_r+0x42>
 800cb14:	2010      	movs	r0, #16
 800cb16:	f001 fb6b 	bl	800e1f0 <malloc>
 800cb1a:	4602      	mov	r2, r0
 800cb1c:	6260      	str	r0, [r4, #36]	; 0x24
 800cb1e:	b920      	cbnz	r0, 800cb2a <_dtoa_r+0x3a>
 800cb20:	4ba7      	ldr	r3, [pc, #668]	; (800cdc0 <_dtoa_r+0x2d0>)
 800cb22:	21ea      	movs	r1, #234	; 0xea
 800cb24:	48a7      	ldr	r0, [pc, #668]	; (800cdc4 <_dtoa_r+0x2d4>)
 800cb26:	f7fd fee9 	bl	800a8fc <__assert_func>
 800cb2a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cb2e:	6005      	str	r5, [r0, #0]
 800cb30:	60c5      	str	r5, [r0, #12]
 800cb32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb34:	6819      	ldr	r1, [r3, #0]
 800cb36:	b151      	cbz	r1, 800cb4e <_dtoa_r+0x5e>
 800cb38:	685a      	ldr	r2, [r3, #4]
 800cb3a:	604a      	str	r2, [r1, #4]
 800cb3c:	2301      	movs	r3, #1
 800cb3e:	4093      	lsls	r3, r2
 800cb40:	608b      	str	r3, [r1, #8]
 800cb42:	4620      	mov	r0, r4
 800cb44:	f001 fbc8 	bl	800e2d8 <_Bfree>
 800cb48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	601a      	str	r2, [r3, #0]
 800cb4e:	1e3b      	subs	r3, r7, #0
 800cb50:	bfaa      	itet	ge
 800cb52:	2300      	movge	r3, #0
 800cb54:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cb58:	f8c8 3000 	strge.w	r3, [r8]
 800cb5c:	4b9a      	ldr	r3, [pc, #616]	; (800cdc8 <_dtoa_r+0x2d8>)
 800cb5e:	bfbc      	itt	lt
 800cb60:	2201      	movlt	r2, #1
 800cb62:	f8c8 2000 	strlt.w	r2, [r8]
 800cb66:	ea33 030b 	bics.w	r3, r3, fp
 800cb6a:	d11b      	bne.n	800cba4 <_dtoa_r+0xb4>
 800cb6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cb6e:	f242 730f 	movw	r3, #9999	; 0x270f
 800cb72:	6013      	str	r3, [r2, #0]
 800cb74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb78:	4333      	orrs	r3, r6
 800cb7a:	f000 8592 	beq.w	800d6a2 <_dtoa_r+0xbb2>
 800cb7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb80:	b963      	cbnz	r3, 800cb9c <_dtoa_r+0xac>
 800cb82:	4b92      	ldr	r3, [pc, #584]	; (800cdcc <_dtoa_r+0x2dc>)
 800cb84:	e022      	b.n	800cbcc <_dtoa_r+0xdc>
 800cb86:	4b92      	ldr	r3, [pc, #584]	; (800cdd0 <_dtoa_r+0x2e0>)
 800cb88:	9301      	str	r3, [sp, #4]
 800cb8a:	3308      	adds	r3, #8
 800cb8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cb8e:	6013      	str	r3, [r2, #0]
 800cb90:	9801      	ldr	r0, [sp, #4]
 800cb92:	b013      	add	sp, #76	; 0x4c
 800cb94:	ecbd 8b04 	vpop	{d8-d9}
 800cb98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb9c:	4b8b      	ldr	r3, [pc, #556]	; (800cdcc <_dtoa_r+0x2dc>)
 800cb9e:	9301      	str	r3, [sp, #4]
 800cba0:	3303      	adds	r3, #3
 800cba2:	e7f3      	b.n	800cb8c <_dtoa_r+0x9c>
 800cba4:	2200      	movs	r2, #0
 800cba6:	2300      	movs	r3, #0
 800cba8:	4650      	mov	r0, sl
 800cbaa:	4659      	mov	r1, fp
 800cbac:	f7f3 ff8c 	bl	8000ac8 <__aeabi_dcmpeq>
 800cbb0:	ec4b ab19 	vmov	d9, sl, fp
 800cbb4:	4680      	mov	r8, r0
 800cbb6:	b158      	cbz	r0, 800cbd0 <_dtoa_r+0xe0>
 800cbb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cbba:	2301      	movs	r3, #1
 800cbbc:	6013      	str	r3, [r2, #0]
 800cbbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	f000 856b 	beq.w	800d69c <_dtoa_r+0xbac>
 800cbc6:	4883      	ldr	r0, [pc, #524]	; (800cdd4 <_dtoa_r+0x2e4>)
 800cbc8:	6018      	str	r0, [r3, #0]
 800cbca:	1e43      	subs	r3, r0, #1
 800cbcc:	9301      	str	r3, [sp, #4]
 800cbce:	e7df      	b.n	800cb90 <_dtoa_r+0xa0>
 800cbd0:	ec4b ab10 	vmov	d0, sl, fp
 800cbd4:	aa10      	add	r2, sp, #64	; 0x40
 800cbd6:	a911      	add	r1, sp, #68	; 0x44
 800cbd8:	4620      	mov	r0, r4
 800cbda:	f001 ff2b 	bl	800ea34 <__d2b>
 800cbde:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800cbe2:	ee08 0a10 	vmov	s16, r0
 800cbe6:	2d00      	cmp	r5, #0
 800cbe8:	f000 8084 	beq.w	800ccf4 <_dtoa_r+0x204>
 800cbec:	ee19 3a90 	vmov	r3, s19
 800cbf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cbf4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800cbf8:	4656      	mov	r6, sl
 800cbfa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800cbfe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cc02:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800cc06:	4b74      	ldr	r3, [pc, #464]	; (800cdd8 <_dtoa_r+0x2e8>)
 800cc08:	2200      	movs	r2, #0
 800cc0a:	4630      	mov	r0, r6
 800cc0c:	4639      	mov	r1, r7
 800cc0e:	f7f3 fb3b 	bl	8000288 <__aeabi_dsub>
 800cc12:	a365      	add	r3, pc, #404	; (adr r3, 800cda8 <_dtoa_r+0x2b8>)
 800cc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc18:	f7f3 fcee 	bl	80005f8 <__aeabi_dmul>
 800cc1c:	a364      	add	r3, pc, #400	; (adr r3, 800cdb0 <_dtoa_r+0x2c0>)
 800cc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc22:	f7f3 fb33 	bl	800028c <__adddf3>
 800cc26:	4606      	mov	r6, r0
 800cc28:	4628      	mov	r0, r5
 800cc2a:	460f      	mov	r7, r1
 800cc2c:	f7f3 fc7a 	bl	8000524 <__aeabi_i2d>
 800cc30:	a361      	add	r3, pc, #388	; (adr r3, 800cdb8 <_dtoa_r+0x2c8>)
 800cc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc36:	f7f3 fcdf 	bl	80005f8 <__aeabi_dmul>
 800cc3a:	4602      	mov	r2, r0
 800cc3c:	460b      	mov	r3, r1
 800cc3e:	4630      	mov	r0, r6
 800cc40:	4639      	mov	r1, r7
 800cc42:	f7f3 fb23 	bl	800028c <__adddf3>
 800cc46:	4606      	mov	r6, r0
 800cc48:	460f      	mov	r7, r1
 800cc4a:	f7f3 ff85 	bl	8000b58 <__aeabi_d2iz>
 800cc4e:	2200      	movs	r2, #0
 800cc50:	9000      	str	r0, [sp, #0]
 800cc52:	2300      	movs	r3, #0
 800cc54:	4630      	mov	r0, r6
 800cc56:	4639      	mov	r1, r7
 800cc58:	f7f3 ff40 	bl	8000adc <__aeabi_dcmplt>
 800cc5c:	b150      	cbz	r0, 800cc74 <_dtoa_r+0x184>
 800cc5e:	9800      	ldr	r0, [sp, #0]
 800cc60:	f7f3 fc60 	bl	8000524 <__aeabi_i2d>
 800cc64:	4632      	mov	r2, r6
 800cc66:	463b      	mov	r3, r7
 800cc68:	f7f3 ff2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc6c:	b910      	cbnz	r0, 800cc74 <_dtoa_r+0x184>
 800cc6e:	9b00      	ldr	r3, [sp, #0]
 800cc70:	3b01      	subs	r3, #1
 800cc72:	9300      	str	r3, [sp, #0]
 800cc74:	9b00      	ldr	r3, [sp, #0]
 800cc76:	2b16      	cmp	r3, #22
 800cc78:	d85a      	bhi.n	800cd30 <_dtoa_r+0x240>
 800cc7a:	9a00      	ldr	r2, [sp, #0]
 800cc7c:	4b57      	ldr	r3, [pc, #348]	; (800cddc <_dtoa_r+0x2ec>)
 800cc7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc86:	ec51 0b19 	vmov	r0, r1, d9
 800cc8a:	f7f3 ff27 	bl	8000adc <__aeabi_dcmplt>
 800cc8e:	2800      	cmp	r0, #0
 800cc90:	d050      	beq.n	800cd34 <_dtoa_r+0x244>
 800cc92:	9b00      	ldr	r3, [sp, #0]
 800cc94:	3b01      	subs	r3, #1
 800cc96:	9300      	str	r3, [sp, #0]
 800cc98:	2300      	movs	r3, #0
 800cc9a:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cc9e:	1b5d      	subs	r5, r3, r5
 800cca0:	1e6b      	subs	r3, r5, #1
 800cca2:	9305      	str	r3, [sp, #20]
 800cca4:	bf45      	ittet	mi
 800cca6:	f1c5 0301 	rsbmi	r3, r5, #1
 800ccaa:	9304      	strmi	r3, [sp, #16]
 800ccac:	2300      	movpl	r3, #0
 800ccae:	2300      	movmi	r3, #0
 800ccb0:	bf4c      	ite	mi
 800ccb2:	9305      	strmi	r3, [sp, #20]
 800ccb4:	9304      	strpl	r3, [sp, #16]
 800ccb6:	9b00      	ldr	r3, [sp, #0]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	db3d      	blt.n	800cd38 <_dtoa_r+0x248>
 800ccbc:	9b05      	ldr	r3, [sp, #20]
 800ccbe:	9a00      	ldr	r2, [sp, #0]
 800ccc0:	920a      	str	r2, [sp, #40]	; 0x28
 800ccc2:	4413      	add	r3, r2
 800ccc4:	9305      	str	r3, [sp, #20]
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	9307      	str	r3, [sp, #28]
 800ccca:	9b06      	ldr	r3, [sp, #24]
 800cccc:	2b09      	cmp	r3, #9
 800ccce:	f200 8089 	bhi.w	800cde4 <_dtoa_r+0x2f4>
 800ccd2:	2b05      	cmp	r3, #5
 800ccd4:	bfc4      	itt	gt
 800ccd6:	3b04      	subgt	r3, #4
 800ccd8:	9306      	strgt	r3, [sp, #24]
 800ccda:	9b06      	ldr	r3, [sp, #24]
 800ccdc:	f1a3 0302 	sub.w	r3, r3, #2
 800cce0:	bfcc      	ite	gt
 800cce2:	2500      	movgt	r5, #0
 800cce4:	2501      	movle	r5, #1
 800cce6:	2b03      	cmp	r3, #3
 800cce8:	f200 8087 	bhi.w	800cdfa <_dtoa_r+0x30a>
 800ccec:	e8df f003 	tbb	[pc, r3]
 800ccf0:	59383a2d 	.word	0x59383a2d
 800ccf4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ccf8:	441d      	add	r5, r3
 800ccfa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ccfe:	2b20      	cmp	r3, #32
 800cd00:	bfc1      	itttt	gt
 800cd02:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cd06:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800cd0a:	fa0b f303 	lslgt.w	r3, fp, r3
 800cd0e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cd12:	bfda      	itte	le
 800cd14:	f1c3 0320 	rsble	r3, r3, #32
 800cd18:	fa06 f003 	lslle.w	r0, r6, r3
 800cd1c:	4318      	orrgt	r0, r3
 800cd1e:	f7f3 fbf1 	bl	8000504 <__aeabi_ui2d>
 800cd22:	2301      	movs	r3, #1
 800cd24:	4606      	mov	r6, r0
 800cd26:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800cd2a:	3d01      	subs	r5, #1
 800cd2c:	930e      	str	r3, [sp, #56]	; 0x38
 800cd2e:	e76a      	b.n	800cc06 <_dtoa_r+0x116>
 800cd30:	2301      	movs	r3, #1
 800cd32:	e7b2      	b.n	800cc9a <_dtoa_r+0x1aa>
 800cd34:	900b      	str	r0, [sp, #44]	; 0x2c
 800cd36:	e7b1      	b.n	800cc9c <_dtoa_r+0x1ac>
 800cd38:	9b04      	ldr	r3, [sp, #16]
 800cd3a:	9a00      	ldr	r2, [sp, #0]
 800cd3c:	1a9b      	subs	r3, r3, r2
 800cd3e:	9304      	str	r3, [sp, #16]
 800cd40:	4253      	negs	r3, r2
 800cd42:	9307      	str	r3, [sp, #28]
 800cd44:	2300      	movs	r3, #0
 800cd46:	930a      	str	r3, [sp, #40]	; 0x28
 800cd48:	e7bf      	b.n	800ccca <_dtoa_r+0x1da>
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	9308      	str	r3, [sp, #32]
 800cd4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	dc55      	bgt.n	800ce00 <_dtoa_r+0x310>
 800cd54:	2301      	movs	r3, #1
 800cd56:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cd5a:	461a      	mov	r2, r3
 800cd5c:	9209      	str	r2, [sp, #36]	; 0x24
 800cd5e:	e00c      	b.n	800cd7a <_dtoa_r+0x28a>
 800cd60:	2301      	movs	r3, #1
 800cd62:	e7f3      	b.n	800cd4c <_dtoa_r+0x25c>
 800cd64:	2300      	movs	r3, #0
 800cd66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd68:	9308      	str	r3, [sp, #32]
 800cd6a:	9b00      	ldr	r3, [sp, #0]
 800cd6c:	4413      	add	r3, r2
 800cd6e:	9302      	str	r3, [sp, #8]
 800cd70:	3301      	adds	r3, #1
 800cd72:	2b01      	cmp	r3, #1
 800cd74:	9303      	str	r3, [sp, #12]
 800cd76:	bfb8      	it	lt
 800cd78:	2301      	movlt	r3, #1
 800cd7a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	6042      	str	r2, [r0, #4]
 800cd80:	2204      	movs	r2, #4
 800cd82:	f102 0614 	add.w	r6, r2, #20
 800cd86:	429e      	cmp	r6, r3
 800cd88:	6841      	ldr	r1, [r0, #4]
 800cd8a:	d93d      	bls.n	800ce08 <_dtoa_r+0x318>
 800cd8c:	4620      	mov	r0, r4
 800cd8e:	f001 fa63 	bl	800e258 <_Balloc>
 800cd92:	9001      	str	r0, [sp, #4]
 800cd94:	2800      	cmp	r0, #0
 800cd96:	d13b      	bne.n	800ce10 <_dtoa_r+0x320>
 800cd98:	4b11      	ldr	r3, [pc, #68]	; (800cde0 <_dtoa_r+0x2f0>)
 800cd9a:	4602      	mov	r2, r0
 800cd9c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cda0:	e6c0      	b.n	800cb24 <_dtoa_r+0x34>
 800cda2:	2301      	movs	r3, #1
 800cda4:	e7df      	b.n	800cd66 <_dtoa_r+0x276>
 800cda6:	bf00      	nop
 800cda8:	636f4361 	.word	0x636f4361
 800cdac:	3fd287a7 	.word	0x3fd287a7
 800cdb0:	8b60c8b3 	.word	0x8b60c8b3
 800cdb4:	3fc68a28 	.word	0x3fc68a28
 800cdb8:	509f79fb 	.word	0x509f79fb
 800cdbc:	3fd34413 	.word	0x3fd34413
 800cdc0:	0800fade 	.word	0x0800fade
 800cdc4:	0800faf5 	.word	0x0800faf5
 800cdc8:	7ff00000 	.word	0x7ff00000
 800cdcc:	0800fada 	.word	0x0800fada
 800cdd0:	0800fad1 	.word	0x0800fad1
 800cdd4:	0800f952 	.word	0x0800f952
 800cdd8:	3ff80000 	.word	0x3ff80000
 800cddc:	0800fcc8 	.word	0x0800fcc8
 800cde0:	0800fb50 	.word	0x0800fb50
 800cde4:	2501      	movs	r5, #1
 800cde6:	2300      	movs	r3, #0
 800cde8:	9306      	str	r3, [sp, #24]
 800cdea:	9508      	str	r5, [sp, #32]
 800cdec:	f04f 33ff 	mov.w	r3, #4294967295
 800cdf0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	2312      	movs	r3, #18
 800cdf8:	e7b0      	b.n	800cd5c <_dtoa_r+0x26c>
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	9308      	str	r3, [sp, #32]
 800cdfe:	e7f5      	b.n	800cdec <_dtoa_r+0x2fc>
 800ce00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce02:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ce06:	e7b8      	b.n	800cd7a <_dtoa_r+0x28a>
 800ce08:	3101      	adds	r1, #1
 800ce0a:	6041      	str	r1, [r0, #4]
 800ce0c:	0052      	lsls	r2, r2, #1
 800ce0e:	e7b8      	b.n	800cd82 <_dtoa_r+0x292>
 800ce10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce12:	9a01      	ldr	r2, [sp, #4]
 800ce14:	601a      	str	r2, [r3, #0]
 800ce16:	9b03      	ldr	r3, [sp, #12]
 800ce18:	2b0e      	cmp	r3, #14
 800ce1a:	f200 809d 	bhi.w	800cf58 <_dtoa_r+0x468>
 800ce1e:	2d00      	cmp	r5, #0
 800ce20:	f000 809a 	beq.w	800cf58 <_dtoa_r+0x468>
 800ce24:	9b00      	ldr	r3, [sp, #0]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	dd32      	ble.n	800ce90 <_dtoa_r+0x3a0>
 800ce2a:	4ab7      	ldr	r2, [pc, #732]	; (800d108 <_dtoa_r+0x618>)
 800ce2c:	f003 030f 	and.w	r3, r3, #15
 800ce30:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ce34:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ce38:	9b00      	ldr	r3, [sp, #0]
 800ce3a:	05d8      	lsls	r0, r3, #23
 800ce3c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ce40:	d516      	bpl.n	800ce70 <_dtoa_r+0x380>
 800ce42:	4bb2      	ldr	r3, [pc, #712]	; (800d10c <_dtoa_r+0x61c>)
 800ce44:	ec51 0b19 	vmov	r0, r1, d9
 800ce48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ce4c:	f7f3 fcfe 	bl	800084c <__aeabi_ddiv>
 800ce50:	f007 070f 	and.w	r7, r7, #15
 800ce54:	4682      	mov	sl, r0
 800ce56:	468b      	mov	fp, r1
 800ce58:	2503      	movs	r5, #3
 800ce5a:	4eac      	ldr	r6, [pc, #688]	; (800d10c <_dtoa_r+0x61c>)
 800ce5c:	b957      	cbnz	r7, 800ce74 <_dtoa_r+0x384>
 800ce5e:	4642      	mov	r2, r8
 800ce60:	464b      	mov	r3, r9
 800ce62:	4650      	mov	r0, sl
 800ce64:	4659      	mov	r1, fp
 800ce66:	f7f3 fcf1 	bl	800084c <__aeabi_ddiv>
 800ce6a:	4682      	mov	sl, r0
 800ce6c:	468b      	mov	fp, r1
 800ce6e:	e028      	b.n	800cec2 <_dtoa_r+0x3d2>
 800ce70:	2502      	movs	r5, #2
 800ce72:	e7f2      	b.n	800ce5a <_dtoa_r+0x36a>
 800ce74:	07f9      	lsls	r1, r7, #31
 800ce76:	d508      	bpl.n	800ce8a <_dtoa_r+0x39a>
 800ce78:	4640      	mov	r0, r8
 800ce7a:	4649      	mov	r1, r9
 800ce7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ce80:	f7f3 fbba 	bl	80005f8 <__aeabi_dmul>
 800ce84:	3501      	adds	r5, #1
 800ce86:	4680      	mov	r8, r0
 800ce88:	4689      	mov	r9, r1
 800ce8a:	107f      	asrs	r7, r7, #1
 800ce8c:	3608      	adds	r6, #8
 800ce8e:	e7e5      	b.n	800ce5c <_dtoa_r+0x36c>
 800ce90:	f000 809b 	beq.w	800cfca <_dtoa_r+0x4da>
 800ce94:	9b00      	ldr	r3, [sp, #0]
 800ce96:	4f9d      	ldr	r7, [pc, #628]	; (800d10c <_dtoa_r+0x61c>)
 800ce98:	425e      	negs	r6, r3
 800ce9a:	4b9b      	ldr	r3, [pc, #620]	; (800d108 <_dtoa_r+0x618>)
 800ce9c:	f006 020f 	and.w	r2, r6, #15
 800cea0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea8:	ec51 0b19 	vmov	r0, r1, d9
 800ceac:	f7f3 fba4 	bl	80005f8 <__aeabi_dmul>
 800ceb0:	1136      	asrs	r6, r6, #4
 800ceb2:	4682      	mov	sl, r0
 800ceb4:	468b      	mov	fp, r1
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	2502      	movs	r5, #2
 800ceba:	2e00      	cmp	r6, #0
 800cebc:	d17a      	bne.n	800cfb4 <_dtoa_r+0x4c4>
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d1d3      	bne.n	800ce6a <_dtoa_r+0x37a>
 800cec2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	f000 8082 	beq.w	800cfce <_dtoa_r+0x4de>
 800ceca:	4b91      	ldr	r3, [pc, #580]	; (800d110 <_dtoa_r+0x620>)
 800cecc:	2200      	movs	r2, #0
 800cece:	4650      	mov	r0, sl
 800ced0:	4659      	mov	r1, fp
 800ced2:	f7f3 fe03 	bl	8000adc <__aeabi_dcmplt>
 800ced6:	2800      	cmp	r0, #0
 800ced8:	d079      	beq.n	800cfce <_dtoa_r+0x4de>
 800ceda:	9b03      	ldr	r3, [sp, #12]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d076      	beq.n	800cfce <_dtoa_r+0x4de>
 800cee0:	9b02      	ldr	r3, [sp, #8]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	dd36      	ble.n	800cf54 <_dtoa_r+0x464>
 800cee6:	9b00      	ldr	r3, [sp, #0]
 800cee8:	4650      	mov	r0, sl
 800ceea:	4659      	mov	r1, fp
 800ceec:	1e5f      	subs	r7, r3, #1
 800ceee:	2200      	movs	r2, #0
 800cef0:	4b88      	ldr	r3, [pc, #544]	; (800d114 <_dtoa_r+0x624>)
 800cef2:	f7f3 fb81 	bl	80005f8 <__aeabi_dmul>
 800cef6:	9e02      	ldr	r6, [sp, #8]
 800cef8:	4682      	mov	sl, r0
 800cefa:	468b      	mov	fp, r1
 800cefc:	3501      	adds	r5, #1
 800cefe:	4628      	mov	r0, r5
 800cf00:	f7f3 fb10 	bl	8000524 <__aeabi_i2d>
 800cf04:	4652      	mov	r2, sl
 800cf06:	465b      	mov	r3, fp
 800cf08:	f7f3 fb76 	bl	80005f8 <__aeabi_dmul>
 800cf0c:	4b82      	ldr	r3, [pc, #520]	; (800d118 <_dtoa_r+0x628>)
 800cf0e:	2200      	movs	r2, #0
 800cf10:	f7f3 f9bc 	bl	800028c <__adddf3>
 800cf14:	46d0      	mov	r8, sl
 800cf16:	46d9      	mov	r9, fp
 800cf18:	4682      	mov	sl, r0
 800cf1a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800cf1e:	2e00      	cmp	r6, #0
 800cf20:	d158      	bne.n	800cfd4 <_dtoa_r+0x4e4>
 800cf22:	4b7e      	ldr	r3, [pc, #504]	; (800d11c <_dtoa_r+0x62c>)
 800cf24:	2200      	movs	r2, #0
 800cf26:	4640      	mov	r0, r8
 800cf28:	4649      	mov	r1, r9
 800cf2a:	f7f3 f9ad 	bl	8000288 <__aeabi_dsub>
 800cf2e:	4652      	mov	r2, sl
 800cf30:	465b      	mov	r3, fp
 800cf32:	4680      	mov	r8, r0
 800cf34:	4689      	mov	r9, r1
 800cf36:	f7f3 fdef 	bl	8000b18 <__aeabi_dcmpgt>
 800cf3a:	2800      	cmp	r0, #0
 800cf3c:	f040 8295 	bne.w	800d46a <_dtoa_r+0x97a>
 800cf40:	4652      	mov	r2, sl
 800cf42:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cf46:	4640      	mov	r0, r8
 800cf48:	4649      	mov	r1, r9
 800cf4a:	f7f3 fdc7 	bl	8000adc <__aeabi_dcmplt>
 800cf4e:	2800      	cmp	r0, #0
 800cf50:	f040 8289 	bne.w	800d466 <_dtoa_r+0x976>
 800cf54:	ec5b ab19 	vmov	sl, fp, d9
 800cf58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	f2c0 8148 	blt.w	800d1f0 <_dtoa_r+0x700>
 800cf60:	9a00      	ldr	r2, [sp, #0]
 800cf62:	2a0e      	cmp	r2, #14
 800cf64:	f300 8144 	bgt.w	800d1f0 <_dtoa_r+0x700>
 800cf68:	4b67      	ldr	r3, [pc, #412]	; (800d108 <_dtoa_r+0x618>)
 800cf6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cf72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	f280 80d5 	bge.w	800d124 <_dtoa_r+0x634>
 800cf7a:	9b03      	ldr	r3, [sp, #12]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	f300 80d1 	bgt.w	800d124 <_dtoa_r+0x634>
 800cf82:	f040 826f 	bne.w	800d464 <_dtoa_r+0x974>
 800cf86:	4b65      	ldr	r3, [pc, #404]	; (800d11c <_dtoa_r+0x62c>)
 800cf88:	2200      	movs	r2, #0
 800cf8a:	4640      	mov	r0, r8
 800cf8c:	4649      	mov	r1, r9
 800cf8e:	f7f3 fb33 	bl	80005f8 <__aeabi_dmul>
 800cf92:	4652      	mov	r2, sl
 800cf94:	465b      	mov	r3, fp
 800cf96:	f7f3 fdb5 	bl	8000b04 <__aeabi_dcmpge>
 800cf9a:	9e03      	ldr	r6, [sp, #12]
 800cf9c:	4637      	mov	r7, r6
 800cf9e:	2800      	cmp	r0, #0
 800cfa0:	f040 8245 	bne.w	800d42e <_dtoa_r+0x93e>
 800cfa4:	9d01      	ldr	r5, [sp, #4]
 800cfa6:	2331      	movs	r3, #49	; 0x31
 800cfa8:	f805 3b01 	strb.w	r3, [r5], #1
 800cfac:	9b00      	ldr	r3, [sp, #0]
 800cfae:	3301      	adds	r3, #1
 800cfb0:	9300      	str	r3, [sp, #0]
 800cfb2:	e240      	b.n	800d436 <_dtoa_r+0x946>
 800cfb4:	07f2      	lsls	r2, r6, #31
 800cfb6:	d505      	bpl.n	800cfc4 <_dtoa_r+0x4d4>
 800cfb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cfbc:	f7f3 fb1c 	bl	80005f8 <__aeabi_dmul>
 800cfc0:	3501      	adds	r5, #1
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	1076      	asrs	r6, r6, #1
 800cfc6:	3708      	adds	r7, #8
 800cfc8:	e777      	b.n	800ceba <_dtoa_r+0x3ca>
 800cfca:	2502      	movs	r5, #2
 800cfcc:	e779      	b.n	800cec2 <_dtoa_r+0x3d2>
 800cfce:	9f00      	ldr	r7, [sp, #0]
 800cfd0:	9e03      	ldr	r6, [sp, #12]
 800cfd2:	e794      	b.n	800cefe <_dtoa_r+0x40e>
 800cfd4:	9901      	ldr	r1, [sp, #4]
 800cfd6:	4b4c      	ldr	r3, [pc, #304]	; (800d108 <_dtoa_r+0x618>)
 800cfd8:	4431      	add	r1, r6
 800cfda:	910d      	str	r1, [sp, #52]	; 0x34
 800cfdc:	9908      	ldr	r1, [sp, #32]
 800cfde:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cfe2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cfe6:	2900      	cmp	r1, #0
 800cfe8:	d043      	beq.n	800d072 <_dtoa_r+0x582>
 800cfea:	494d      	ldr	r1, [pc, #308]	; (800d120 <_dtoa_r+0x630>)
 800cfec:	2000      	movs	r0, #0
 800cfee:	f7f3 fc2d 	bl	800084c <__aeabi_ddiv>
 800cff2:	4652      	mov	r2, sl
 800cff4:	465b      	mov	r3, fp
 800cff6:	f7f3 f947 	bl	8000288 <__aeabi_dsub>
 800cffa:	9d01      	ldr	r5, [sp, #4]
 800cffc:	4682      	mov	sl, r0
 800cffe:	468b      	mov	fp, r1
 800d000:	4649      	mov	r1, r9
 800d002:	4640      	mov	r0, r8
 800d004:	f7f3 fda8 	bl	8000b58 <__aeabi_d2iz>
 800d008:	4606      	mov	r6, r0
 800d00a:	f7f3 fa8b 	bl	8000524 <__aeabi_i2d>
 800d00e:	4602      	mov	r2, r0
 800d010:	460b      	mov	r3, r1
 800d012:	4640      	mov	r0, r8
 800d014:	4649      	mov	r1, r9
 800d016:	f7f3 f937 	bl	8000288 <__aeabi_dsub>
 800d01a:	3630      	adds	r6, #48	; 0x30
 800d01c:	f805 6b01 	strb.w	r6, [r5], #1
 800d020:	4652      	mov	r2, sl
 800d022:	465b      	mov	r3, fp
 800d024:	4680      	mov	r8, r0
 800d026:	4689      	mov	r9, r1
 800d028:	f7f3 fd58 	bl	8000adc <__aeabi_dcmplt>
 800d02c:	2800      	cmp	r0, #0
 800d02e:	d163      	bne.n	800d0f8 <_dtoa_r+0x608>
 800d030:	4642      	mov	r2, r8
 800d032:	464b      	mov	r3, r9
 800d034:	4936      	ldr	r1, [pc, #216]	; (800d110 <_dtoa_r+0x620>)
 800d036:	2000      	movs	r0, #0
 800d038:	f7f3 f926 	bl	8000288 <__aeabi_dsub>
 800d03c:	4652      	mov	r2, sl
 800d03e:	465b      	mov	r3, fp
 800d040:	f7f3 fd4c 	bl	8000adc <__aeabi_dcmplt>
 800d044:	2800      	cmp	r0, #0
 800d046:	f040 80b5 	bne.w	800d1b4 <_dtoa_r+0x6c4>
 800d04a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d04c:	429d      	cmp	r5, r3
 800d04e:	d081      	beq.n	800cf54 <_dtoa_r+0x464>
 800d050:	4b30      	ldr	r3, [pc, #192]	; (800d114 <_dtoa_r+0x624>)
 800d052:	2200      	movs	r2, #0
 800d054:	4650      	mov	r0, sl
 800d056:	4659      	mov	r1, fp
 800d058:	f7f3 face 	bl	80005f8 <__aeabi_dmul>
 800d05c:	4b2d      	ldr	r3, [pc, #180]	; (800d114 <_dtoa_r+0x624>)
 800d05e:	4682      	mov	sl, r0
 800d060:	468b      	mov	fp, r1
 800d062:	4640      	mov	r0, r8
 800d064:	4649      	mov	r1, r9
 800d066:	2200      	movs	r2, #0
 800d068:	f7f3 fac6 	bl	80005f8 <__aeabi_dmul>
 800d06c:	4680      	mov	r8, r0
 800d06e:	4689      	mov	r9, r1
 800d070:	e7c6      	b.n	800d000 <_dtoa_r+0x510>
 800d072:	4650      	mov	r0, sl
 800d074:	4659      	mov	r1, fp
 800d076:	f7f3 fabf 	bl	80005f8 <__aeabi_dmul>
 800d07a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d07c:	9d01      	ldr	r5, [sp, #4]
 800d07e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d080:	4682      	mov	sl, r0
 800d082:	468b      	mov	fp, r1
 800d084:	4649      	mov	r1, r9
 800d086:	4640      	mov	r0, r8
 800d088:	f7f3 fd66 	bl	8000b58 <__aeabi_d2iz>
 800d08c:	4606      	mov	r6, r0
 800d08e:	f7f3 fa49 	bl	8000524 <__aeabi_i2d>
 800d092:	3630      	adds	r6, #48	; 0x30
 800d094:	4602      	mov	r2, r0
 800d096:	460b      	mov	r3, r1
 800d098:	4640      	mov	r0, r8
 800d09a:	4649      	mov	r1, r9
 800d09c:	f7f3 f8f4 	bl	8000288 <__aeabi_dsub>
 800d0a0:	f805 6b01 	strb.w	r6, [r5], #1
 800d0a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d0a6:	429d      	cmp	r5, r3
 800d0a8:	4680      	mov	r8, r0
 800d0aa:	4689      	mov	r9, r1
 800d0ac:	f04f 0200 	mov.w	r2, #0
 800d0b0:	d124      	bne.n	800d0fc <_dtoa_r+0x60c>
 800d0b2:	4b1b      	ldr	r3, [pc, #108]	; (800d120 <_dtoa_r+0x630>)
 800d0b4:	4650      	mov	r0, sl
 800d0b6:	4659      	mov	r1, fp
 800d0b8:	f7f3 f8e8 	bl	800028c <__adddf3>
 800d0bc:	4602      	mov	r2, r0
 800d0be:	460b      	mov	r3, r1
 800d0c0:	4640      	mov	r0, r8
 800d0c2:	4649      	mov	r1, r9
 800d0c4:	f7f3 fd28 	bl	8000b18 <__aeabi_dcmpgt>
 800d0c8:	2800      	cmp	r0, #0
 800d0ca:	d173      	bne.n	800d1b4 <_dtoa_r+0x6c4>
 800d0cc:	4652      	mov	r2, sl
 800d0ce:	465b      	mov	r3, fp
 800d0d0:	4913      	ldr	r1, [pc, #76]	; (800d120 <_dtoa_r+0x630>)
 800d0d2:	2000      	movs	r0, #0
 800d0d4:	f7f3 f8d8 	bl	8000288 <__aeabi_dsub>
 800d0d8:	4602      	mov	r2, r0
 800d0da:	460b      	mov	r3, r1
 800d0dc:	4640      	mov	r0, r8
 800d0de:	4649      	mov	r1, r9
 800d0e0:	f7f3 fcfc 	bl	8000adc <__aeabi_dcmplt>
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	f43f af35 	beq.w	800cf54 <_dtoa_r+0x464>
 800d0ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d0ec:	1e6b      	subs	r3, r5, #1
 800d0ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800d0f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d0f4:	2b30      	cmp	r3, #48	; 0x30
 800d0f6:	d0f8      	beq.n	800d0ea <_dtoa_r+0x5fa>
 800d0f8:	9700      	str	r7, [sp, #0]
 800d0fa:	e049      	b.n	800d190 <_dtoa_r+0x6a0>
 800d0fc:	4b05      	ldr	r3, [pc, #20]	; (800d114 <_dtoa_r+0x624>)
 800d0fe:	f7f3 fa7b 	bl	80005f8 <__aeabi_dmul>
 800d102:	4680      	mov	r8, r0
 800d104:	4689      	mov	r9, r1
 800d106:	e7bd      	b.n	800d084 <_dtoa_r+0x594>
 800d108:	0800fcc8 	.word	0x0800fcc8
 800d10c:	0800fca0 	.word	0x0800fca0
 800d110:	3ff00000 	.word	0x3ff00000
 800d114:	40240000 	.word	0x40240000
 800d118:	401c0000 	.word	0x401c0000
 800d11c:	40140000 	.word	0x40140000
 800d120:	3fe00000 	.word	0x3fe00000
 800d124:	9d01      	ldr	r5, [sp, #4]
 800d126:	4656      	mov	r6, sl
 800d128:	465f      	mov	r7, fp
 800d12a:	4642      	mov	r2, r8
 800d12c:	464b      	mov	r3, r9
 800d12e:	4630      	mov	r0, r6
 800d130:	4639      	mov	r1, r7
 800d132:	f7f3 fb8b 	bl	800084c <__aeabi_ddiv>
 800d136:	f7f3 fd0f 	bl	8000b58 <__aeabi_d2iz>
 800d13a:	4682      	mov	sl, r0
 800d13c:	f7f3 f9f2 	bl	8000524 <__aeabi_i2d>
 800d140:	4642      	mov	r2, r8
 800d142:	464b      	mov	r3, r9
 800d144:	f7f3 fa58 	bl	80005f8 <__aeabi_dmul>
 800d148:	4602      	mov	r2, r0
 800d14a:	460b      	mov	r3, r1
 800d14c:	4630      	mov	r0, r6
 800d14e:	4639      	mov	r1, r7
 800d150:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d154:	f7f3 f898 	bl	8000288 <__aeabi_dsub>
 800d158:	f805 6b01 	strb.w	r6, [r5], #1
 800d15c:	9e01      	ldr	r6, [sp, #4]
 800d15e:	9f03      	ldr	r7, [sp, #12]
 800d160:	1bae      	subs	r6, r5, r6
 800d162:	42b7      	cmp	r7, r6
 800d164:	4602      	mov	r2, r0
 800d166:	460b      	mov	r3, r1
 800d168:	d135      	bne.n	800d1d6 <_dtoa_r+0x6e6>
 800d16a:	f7f3 f88f 	bl	800028c <__adddf3>
 800d16e:	4642      	mov	r2, r8
 800d170:	464b      	mov	r3, r9
 800d172:	4606      	mov	r6, r0
 800d174:	460f      	mov	r7, r1
 800d176:	f7f3 fccf 	bl	8000b18 <__aeabi_dcmpgt>
 800d17a:	b9d0      	cbnz	r0, 800d1b2 <_dtoa_r+0x6c2>
 800d17c:	4642      	mov	r2, r8
 800d17e:	464b      	mov	r3, r9
 800d180:	4630      	mov	r0, r6
 800d182:	4639      	mov	r1, r7
 800d184:	f7f3 fca0 	bl	8000ac8 <__aeabi_dcmpeq>
 800d188:	b110      	cbz	r0, 800d190 <_dtoa_r+0x6a0>
 800d18a:	f01a 0f01 	tst.w	sl, #1
 800d18e:	d110      	bne.n	800d1b2 <_dtoa_r+0x6c2>
 800d190:	4620      	mov	r0, r4
 800d192:	ee18 1a10 	vmov	r1, s16
 800d196:	f001 f89f 	bl	800e2d8 <_Bfree>
 800d19a:	2300      	movs	r3, #0
 800d19c:	9800      	ldr	r0, [sp, #0]
 800d19e:	702b      	strb	r3, [r5, #0]
 800d1a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d1a2:	3001      	adds	r0, #1
 800d1a4:	6018      	str	r0, [r3, #0]
 800d1a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	f43f acf1 	beq.w	800cb90 <_dtoa_r+0xa0>
 800d1ae:	601d      	str	r5, [r3, #0]
 800d1b0:	e4ee      	b.n	800cb90 <_dtoa_r+0xa0>
 800d1b2:	9f00      	ldr	r7, [sp, #0]
 800d1b4:	462b      	mov	r3, r5
 800d1b6:	461d      	mov	r5, r3
 800d1b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d1bc:	2a39      	cmp	r2, #57	; 0x39
 800d1be:	d106      	bne.n	800d1ce <_dtoa_r+0x6de>
 800d1c0:	9a01      	ldr	r2, [sp, #4]
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d1f7      	bne.n	800d1b6 <_dtoa_r+0x6c6>
 800d1c6:	9901      	ldr	r1, [sp, #4]
 800d1c8:	2230      	movs	r2, #48	; 0x30
 800d1ca:	3701      	adds	r7, #1
 800d1cc:	700a      	strb	r2, [r1, #0]
 800d1ce:	781a      	ldrb	r2, [r3, #0]
 800d1d0:	3201      	adds	r2, #1
 800d1d2:	701a      	strb	r2, [r3, #0]
 800d1d4:	e790      	b.n	800d0f8 <_dtoa_r+0x608>
 800d1d6:	4ba6      	ldr	r3, [pc, #664]	; (800d470 <_dtoa_r+0x980>)
 800d1d8:	2200      	movs	r2, #0
 800d1da:	f7f3 fa0d 	bl	80005f8 <__aeabi_dmul>
 800d1de:	2200      	movs	r2, #0
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	4606      	mov	r6, r0
 800d1e4:	460f      	mov	r7, r1
 800d1e6:	f7f3 fc6f 	bl	8000ac8 <__aeabi_dcmpeq>
 800d1ea:	2800      	cmp	r0, #0
 800d1ec:	d09d      	beq.n	800d12a <_dtoa_r+0x63a>
 800d1ee:	e7cf      	b.n	800d190 <_dtoa_r+0x6a0>
 800d1f0:	9a08      	ldr	r2, [sp, #32]
 800d1f2:	2a00      	cmp	r2, #0
 800d1f4:	f000 80d7 	beq.w	800d3a6 <_dtoa_r+0x8b6>
 800d1f8:	9a06      	ldr	r2, [sp, #24]
 800d1fa:	2a01      	cmp	r2, #1
 800d1fc:	f300 80ba 	bgt.w	800d374 <_dtoa_r+0x884>
 800d200:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d202:	2a00      	cmp	r2, #0
 800d204:	f000 80b2 	beq.w	800d36c <_dtoa_r+0x87c>
 800d208:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d20c:	9e07      	ldr	r6, [sp, #28]
 800d20e:	9d04      	ldr	r5, [sp, #16]
 800d210:	9a04      	ldr	r2, [sp, #16]
 800d212:	441a      	add	r2, r3
 800d214:	9204      	str	r2, [sp, #16]
 800d216:	9a05      	ldr	r2, [sp, #20]
 800d218:	2101      	movs	r1, #1
 800d21a:	441a      	add	r2, r3
 800d21c:	4620      	mov	r0, r4
 800d21e:	9205      	str	r2, [sp, #20]
 800d220:	f001 f95c 	bl	800e4dc <__i2b>
 800d224:	4607      	mov	r7, r0
 800d226:	2d00      	cmp	r5, #0
 800d228:	dd0c      	ble.n	800d244 <_dtoa_r+0x754>
 800d22a:	9b05      	ldr	r3, [sp, #20]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	dd09      	ble.n	800d244 <_dtoa_r+0x754>
 800d230:	42ab      	cmp	r3, r5
 800d232:	9a04      	ldr	r2, [sp, #16]
 800d234:	bfa8      	it	ge
 800d236:	462b      	movge	r3, r5
 800d238:	1ad2      	subs	r2, r2, r3
 800d23a:	9204      	str	r2, [sp, #16]
 800d23c:	9a05      	ldr	r2, [sp, #20]
 800d23e:	1aed      	subs	r5, r5, r3
 800d240:	1ad3      	subs	r3, r2, r3
 800d242:	9305      	str	r3, [sp, #20]
 800d244:	9b07      	ldr	r3, [sp, #28]
 800d246:	b31b      	cbz	r3, 800d290 <_dtoa_r+0x7a0>
 800d248:	9b08      	ldr	r3, [sp, #32]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	f000 80af 	beq.w	800d3ae <_dtoa_r+0x8be>
 800d250:	2e00      	cmp	r6, #0
 800d252:	dd13      	ble.n	800d27c <_dtoa_r+0x78c>
 800d254:	4639      	mov	r1, r7
 800d256:	4632      	mov	r2, r6
 800d258:	4620      	mov	r0, r4
 800d25a:	f001 f9ff 	bl	800e65c <__pow5mult>
 800d25e:	ee18 2a10 	vmov	r2, s16
 800d262:	4601      	mov	r1, r0
 800d264:	4607      	mov	r7, r0
 800d266:	4620      	mov	r0, r4
 800d268:	f001 f94e 	bl	800e508 <__multiply>
 800d26c:	ee18 1a10 	vmov	r1, s16
 800d270:	4680      	mov	r8, r0
 800d272:	4620      	mov	r0, r4
 800d274:	f001 f830 	bl	800e2d8 <_Bfree>
 800d278:	ee08 8a10 	vmov	s16, r8
 800d27c:	9b07      	ldr	r3, [sp, #28]
 800d27e:	1b9a      	subs	r2, r3, r6
 800d280:	d006      	beq.n	800d290 <_dtoa_r+0x7a0>
 800d282:	ee18 1a10 	vmov	r1, s16
 800d286:	4620      	mov	r0, r4
 800d288:	f001 f9e8 	bl	800e65c <__pow5mult>
 800d28c:	ee08 0a10 	vmov	s16, r0
 800d290:	2101      	movs	r1, #1
 800d292:	4620      	mov	r0, r4
 800d294:	f001 f922 	bl	800e4dc <__i2b>
 800d298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	4606      	mov	r6, r0
 800d29e:	f340 8088 	ble.w	800d3b2 <_dtoa_r+0x8c2>
 800d2a2:	461a      	mov	r2, r3
 800d2a4:	4601      	mov	r1, r0
 800d2a6:	4620      	mov	r0, r4
 800d2a8:	f001 f9d8 	bl	800e65c <__pow5mult>
 800d2ac:	9b06      	ldr	r3, [sp, #24]
 800d2ae:	2b01      	cmp	r3, #1
 800d2b0:	4606      	mov	r6, r0
 800d2b2:	f340 8081 	ble.w	800d3b8 <_dtoa_r+0x8c8>
 800d2b6:	f04f 0800 	mov.w	r8, #0
 800d2ba:	6933      	ldr	r3, [r6, #16]
 800d2bc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d2c0:	6918      	ldr	r0, [r3, #16]
 800d2c2:	f001 f8bb 	bl	800e43c <__hi0bits>
 800d2c6:	f1c0 0020 	rsb	r0, r0, #32
 800d2ca:	9b05      	ldr	r3, [sp, #20]
 800d2cc:	4418      	add	r0, r3
 800d2ce:	f010 001f 	ands.w	r0, r0, #31
 800d2d2:	f000 8092 	beq.w	800d3fa <_dtoa_r+0x90a>
 800d2d6:	f1c0 0320 	rsb	r3, r0, #32
 800d2da:	2b04      	cmp	r3, #4
 800d2dc:	f340 808a 	ble.w	800d3f4 <_dtoa_r+0x904>
 800d2e0:	f1c0 001c 	rsb	r0, r0, #28
 800d2e4:	9b04      	ldr	r3, [sp, #16]
 800d2e6:	4403      	add	r3, r0
 800d2e8:	9304      	str	r3, [sp, #16]
 800d2ea:	9b05      	ldr	r3, [sp, #20]
 800d2ec:	4403      	add	r3, r0
 800d2ee:	4405      	add	r5, r0
 800d2f0:	9305      	str	r3, [sp, #20]
 800d2f2:	9b04      	ldr	r3, [sp, #16]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	dd07      	ble.n	800d308 <_dtoa_r+0x818>
 800d2f8:	ee18 1a10 	vmov	r1, s16
 800d2fc:	461a      	mov	r2, r3
 800d2fe:	4620      	mov	r0, r4
 800d300:	f001 fa06 	bl	800e710 <__lshift>
 800d304:	ee08 0a10 	vmov	s16, r0
 800d308:	9b05      	ldr	r3, [sp, #20]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	dd05      	ble.n	800d31a <_dtoa_r+0x82a>
 800d30e:	4631      	mov	r1, r6
 800d310:	461a      	mov	r2, r3
 800d312:	4620      	mov	r0, r4
 800d314:	f001 f9fc 	bl	800e710 <__lshift>
 800d318:	4606      	mov	r6, r0
 800d31a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d06e      	beq.n	800d3fe <_dtoa_r+0x90e>
 800d320:	ee18 0a10 	vmov	r0, s16
 800d324:	4631      	mov	r1, r6
 800d326:	f001 fa63 	bl	800e7f0 <__mcmp>
 800d32a:	2800      	cmp	r0, #0
 800d32c:	da67      	bge.n	800d3fe <_dtoa_r+0x90e>
 800d32e:	9b00      	ldr	r3, [sp, #0]
 800d330:	3b01      	subs	r3, #1
 800d332:	ee18 1a10 	vmov	r1, s16
 800d336:	9300      	str	r3, [sp, #0]
 800d338:	220a      	movs	r2, #10
 800d33a:	2300      	movs	r3, #0
 800d33c:	4620      	mov	r0, r4
 800d33e:	f000 ffed 	bl	800e31c <__multadd>
 800d342:	9b08      	ldr	r3, [sp, #32]
 800d344:	ee08 0a10 	vmov	s16, r0
 800d348:	2b00      	cmp	r3, #0
 800d34a:	f000 81b1 	beq.w	800d6b0 <_dtoa_r+0xbc0>
 800d34e:	2300      	movs	r3, #0
 800d350:	4639      	mov	r1, r7
 800d352:	220a      	movs	r2, #10
 800d354:	4620      	mov	r0, r4
 800d356:	f000 ffe1 	bl	800e31c <__multadd>
 800d35a:	9b02      	ldr	r3, [sp, #8]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	4607      	mov	r7, r0
 800d360:	f300 808e 	bgt.w	800d480 <_dtoa_r+0x990>
 800d364:	9b06      	ldr	r3, [sp, #24]
 800d366:	2b02      	cmp	r3, #2
 800d368:	dc51      	bgt.n	800d40e <_dtoa_r+0x91e>
 800d36a:	e089      	b.n	800d480 <_dtoa_r+0x990>
 800d36c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d36e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d372:	e74b      	b.n	800d20c <_dtoa_r+0x71c>
 800d374:	9b03      	ldr	r3, [sp, #12]
 800d376:	1e5e      	subs	r6, r3, #1
 800d378:	9b07      	ldr	r3, [sp, #28]
 800d37a:	42b3      	cmp	r3, r6
 800d37c:	bfbf      	itttt	lt
 800d37e:	9b07      	ldrlt	r3, [sp, #28]
 800d380:	9607      	strlt	r6, [sp, #28]
 800d382:	1af2      	sublt	r2, r6, r3
 800d384:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d386:	bfb6      	itet	lt
 800d388:	189b      	addlt	r3, r3, r2
 800d38a:	1b9e      	subge	r6, r3, r6
 800d38c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d38e:	9b03      	ldr	r3, [sp, #12]
 800d390:	bfb8      	it	lt
 800d392:	2600      	movlt	r6, #0
 800d394:	2b00      	cmp	r3, #0
 800d396:	bfb7      	itett	lt
 800d398:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d39c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d3a0:	1a9d      	sublt	r5, r3, r2
 800d3a2:	2300      	movlt	r3, #0
 800d3a4:	e734      	b.n	800d210 <_dtoa_r+0x720>
 800d3a6:	9e07      	ldr	r6, [sp, #28]
 800d3a8:	9d04      	ldr	r5, [sp, #16]
 800d3aa:	9f08      	ldr	r7, [sp, #32]
 800d3ac:	e73b      	b.n	800d226 <_dtoa_r+0x736>
 800d3ae:	9a07      	ldr	r2, [sp, #28]
 800d3b0:	e767      	b.n	800d282 <_dtoa_r+0x792>
 800d3b2:	9b06      	ldr	r3, [sp, #24]
 800d3b4:	2b01      	cmp	r3, #1
 800d3b6:	dc18      	bgt.n	800d3ea <_dtoa_r+0x8fa>
 800d3b8:	f1ba 0f00 	cmp.w	sl, #0
 800d3bc:	d115      	bne.n	800d3ea <_dtoa_r+0x8fa>
 800d3be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d3c2:	b993      	cbnz	r3, 800d3ea <_dtoa_r+0x8fa>
 800d3c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d3c8:	0d1b      	lsrs	r3, r3, #20
 800d3ca:	051b      	lsls	r3, r3, #20
 800d3cc:	b183      	cbz	r3, 800d3f0 <_dtoa_r+0x900>
 800d3ce:	9b04      	ldr	r3, [sp, #16]
 800d3d0:	3301      	adds	r3, #1
 800d3d2:	9304      	str	r3, [sp, #16]
 800d3d4:	9b05      	ldr	r3, [sp, #20]
 800d3d6:	3301      	adds	r3, #1
 800d3d8:	9305      	str	r3, [sp, #20]
 800d3da:	f04f 0801 	mov.w	r8, #1
 800d3de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	f47f af6a 	bne.w	800d2ba <_dtoa_r+0x7ca>
 800d3e6:	2001      	movs	r0, #1
 800d3e8:	e76f      	b.n	800d2ca <_dtoa_r+0x7da>
 800d3ea:	f04f 0800 	mov.w	r8, #0
 800d3ee:	e7f6      	b.n	800d3de <_dtoa_r+0x8ee>
 800d3f0:	4698      	mov	r8, r3
 800d3f2:	e7f4      	b.n	800d3de <_dtoa_r+0x8ee>
 800d3f4:	f43f af7d 	beq.w	800d2f2 <_dtoa_r+0x802>
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	301c      	adds	r0, #28
 800d3fc:	e772      	b.n	800d2e4 <_dtoa_r+0x7f4>
 800d3fe:	9b03      	ldr	r3, [sp, #12]
 800d400:	2b00      	cmp	r3, #0
 800d402:	dc37      	bgt.n	800d474 <_dtoa_r+0x984>
 800d404:	9b06      	ldr	r3, [sp, #24]
 800d406:	2b02      	cmp	r3, #2
 800d408:	dd34      	ble.n	800d474 <_dtoa_r+0x984>
 800d40a:	9b03      	ldr	r3, [sp, #12]
 800d40c:	9302      	str	r3, [sp, #8]
 800d40e:	9b02      	ldr	r3, [sp, #8]
 800d410:	b96b      	cbnz	r3, 800d42e <_dtoa_r+0x93e>
 800d412:	4631      	mov	r1, r6
 800d414:	2205      	movs	r2, #5
 800d416:	4620      	mov	r0, r4
 800d418:	f000 ff80 	bl	800e31c <__multadd>
 800d41c:	4601      	mov	r1, r0
 800d41e:	4606      	mov	r6, r0
 800d420:	ee18 0a10 	vmov	r0, s16
 800d424:	f001 f9e4 	bl	800e7f0 <__mcmp>
 800d428:	2800      	cmp	r0, #0
 800d42a:	f73f adbb 	bgt.w	800cfa4 <_dtoa_r+0x4b4>
 800d42e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d430:	9d01      	ldr	r5, [sp, #4]
 800d432:	43db      	mvns	r3, r3
 800d434:	9300      	str	r3, [sp, #0]
 800d436:	f04f 0800 	mov.w	r8, #0
 800d43a:	4631      	mov	r1, r6
 800d43c:	4620      	mov	r0, r4
 800d43e:	f000 ff4b 	bl	800e2d8 <_Bfree>
 800d442:	2f00      	cmp	r7, #0
 800d444:	f43f aea4 	beq.w	800d190 <_dtoa_r+0x6a0>
 800d448:	f1b8 0f00 	cmp.w	r8, #0
 800d44c:	d005      	beq.n	800d45a <_dtoa_r+0x96a>
 800d44e:	45b8      	cmp	r8, r7
 800d450:	d003      	beq.n	800d45a <_dtoa_r+0x96a>
 800d452:	4641      	mov	r1, r8
 800d454:	4620      	mov	r0, r4
 800d456:	f000 ff3f 	bl	800e2d8 <_Bfree>
 800d45a:	4639      	mov	r1, r7
 800d45c:	4620      	mov	r0, r4
 800d45e:	f000 ff3b 	bl	800e2d8 <_Bfree>
 800d462:	e695      	b.n	800d190 <_dtoa_r+0x6a0>
 800d464:	2600      	movs	r6, #0
 800d466:	4637      	mov	r7, r6
 800d468:	e7e1      	b.n	800d42e <_dtoa_r+0x93e>
 800d46a:	9700      	str	r7, [sp, #0]
 800d46c:	4637      	mov	r7, r6
 800d46e:	e599      	b.n	800cfa4 <_dtoa_r+0x4b4>
 800d470:	40240000 	.word	0x40240000
 800d474:	9b08      	ldr	r3, [sp, #32]
 800d476:	2b00      	cmp	r3, #0
 800d478:	f000 80ca 	beq.w	800d610 <_dtoa_r+0xb20>
 800d47c:	9b03      	ldr	r3, [sp, #12]
 800d47e:	9302      	str	r3, [sp, #8]
 800d480:	2d00      	cmp	r5, #0
 800d482:	dd05      	ble.n	800d490 <_dtoa_r+0x9a0>
 800d484:	4639      	mov	r1, r7
 800d486:	462a      	mov	r2, r5
 800d488:	4620      	mov	r0, r4
 800d48a:	f001 f941 	bl	800e710 <__lshift>
 800d48e:	4607      	mov	r7, r0
 800d490:	f1b8 0f00 	cmp.w	r8, #0
 800d494:	d05b      	beq.n	800d54e <_dtoa_r+0xa5e>
 800d496:	6879      	ldr	r1, [r7, #4]
 800d498:	4620      	mov	r0, r4
 800d49a:	f000 fedd 	bl	800e258 <_Balloc>
 800d49e:	4605      	mov	r5, r0
 800d4a0:	b928      	cbnz	r0, 800d4ae <_dtoa_r+0x9be>
 800d4a2:	4b87      	ldr	r3, [pc, #540]	; (800d6c0 <_dtoa_r+0xbd0>)
 800d4a4:	4602      	mov	r2, r0
 800d4a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d4aa:	f7ff bb3b 	b.w	800cb24 <_dtoa_r+0x34>
 800d4ae:	693a      	ldr	r2, [r7, #16]
 800d4b0:	3202      	adds	r2, #2
 800d4b2:	0092      	lsls	r2, r2, #2
 800d4b4:	f107 010c 	add.w	r1, r7, #12
 800d4b8:	300c      	adds	r0, #12
 800d4ba:	f7fd fa79 	bl	800a9b0 <memcpy>
 800d4be:	2201      	movs	r2, #1
 800d4c0:	4629      	mov	r1, r5
 800d4c2:	4620      	mov	r0, r4
 800d4c4:	f001 f924 	bl	800e710 <__lshift>
 800d4c8:	9b01      	ldr	r3, [sp, #4]
 800d4ca:	f103 0901 	add.w	r9, r3, #1
 800d4ce:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d4d2:	4413      	add	r3, r2
 800d4d4:	9305      	str	r3, [sp, #20]
 800d4d6:	f00a 0301 	and.w	r3, sl, #1
 800d4da:	46b8      	mov	r8, r7
 800d4dc:	9304      	str	r3, [sp, #16]
 800d4de:	4607      	mov	r7, r0
 800d4e0:	4631      	mov	r1, r6
 800d4e2:	ee18 0a10 	vmov	r0, s16
 800d4e6:	f7ff fa76 	bl	800c9d6 <quorem>
 800d4ea:	4641      	mov	r1, r8
 800d4ec:	9002      	str	r0, [sp, #8]
 800d4ee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d4f2:	ee18 0a10 	vmov	r0, s16
 800d4f6:	f001 f97b 	bl	800e7f0 <__mcmp>
 800d4fa:	463a      	mov	r2, r7
 800d4fc:	9003      	str	r0, [sp, #12]
 800d4fe:	4631      	mov	r1, r6
 800d500:	4620      	mov	r0, r4
 800d502:	f001 f991 	bl	800e828 <__mdiff>
 800d506:	68c2      	ldr	r2, [r0, #12]
 800d508:	f109 3bff 	add.w	fp, r9, #4294967295
 800d50c:	4605      	mov	r5, r0
 800d50e:	bb02      	cbnz	r2, 800d552 <_dtoa_r+0xa62>
 800d510:	4601      	mov	r1, r0
 800d512:	ee18 0a10 	vmov	r0, s16
 800d516:	f001 f96b 	bl	800e7f0 <__mcmp>
 800d51a:	4602      	mov	r2, r0
 800d51c:	4629      	mov	r1, r5
 800d51e:	4620      	mov	r0, r4
 800d520:	9207      	str	r2, [sp, #28]
 800d522:	f000 fed9 	bl	800e2d8 <_Bfree>
 800d526:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d52a:	ea43 0102 	orr.w	r1, r3, r2
 800d52e:	9b04      	ldr	r3, [sp, #16]
 800d530:	430b      	orrs	r3, r1
 800d532:	464d      	mov	r5, r9
 800d534:	d10f      	bne.n	800d556 <_dtoa_r+0xa66>
 800d536:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d53a:	d02a      	beq.n	800d592 <_dtoa_r+0xaa2>
 800d53c:	9b03      	ldr	r3, [sp, #12]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	dd02      	ble.n	800d548 <_dtoa_r+0xa58>
 800d542:	9b02      	ldr	r3, [sp, #8]
 800d544:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d548:	f88b a000 	strb.w	sl, [fp]
 800d54c:	e775      	b.n	800d43a <_dtoa_r+0x94a>
 800d54e:	4638      	mov	r0, r7
 800d550:	e7ba      	b.n	800d4c8 <_dtoa_r+0x9d8>
 800d552:	2201      	movs	r2, #1
 800d554:	e7e2      	b.n	800d51c <_dtoa_r+0xa2c>
 800d556:	9b03      	ldr	r3, [sp, #12]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	db04      	blt.n	800d566 <_dtoa_r+0xa76>
 800d55c:	9906      	ldr	r1, [sp, #24]
 800d55e:	430b      	orrs	r3, r1
 800d560:	9904      	ldr	r1, [sp, #16]
 800d562:	430b      	orrs	r3, r1
 800d564:	d122      	bne.n	800d5ac <_dtoa_r+0xabc>
 800d566:	2a00      	cmp	r2, #0
 800d568:	ddee      	ble.n	800d548 <_dtoa_r+0xa58>
 800d56a:	ee18 1a10 	vmov	r1, s16
 800d56e:	2201      	movs	r2, #1
 800d570:	4620      	mov	r0, r4
 800d572:	f001 f8cd 	bl	800e710 <__lshift>
 800d576:	4631      	mov	r1, r6
 800d578:	ee08 0a10 	vmov	s16, r0
 800d57c:	f001 f938 	bl	800e7f0 <__mcmp>
 800d580:	2800      	cmp	r0, #0
 800d582:	dc03      	bgt.n	800d58c <_dtoa_r+0xa9c>
 800d584:	d1e0      	bne.n	800d548 <_dtoa_r+0xa58>
 800d586:	f01a 0f01 	tst.w	sl, #1
 800d58a:	d0dd      	beq.n	800d548 <_dtoa_r+0xa58>
 800d58c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d590:	d1d7      	bne.n	800d542 <_dtoa_r+0xa52>
 800d592:	2339      	movs	r3, #57	; 0x39
 800d594:	f88b 3000 	strb.w	r3, [fp]
 800d598:	462b      	mov	r3, r5
 800d59a:	461d      	mov	r5, r3
 800d59c:	3b01      	subs	r3, #1
 800d59e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d5a2:	2a39      	cmp	r2, #57	; 0x39
 800d5a4:	d071      	beq.n	800d68a <_dtoa_r+0xb9a>
 800d5a6:	3201      	adds	r2, #1
 800d5a8:	701a      	strb	r2, [r3, #0]
 800d5aa:	e746      	b.n	800d43a <_dtoa_r+0x94a>
 800d5ac:	2a00      	cmp	r2, #0
 800d5ae:	dd07      	ble.n	800d5c0 <_dtoa_r+0xad0>
 800d5b0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d5b4:	d0ed      	beq.n	800d592 <_dtoa_r+0xaa2>
 800d5b6:	f10a 0301 	add.w	r3, sl, #1
 800d5ba:	f88b 3000 	strb.w	r3, [fp]
 800d5be:	e73c      	b.n	800d43a <_dtoa_r+0x94a>
 800d5c0:	9b05      	ldr	r3, [sp, #20]
 800d5c2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d5c6:	4599      	cmp	r9, r3
 800d5c8:	d047      	beq.n	800d65a <_dtoa_r+0xb6a>
 800d5ca:	ee18 1a10 	vmov	r1, s16
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	220a      	movs	r2, #10
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	f000 fea2 	bl	800e31c <__multadd>
 800d5d8:	45b8      	cmp	r8, r7
 800d5da:	ee08 0a10 	vmov	s16, r0
 800d5de:	f04f 0300 	mov.w	r3, #0
 800d5e2:	f04f 020a 	mov.w	r2, #10
 800d5e6:	4641      	mov	r1, r8
 800d5e8:	4620      	mov	r0, r4
 800d5ea:	d106      	bne.n	800d5fa <_dtoa_r+0xb0a>
 800d5ec:	f000 fe96 	bl	800e31c <__multadd>
 800d5f0:	4680      	mov	r8, r0
 800d5f2:	4607      	mov	r7, r0
 800d5f4:	f109 0901 	add.w	r9, r9, #1
 800d5f8:	e772      	b.n	800d4e0 <_dtoa_r+0x9f0>
 800d5fa:	f000 fe8f 	bl	800e31c <__multadd>
 800d5fe:	4639      	mov	r1, r7
 800d600:	4680      	mov	r8, r0
 800d602:	2300      	movs	r3, #0
 800d604:	220a      	movs	r2, #10
 800d606:	4620      	mov	r0, r4
 800d608:	f000 fe88 	bl	800e31c <__multadd>
 800d60c:	4607      	mov	r7, r0
 800d60e:	e7f1      	b.n	800d5f4 <_dtoa_r+0xb04>
 800d610:	9b03      	ldr	r3, [sp, #12]
 800d612:	9302      	str	r3, [sp, #8]
 800d614:	9d01      	ldr	r5, [sp, #4]
 800d616:	ee18 0a10 	vmov	r0, s16
 800d61a:	4631      	mov	r1, r6
 800d61c:	f7ff f9db 	bl	800c9d6 <quorem>
 800d620:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d624:	9b01      	ldr	r3, [sp, #4]
 800d626:	f805 ab01 	strb.w	sl, [r5], #1
 800d62a:	1aea      	subs	r2, r5, r3
 800d62c:	9b02      	ldr	r3, [sp, #8]
 800d62e:	4293      	cmp	r3, r2
 800d630:	dd09      	ble.n	800d646 <_dtoa_r+0xb56>
 800d632:	ee18 1a10 	vmov	r1, s16
 800d636:	2300      	movs	r3, #0
 800d638:	220a      	movs	r2, #10
 800d63a:	4620      	mov	r0, r4
 800d63c:	f000 fe6e 	bl	800e31c <__multadd>
 800d640:	ee08 0a10 	vmov	s16, r0
 800d644:	e7e7      	b.n	800d616 <_dtoa_r+0xb26>
 800d646:	9b02      	ldr	r3, [sp, #8]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	bfc8      	it	gt
 800d64c:	461d      	movgt	r5, r3
 800d64e:	9b01      	ldr	r3, [sp, #4]
 800d650:	bfd8      	it	le
 800d652:	2501      	movle	r5, #1
 800d654:	441d      	add	r5, r3
 800d656:	f04f 0800 	mov.w	r8, #0
 800d65a:	ee18 1a10 	vmov	r1, s16
 800d65e:	2201      	movs	r2, #1
 800d660:	4620      	mov	r0, r4
 800d662:	f001 f855 	bl	800e710 <__lshift>
 800d666:	4631      	mov	r1, r6
 800d668:	ee08 0a10 	vmov	s16, r0
 800d66c:	f001 f8c0 	bl	800e7f0 <__mcmp>
 800d670:	2800      	cmp	r0, #0
 800d672:	dc91      	bgt.n	800d598 <_dtoa_r+0xaa8>
 800d674:	d102      	bne.n	800d67c <_dtoa_r+0xb8c>
 800d676:	f01a 0f01 	tst.w	sl, #1
 800d67a:	d18d      	bne.n	800d598 <_dtoa_r+0xaa8>
 800d67c:	462b      	mov	r3, r5
 800d67e:	461d      	mov	r5, r3
 800d680:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d684:	2a30      	cmp	r2, #48	; 0x30
 800d686:	d0fa      	beq.n	800d67e <_dtoa_r+0xb8e>
 800d688:	e6d7      	b.n	800d43a <_dtoa_r+0x94a>
 800d68a:	9a01      	ldr	r2, [sp, #4]
 800d68c:	429a      	cmp	r2, r3
 800d68e:	d184      	bne.n	800d59a <_dtoa_r+0xaaa>
 800d690:	9b00      	ldr	r3, [sp, #0]
 800d692:	3301      	adds	r3, #1
 800d694:	9300      	str	r3, [sp, #0]
 800d696:	2331      	movs	r3, #49	; 0x31
 800d698:	7013      	strb	r3, [r2, #0]
 800d69a:	e6ce      	b.n	800d43a <_dtoa_r+0x94a>
 800d69c:	4b09      	ldr	r3, [pc, #36]	; (800d6c4 <_dtoa_r+0xbd4>)
 800d69e:	f7ff ba95 	b.w	800cbcc <_dtoa_r+0xdc>
 800d6a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	f47f aa6e 	bne.w	800cb86 <_dtoa_r+0x96>
 800d6aa:	4b07      	ldr	r3, [pc, #28]	; (800d6c8 <_dtoa_r+0xbd8>)
 800d6ac:	f7ff ba8e 	b.w	800cbcc <_dtoa_r+0xdc>
 800d6b0:	9b02      	ldr	r3, [sp, #8]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	dcae      	bgt.n	800d614 <_dtoa_r+0xb24>
 800d6b6:	9b06      	ldr	r3, [sp, #24]
 800d6b8:	2b02      	cmp	r3, #2
 800d6ba:	f73f aea8 	bgt.w	800d40e <_dtoa_r+0x91e>
 800d6be:	e7a9      	b.n	800d614 <_dtoa_r+0xb24>
 800d6c0:	0800fb50 	.word	0x0800fb50
 800d6c4:	0800f951 	.word	0x0800f951
 800d6c8:	0800fad1 	.word	0x0800fad1

0800d6cc <__sflush_r>:
 800d6cc:	898a      	ldrh	r2, [r1, #12]
 800d6ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6d2:	4605      	mov	r5, r0
 800d6d4:	0710      	lsls	r0, r2, #28
 800d6d6:	460c      	mov	r4, r1
 800d6d8:	d458      	bmi.n	800d78c <__sflush_r+0xc0>
 800d6da:	684b      	ldr	r3, [r1, #4]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	dc05      	bgt.n	800d6ec <__sflush_r+0x20>
 800d6e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	dc02      	bgt.n	800d6ec <__sflush_r+0x20>
 800d6e6:	2000      	movs	r0, #0
 800d6e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d6ee:	2e00      	cmp	r6, #0
 800d6f0:	d0f9      	beq.n	800d6e6 <__sflush_r+0x1a>
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d6f8:	682f      	ldr	r7, [r5, #0]
 800d6fa:	602b      	str	r3, [r5, #0]
 800d6fc:	d032      	beq.n	800d764 <__sflush_r+0x98>
 800d6fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d700:	89a3      	ldrh	r3, [r4, #12]
 800d702:	075a      	lsls	r2, r3, #29
 800d704:	d505      	bpl.n	800d712 <__sflush_r+0x46>
 800d706:	6863      	ldr	r3, [r4, #4]
 800d708:	1ac0      	subs	r0, r0, r3
 800d70a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d70c:	b10b      	cbz	r3, 800d712 <__sflush_r+0x46>
 800d70e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d710:	1ac0      	subs	r0, r0, r3
 800d712:	2300      	movs	r3, #0
 800d714:	4602      	mov	r2, r0
 800d716:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d718:	6a21      	ldr	r1, [r4, #32]
 800d71a:	4628      	mov	r0, r5
 800d71c:	47b0      	blx	r6
 800d71e:	1c43      	adds	r3, r0, #1
 800d720:	89a3      	ldrh	r3, [r4, #12]
 800d722:	d106      	bne.n	800d732 <__sflush_r+0x66>
 800d724:	6829      	ldr	r1, [r5, #0]
 800d726:	291d      	cmp	r1, #29
 800d728:	d82c      	bhi.n	800d784 <__sflush_r+0xb8>
 800d72a:	4a2a      	ldr	r2, [pc, #168]	; (800d7d4 <__sflush_r+0x108>)
 800d72c:	40ca      	lsrs	r2, r1
 800d72e:	07d6      	lsls	r6, r2, #31
 800d730:	d528      	bpl.n	800d784 <__sflush_r+0xb8>
 800d732:	2200      	movs	r2, #0
 800d734:	6062      	str	r2, [r4, #4]
 800d736:	04d9      	lsls	r1, r3, #19
 800d738:	6922      	ldr	r2, [r4, #16]
 800d73a:	6022      	str	r2, [r4, #0]
 800d73c:	d504      	bpl.n	800d748 <__sflush_r+0x7c>
 800d73e:	1c42      	adds	r2, r0, #1
 800d740:	d101      	bne.n	800d746 <__sflush_r+0x7a>
 800d742:	682b      	ldr	r3, [r5, #0]
 800d744:	b903      	cbnz	r3, 800d748 <__sflush_r+0x7c>
 800d746:	6560      	str	r0, [r4, #84]	; 0x54
 800d748:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d74a:	602f      	str	r7, [r5, #0]
 800d74c:	2900      	cmp	r1, #0
 800d74e:	d0ca      	beq.n	800d6e6 <__sflush_r+0x1a>
 800d750:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d754:	4299      	cmp	r1, r3
 800d756:	d002      	beq.n	800d75e <__sflush_r+0x92>
 800d758:	4628      	mov	r0, r5
 800d75a:	f001 fa55 	bl	800ec08 <_free_r>
 800d75e:	2000      	movs	r0, #0
 800d760:	6360      	str	r0, [r4, #52]	; 0x34
 800d762:	e7c1      	b.n	800d6e8 <__sflush_r+0x1c>
 800d764:	6a21      	ldr	r1, [r4, #32]
 800d766:	2301      	movs	r3, #1
 800d768:	4628      	mov	r0, r5
 800d76a:	47b0      	blx	r6
 800d76c:	1c41      	adds	r1, r0, #1
 800d76e:	d1c7      	bne.n	800d700 <__sflush_r+0x34>
 800d770:	682b      	ldr	r3, [r5, #0]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d0c4      	beq.n	800d700 <__sflush_r+0x34>
 800d776:	2b1d      	cmp	r3, #29
 800d778:	d001      	beq.n	800d77e <__sflush_r+0xb2>
 800d77a:	2b16      	cmp	r3, #22
 800d77c:	d101      	bne.n	800d782 <__sflush_r+0xb6>
 800d77e:	602f      	str	r7, [r5, #0]
 800d780:	e7b1      	b.n	800d6e6 <__sflush_r+0x1a>
 800d782:	89a3      	ldrh	r3, [r4, #12]
 800d784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d788:	81a3      	strh	r3, [r4, #12]
 800d78a:	e7ad      	b.n	800d6e8 <__sflush_r+0x1c>
 800d78c:	690f      	ldr	r7, [r1, #16]
 800d78e:	2f00      	cmp	r7, #0
 800d790:	d0a9      	beq.n	800d6e6 <__sflush_r+0x1a>
 800d792:	0793      	lsls	r3, r2, #30
 800d794:	680e      	ldr	r6, [r1, #0]
 800d796:	bf08      	it	eq
 800d798:	694b      	ldreq	r3, [r1, #20]
 800d79a:	600f      	str	r7, [r1, #0]
 800d79c:	bf18      	it	ne
 800d79e:	2300      	movne	r3, #0
 800d7a0:	eba6 0807 	sub.w	r8, r6, r7
 800d7a4:	608b      	str	r3, [r1, #8]
 800d7a6:	f1b8 0f00 	cmp.w	r8, #0
 800d7aa:	dd9c      	ble.n	800d6e6 <__sflush_r+0x1a>
 800d7ac:	6a21      	ldr	r1, [r4, #32]
 800d7ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d7b0:	4643      	mov	r3, r8
 800d7b2:	463a      	mov	r2, r7
 800d7b4:	4628      	mov	r0, r5
 800d7b6:	47b0      	blx	r6
 800d7b8:	2800      	cmp	r0, #0
 800d7ba:	dc06      	bgt.n	800d7ca <__sflush_r+0xfe>
 800d7bc:	89a3      	ldrh	r3, [r4, #12]
 800d7be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d7c2:	81a3      	strh	r3, [r4, #12]
 800d7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d7c8:	e78e      	b.n	800d6e8 <__sflush_r+0x1c>
 800d7ca:	4407      	add	r7, r0
 800d7cc:	eba8 0800 	sub.w	r8, r8, r0
 800d7d0:	e7e9      	b.n	800d7a6 <__sflush_r+0xda>
 800d7d2:	bf00      	nop
 800d7d4:	20400001 	.word	0x20400001

0800d7d8 <_fflush_r>:
 800d7d8:	b538      	push	{r3, r4, r5, lr}
 800d7da:	690b      	ldr	r3, [r1, #16]
 800d7dc:	4605      	mov	r5, r0
 800d7de:	460c      	mov	r4, r1
 800d7e0:	b913      	cbnz	r3, 800d7e8 <_fflush_r+0x10>
 800d7e2:	2500      	movs	r5, #0
 800d7e4:	4628      	mov	r0, r5
 800d7e6:	bd38      	pop	{r3, r4, r5, pc}
 800d7e8:	b118      	cbz	r0, 800d7f2 <_fflush_r+0x1a>
 800d7ea:	6983      	ldr	r3, [r0, #24]
 800d7ec:	b90b      	cbnz	r3, 800d7f2 <_fflush_r+0x1a>
 800d7ee:	f000 f887 	bl	800d900 <__sinit>
 800d7f2:	4b14      	ldr	r3, [pc, #80]	; (800d844 <_fflush_r+0x6c>)
 800d7f4:	429c      	cmp	r4, r3
 800d7f6:	d11b      	bne.n	800d830 <_fflush_r+0x58>
 800d7f8:	686c      	ldr	r4, [r5, #4]
 800d7fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d0ef      	beq.n	800d7e2 <_fflush_r+0xa>
 800d802:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d804:	07d0      	lsls	r0, r2, #31
 800d806:	d404      	bmi.n	800d812 <_fflush_r+0x3a>
 800d808:	0599      	lsls	r1, r3, #22
 800d80a:	d402      	bmi.n	800d812 <_fflush_r+0x3a>
 800d80c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d80e:	f000 fc88 	bl	800e122 <__retarget_lock_acquire_recursive>
 800d812:	4628      	mov	r0, r5
 800d814:	4621      	mov	r1, r4
 800d816:	f7ff ff59 	bl	800d6cc <__sflush_r>
 800d81a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d81c:	07da      	lsls	r2, r3, #31
 800d81e:	4605      	mov	r5, r0
 800d820:	d4e0      	bmi.n	800d7e4 <_fflush_r+0xc>
 800d822:	89a3      	ldrh	r3, [r4, #12]
 800d824:	059b      	lsls	r3, r3, #22
 800d826:	d4dd      	bmi.n	800d7e4 <_fflush_r+0xc>
 800d828:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d82a:	f000 fc7b 	bl	800e124 <__retarget_lock_release_recursive>
 800d82e:	e7d9      	b.n	800d7e4 <_fflush_r+0xc>
 800d830:	4b05      	ldr	r3, [pc, #20]	; (800d848 <_fflush_r+0x70>)
 800d832:	429c      	cmp	r4, r3
 800d834:	d101      	bne.n	800d83a <_fflush_r+0x62>
 800d836:	68ac      	ldr	r4, [r5, #8]
 800d838:	e7df      	b.n	800d7fa <_fflush_r+0x22>
 800d83a:	4b04      	ldr	r3, [pc, #16]	; (800d84c <_fflush_r+0x74>)
 800d83c:	429c      	cmp	r4, r3
 800d83e:	bf08      	it	eq
 800d840:	68ec      	ldreq	r4, [r5, #12]
 800d842:	e7da      	b.n	800d7fa <_fflush_r+0x22>
 800d844:	0800fb84 	.word	0x0800fb84
 800d848:	0800fba4 	.word	0x0800fba4
 800d84c:	0800fb64 	.word	0x0800fb64

0800d850 <std>:
 800d850:	2300      	movs	r3, #0
 800d852:	b510      	push	{r4, lr}
 800d854:	4604      	mov	r4, r0
 800d856:	e9c0 3300 	strd	r3, r3, [r0]
 800d85a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d85e:	6083      	str	r3, [r0, #8]
 800d860:	8181      	strh	r1, [r0, #12]
 800d862:	6643      	str	r3, [r0, #100]	; 0x64
 800d864:	81c2      	strh	r2, [r0, #14]
 800d866:	6183      	str	r3, [r0, #24]
 800d868:	4619      	mov	r1, r3
 800d86a:	2208      	movs	r2, #8
 800d86c:	305c      	adds	r0, #92	; 0x5c
 800d86e:	f7fd f8ad 	bl	800a9cc <memset>
 800d872:	4b05      	ldr	r3, [pc, #20]	; (800d888 <std+0x38>)
 800d874:	6263      	str	r3, [r4, #36]	; 0x24
 800d876:	4b05      	ldr	r3, [pc, #20]	; (800d88c <std+0x3c>)
 800d878:	62a3      	str	r3, [r4, #40]	; 0x28
 800d87a:	4b05      	ldr	r3, [pc, #20]	; (800d890 <std+0x40>)
 800d87c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d87e:	4b05      	ldr	r3, [pc, #20]	; (800d894 <std+0x44>)
 800d880:	6224      	str	r4, [r4, #32]
 800d882:	6323      	str	r3, [r4, #48]	; 0x30
 800d884:	bd10      	pop	{r4, pc}
 800d886:	bf00      	nop
 800d888:	0800f199 	.word	0x0800f199
 800d88c:	0800f1bb 	.word	0x0800f1bb
 800d890:	0800f1f3 	.word	0x0800f1f3
 800d894:	0800f217 	.word	0x0800f217

0800d898 <_cleanup_r>:
 800d898:	4901      	ldr	r1, [pc, #4]	; (800d8a0 <_cleanup_r+0x8>)
 800d89a:	f000 b8af 	b.w	800d9fc <_fwalk_reent>
 800d89e:	bf00      	nop
 800d8a0:	0800d7d9 	.word	0x0800d7d9

0800d8a4 <__sfmoreglue>:
 800d8a4:	b570      	push	{r4, r5, r6, lr}
 800d8a6:	2268      	movs	r2, #104	; 0x68
 800d8a8:	1e4d      	subs	r5, r1, #1
 800d8aa:	4355      	muls	r5, r2
 800d8ac:	460e      	mov	r6, r1
 800d8ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d8b2:	f001 fa15 	bl	800ece0 <_malloc_r>
 800d8b6:	4604      	mov	r4, r0
 800d8b8:	b140      	cbz	r0, 800d8cc <__sfmoreglue+0x28>
 800d8ba:	2100      	movs	r1, #0
 800d8bc:	e9c0 1600 	strd	r1, r6, [r0]
 800d8c0:	300c      	adds	r0, #12
 800d8c2:	60a0      	str	r0, [r4, #8]
 800d8c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d8c8:	f7fd f880 	bl	800a9cc <memset>
 800d8cc:	4620      	mov	r0, r4
 800d8ce:	bd70      	pop	{r4, r5, r6, pc}

0800d8d0 <__sfp_lock_acquire>:
 800d8d0:	4801      	ldr	r0, [pc, #4]	; (800d8d8 <__sfp_lock_acquire+0x8>)
 800d8d2:	f000 bc26 	b.w	800e122 <__retarget_lock_acquire_recursive>
 800d8d6:	bf00      	nop
 800d8d8:	20005025 	.word	0x20005025

0800d8dc <__sfp_lock_release>:
 800d8dc:	4801      	ldr	r0, [pc, #4]	; (800d8e4 <__sfp_lock_release+0x8>)
 800d8de:	f000 bc21 	b.w	800e124 <__retarget_lock_release_recursive>
 800d8e2:	bf00      	nop
 800d8e4:	20005025 	.word	0x20005025

0800d8e8 <__sinit_lock_acquire>:
 800d8e8:	4801      	ldr	r0, [pc, #4]	; (800d8f0 <__sinit_lock_acquire+0x8>)
 800d8ea:	f000 bc1a 	b.w	800e122 <__retarget_lock_acquire_recursive>
 800d8ee:	bf00      	nop
 800d8f0:	20005026 	.word	0x20005026

0800d8f4 <__sinit_lock_release>:
 800d8f4:	4801      	ldr	r0, [pc, #4]	; (800d8fc <__sinit_lock_release+0x8>)
 800d8f6:	f000 bc15 	b.w	800e124 <__retarget_lock_release_recursive>
 800d8fa:	bf00      	nop
 800d8fc:	20005026 	.word	0x20005026

0800d900 <__sinit>:
 800d900:	b510      	push	{r4, lr}
 800d902:	4604      	mov	r4, r0
 800d904:	f7ff fff0 	bl	800d8e8 <__sinit_lock_acquire>
 800d908:	69a3      	ldr	r3, [r4, #24]
 800d90a:	b11b      	cbz	r3, 800d914 <__sinit+0x14>
 800d90c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d910:	f7ff bff0 	b.w	800d8f4 <__sinit_lock_release>
 800d914:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d918:	6523      	str	r3, [r4, #80]	; 0x50
 800d91a:	4b13      	ldr	r3, [pc, #76]	; (800d968 <__sinit+0x68>)
 800d91c:	4a13      	ldr	r2, [pc, #76]	; (800d96c <__sinit+0x6c>)
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	62a2      	str	r2, [r4, #40]	; 0x28
 800d922:	42a3      	cmp	r3, r4
 800d924:	bf04      	itt	eq
 800d926:	2301      	moveq	r3, #1
 800d928:	61a3      	streq	r3, [r4, #24]
 800d92a:	4620      	mov	r0, r4
 800d92c:	f000 f820 	bl	800d970 <__sfp>
 800d930:	6060      	str	r0, [r4, #4]
 800d932:	4620      	mov	r0, r4
 800d934:	f000 f81c 	bl	800d970 <__sfp>
 800d938:	60a0      	str	r0, [r4, #8]
 800d93a:	4620      	mov	r0, r4
 800d93c:	f000 f818 	bl	800d970 <__sfp>
 800d940:	2200      	movs	r2, #0
 800d942:	60e0      	str	r0, [r4, #12]
 800d944:	2104      	movs	r1, #4
 800d946:	6860      	ldr	r0, [r4, #4]
 800d948:	f7ff ff82 	bl	800d850 <std>
 800d94c:	68a0      	ldr	r0, [r4, #8]
 800d94e:	2201      	movs	r2, #1
 800d950:	2109      	movs	r1, #9
 800d952:	f7ff ff7d 	bl	800d850 <std>
 800d956:	68e0      	ldr	r0, [r4, #12]
 800d958:	2202      	movs	r2, #2
 800d95a:	2112      	movs	r1, #18
 800d95c:	f7ff ff78 	bl	800d850 <std>
 800d960:	2301      	movs	r3, #1
 800d962:	61a3      	str	r3, [r4, #24]
 800d964:	e7d2      	b.n	800d90c <__sinit+0xc>
 800d966:	bf00      	nop
 800d968:	0800f92c 	.word	0x0800f92c
 800d96c:	0800d899 	.word	0x0800d899

0800d970 <__sfp>:
 800d970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d972:	4607      	mov	r7, r0
 800d974:	f7ff ffac 	bl	800d8d0 <__sfp_lock_acquire>
 800d978:	4b1e      	ldr	r3, [pc, #120]	; (800d9f4 <__sfp+0x84>)
 800d97a:	681e      	ldr	r6, [r3, #0]
 800d97c:	69b3      	ldr	r3, [r6, #24]
 800d97e:	b913      	cbnz	r3, 800d986 <__sfp+0x16>
 800d980:	4630      	mov	r0, r6
 800d982:	f7ff ffbd 	bl	800d900 <__sinit>
 800d986:	3648      	adds	r6, #72	; 0x48
 800d988:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d98c:	3b01      	subs	r3, #1
 800d98e:	d503      	bpl.n	800d998 <__sfp+0x28>
 800d990:	6833      	ldr	r3, [r6, #0]
 800d992:	b30b      	cbz	r3, 800d9d8 <__sfp+0x68>
 800d994:	6836      	ldr	r6, [r6, #0]
 800d996:	e7f7      	b.n	800d988 <__sfp+0x18>
 800d998:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d99c:	b9d5      	cbnz	r5, 800d9d4 <__sfp+0x64>
 800d99e:	4b16      	ldr	r3, [pc, #88]	; (800d9f8 <__sfp+0x88>)
 800d9a0:	60e3      	str	r3, [r4, #12]
 800d9a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d9a6:	6665      	str	r5, [r4, #100]	; 0x64
 800d9a8:	f000 fbba 	bl	800e120 <__retarget_lock_init_recursive>
 800d9ac:	f7ff ff96 	bl	800d8dc <__sfp_lock_release>
 800d9b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d9b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d9b8:	6025      	str	r5, [r4, #0]
 800d9ba:	61a5      	str	r5, [r4, #24]
 800d9bc:	2208      	movs	r2, #8
 800d9be:	4629      	mov	r1, r5
 800d9c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d9c4:	f7fd f802 	bl	800a9cc <memset>
 800d9c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d9cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d9d0:	4620      	mov	r0, r4
 800d9d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9d4:	3468      	adds	r4, #104	; 0x68
 800d9d6:	e7d9      	b.n	800d98c <__sfp+0x1c>
 800d9d8:	2104      	movs	r1, #4
 800d9da:	4638      	mov	r0, r7
 800d9dc:	f7ff ff62 	bl	800d8a4 <__sfmoreglue>
 800d9e0:	4604      	mov	r4, r0
 800d9e2:	6030      	str	r0, [r6, #0]
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	d1d5      	bne.n	800d994 <__sfp+0x24>
 800d9e8:	f7ff ff78 	bl	800d8dc <__sfp_lock_release>
 800d9ec:	230c      	movs	r3, #12
 800d9ee:	603b      	str	r3, [r7, #0]
 800d9f0:	e7ee      	b.n	800d9d0 <__sfp+0x60>
 800d9f2:	bf00      	nop
 800d9f4:	0800f92c 	.word	0x0800f92c
 800d9f8:	ffff0001 	.word	0xffff0001

0800d9fc <_fwalk_reent>:
 800d9fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da00:	4606      	mov	r6, r0
 800da02:	4688      	mov	r8, r1
 800da04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800da08:	2700      	movs	r7, #0
 800da0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800da0e:	f1b9 0901 	subs.w	r9, r9, #1
 800da12:	d505      	bpl.n	800da20 <_fwalk_reent+0x24>
 800da14:	6824      	ldr	r4, [r4, #0]
 800da16:	2c00      	cmp	r4, #0
 800da18:	d1f7      	bne.n	800da0a <_fwalk_reent+0xe>
 800da1a:	4638      	mov	r0, r7
 800da1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da20:	89ab      	ldrh	r3, [r5, #12]
 800da22:	2b01      	cmp	r3, #1
 800da24:	d907      	bls.n	800da36 <_fwalk_reent+0x3a>
 800da26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800da2a:	3301      	adds	r3, #1
 800da2c:	d003      	beq.n	800da36 <_fwalk_reent+0x3a>
 800da2e:	4629      	mov	r1, r5
 800da30:	4630      	mov	r0, r6
 800da32:	47c0      	blx	r8
 800da34:	4307      	orrs	r7, r0
 800da36:	3568      	adds	r5, #104	; 0x68
 800da38:	e7e9      	b.n	800da0e <_fwalk_reent+0x12>

0800da3a <rshift>:
 800da3a:	6903      	ldr	r3, [r0, #16]
 800da3c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800da40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da44:	ea4f 1261 	mov.w	r2, r1, asr #5
 800da48:	f100 0414 	add.w	r4, r0, #20
 800da4c:	dd45      	ble.n	800dada <rshift+0xa0>
 800da4e:	f011 011f 	ands.w	r1, r1, #31
 800da52:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800da56:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800da5a:	d10c      	bne.n	800da76 <rshift+0x3c>
 800da5c:	f100 0710 	add.w	r7, r0, #16
 800da60:	4629      	mov	r1, r5
 800da62:	42b1      	cmp	r1, r6
 800da64:	d334      	bcc.n	800dad0 <rshift+0x96>
 800da66:	1a9b      	subs	r3, r3, r2
 800da68:	009b      	lsls	r3, r3, #2
 800da6a:	1eea      	subs	r2, r5, #3
 800da6c:	4296      	cmp	r6, r2
 800da6e:	bf38      	it	cc
 800da70:	2300      	movcc	r3, #0
 800da72:	4423      	add	r3, r4
 800da74:	e015      	b.n	800daa2 <rshift+0x68>
 800da76:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800da7a:	f1c1 0820 	rsb	r8, r1, #32
 800da7e:	40cf      	lsrs	r7, r1
 800da80:	f105 0e04 	add.w	lr, r5, #4
 800da84:	46a1      	mov	r9, r4
 800da86:	4576      	cmp	r6, lr
 800da88:	46f4      	mov	ip, lr
 800da8a:	d815      	bhi.n	800dab8 <rshift+0x7e>
 800da8c:	1a9a      	subs	r2, r3, r2
 800da8e:	0092      	lsls	r2, r2, #2
 800da90:	3a04      	subs	r2, #4
 800da92:	3501      	adds	r5, #1
 800da94:	42ae      	cmp	r6, r5
 800da96:	bf38      	it	cc
 800da98:	2200      	movcc	r2, #0
 800da9a:	18a3      	adds	r3, r4, r2
 800da9c:	50a7      	str	r7, [r4, r2]
 800da9e:	b107      	cbz	r7, 800daa2 <rshift+0x68>
 800daa0:	3304      	adds	r3, #4
 800daa2:	1b1a      	subs	r2, r3, r4
 800daa4:	42a3      	cmp	r3, r4
 800daa6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800daaa:	bf08      	it	eq
 800daac:	2300      	moveq	r3, #0
 800daae:	6102      	str	r2, [r0, #16]
 800dab0:	bf08      	it	eq
 800dab2:	6143      	streq	r3, [r0, #20]
 800dab4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dab8:	f8dc c000 	ldr.w	ip, [ip]
 800dabc:	fa0c fc08 	lsl.w	ip, ip, r8
 800dac0:	ea4c 0707 	orr.w	r7, ip, r7
 800dac4:	f849 7b04 	str.w	r7, [r9], #4
 800dac8:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dacc:	40cf      	lsrs	r7, r1
 800dace:	e7da      	b.n	800da86 <rshift+0x4c>
 800dad0:	f851 cb04 	ldr.w	ip, [r1], #4
 800dad4:	f847 cf04 	str.w	ip, [r7, #4]!
 800dad8:	e7c3      	b.n	800da62 <rshift+0x28>
 800dada:	4623      	mov	r3, r4
 800dadc:	e7e1      	b.n	800daa2 <rshift+0x68>

0800dade <__hexdig_fun>:
 800dade:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dae2:	2b09      	cmp	r3, #9
 800dae4:	d802      	bhi.n	800daec <__hexdig_fun+0xe>
 800dae6:	3820      	subs	r0, #32
 800dae8:	b2c0      	uxtb	r0, r0
 800daea:	4770      	bx	lr
 800daec:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800daf0:	2b05      	cmp	r3, #5
 800daf2:	d801      	bhi.n	800daf8 <__hexdig_fun+0x1a>
 800daf4:	3847      	subs	r0, #71	; 0x47
 800daf6:	e7f7      	b.n	800dae8 <__hexdig_fun+0xa>
 800daf8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800dafc:	2b05      	cmp	r3, #5
 800dafe:	d801      	bhi.n	800db04 <__hexdig_fun+0x26>
 800db00:	3827      	subs	r0, #39	; 0x27
 800db02:	e7f1      	b.n	800dae8 <__hexdig_fun+0xa>
 800db04:	2000      	movs	r0, #0
 800db06:	4770      	bx	lr

0800db08 <__gethex>:
 800db08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db0c:	ed2d 8b02 	vpush	{d8}
 800db10:	b089      	sub	sp, #36	; 0x24
 800db12:	ee08 0a10 	vmov	s16, r0
 800db16:	9304      	str	r3, [sp, #16]
 800db18:	4bb4      	ldr	r3, [pc, #720]	; (800ddec <__gethex+0x2e4>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	9301      	str	r3, [sp, #4]
 800db1e:	4618      	mov	r0, r3
 800db20:	468b      	mov	fp, r1
 800db22:	4690      	mov	r8, r2
 800db24:	f7f2 fb54 	bl	80001d0 <strlen>
 800db28:	9b01      	ldr	r3, [sp, #4]
 800db2a:	f8db 2000 	ldr.w	r2, [fp]
 800db2e:	4403      	add	r3, r0
 800db30:	4682      	mov	sl, r0
 800db32:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800db36:	9305      	str	r3, [sp, #20]
 800db38:	1c93      	adds	r3, r2, #2
 800db3a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800db3e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800db42:	32fe      	adds	r2, #254	; 0xfe
 800db44:	18d1      	adds	r1, r2, r3
 800db46:	461f      	mov	r7, r3
 800db48:	f813 0b01 	ldrb.w	r0, [r3], #1
 800db4c:	9100      	str	r1, [sp, #0]
 800db4e:	2830      	cmp	r0, #48	; 0x30
 800db50:	d0f8      	beq.n	800db44 <__gethex+0x3c>
 800db52:	f7ff ffc4 	bl	800dade <__hexdig_fun>
 800db56:	4604      	mov	r4, r0
 800db58:	2800      	cmp	r0, #0
 800db5a:	d13a      	bne.n	800dbd2 <__gethex+0xca>
 800db5c:	9901      	ldr	r1, [sp, #4]
 800db5e:	4652      	mov	r2, sl
 800db60:	4638      	mov	r0, r7
 800db62:	f001 fb5c 	bl	800f21e <strncmp>
 800db66:	4605      	mov	r5, r0
 800db68:	2800      	cmp	r0, #0
 800db6a:	d168      	bne.n	800dc3e <__gethex+0x136>
 800db6c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800db70:	eb07 060a 	add.w	r6, r7, sl
 800db74:	f7ff ffb3 	bl	800dade <__hexdig_fun>
 800db78:	2800      	cmp	r0, #0
 800db7a:	d062      	beq.n	800dc42 <__gethex+0x13a>
 800db7c:	4633      	mov	r3, r6
 800db7e:	7818      	ldrb	r0, [r3, #0]
 800db80:	2830      	cmp	r0, #48	; 0x30
 800db82:	461f      	mov	r7, r3
 800db84:	f103 0301 	add.w	r3, r3, #1
 800db88:	d0f9      	beq.n	800db7e <__gethex+0x76>
 800db8a:	f7ff ffa8 	bl	800dade <__hexdig_fun>
 800db8e:	2301      	movs	r3, #1
 800db90:	fab0 f480 	clz	r4, r0
 800db94:	0964      	lsrs	r4, r4, #5
 800db96:	4635      	mov	r5, r6
 800db98:	9300      	str	r3, [sp, #0]
 800db9a:	463a      	mov	r2, r7
 800db9c:	4616      	mov	r6, r2
 800db9e:	3201      	adds	r2, #1
 800dba0:	7830      	ldrb	r0, [r6, #0]
 800dba2:	f7ff ff9c 	bl	800dade <__hexdig_fun>
 800dba6:	2800      	cmp	r0, #0
 800dba8:	d1f8      	bne.n	800db9c <__gethex+0x94>
 800dbaa:	9901      	ldr	r1, [sp, #4]
 800dbac:	4652      	mov	r2, sl
 800dbae:	4630      	mov	r0, r6
 800dbb0:	f001 fb35 	bl	800f21e <strncmp>
 800dbb4:	b980      	cbnz	r0, 800dbd8 <__gethex+0xd0>
 800dbb6:	b94d      	cbnz	r5, 800dbcc <__gethex+0xc4>
 800dbb8:	eb06 050a 	add.w	r5, r6, sl
 800dbbc:	462a      	mov	r2, r5
 800dbbe:	4616      	mov	r6, r2
 800dbc0:	3201      	adds	r2, #1
 800dbc2:	7830      	ldrb	r0, [r6, #0]
 800dbc4:	f7ff ff8b 	bl	800dade <__hexdig_fun>
 800dbc8:	2800      	cmp	r0, #0
 800dbca:	d1f8      	bne.n	800dbbe <__gethex+0xb6>
 800dbcc:	1bad      	subs	r5, r5, r6
 800dbce:	00ad      	lsls	r5, r5, #2
 800dbd0:	e004      	b.n	800dbdc <__gethex+0xd4>
 800dbd2:	2400      	movs	r4, #0
 800dbd4:	4625      	mov	r5, r4
 800dbd6:	e7e0      	b.n	800db9a <__gethex+0x92>
 800dbd8:	2d00      	cmp	r5, #0
 800dbda:	d1f7      	bne.n	800dbcc <__gethex+0xc4>
 800dbdc:	7833      	ldrb	r3, [r6, #0]
 800dbde:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dbe2:	2b50      	cmp	r3, #80	; 0x50
 800dbe4:	d13b      	bne.n	800dc5e <__gethex+0x156>
 800dbe6:	7873      	ldrb	r3, [r6, #1]
 800dbe8:	2b2b      	cmp	r3, #43	; 0x2b
 800dbea:	d02c      	beq.n	800dc46 <__gethex+0x13e>
 800dbec:	2b2d      	cmp	r3, #45	; 0x2d
 800dbee:	d02e      	beq.n	800dc4e <__gethex+0x146>
 800dbf0:	1c71      	adds	r1, r6, #1
 800dbf2:	f04f 0900 	mov.w	r9, #0
 800dbf6:	7808      	ldrb	r0, [r1, #0]
 800dbf8:	f7ff ff71 	bl	800dade <__hexdig_fun>
 800dbfc:	1e43      	subs	r3, r0, #1
 800dbfe:	b2db      	uxtb	r3, r3
 800dc00:	2b18      	cmp	r3, #24
 800dc02:	d82c      	bhi.n	800dc5e <__gethex+0x156>
 800dc04:	f1a0 0210 	sub.w	r2, r0, #16
 800dc08:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dc0c:	f7ff ff67 	bl	800dade <__hexdig_fun>
 800dc10:	1e43      	subs	r3, r0, #1
 800dc12:	b2db      	uxtb	r3, r3
 800dc14:	2b18      	cmp	r3, #24
 800dc16:	d91d      	bls.n	800dc54 <__gethex+0x14c>
 800dc18:	f1b9 0f00 	cmp.w	r9, #0
 800dc1c:	d000      	beq.n	800dc20 <__gethex+0x118>
 800dc1e:	4252      	negs	r2, r2
 800dc20:	4415      	add	r5, r2
 800dc22:	f8cb 1000 	str.w	r1, [fp]
 800dc26:	b1e4      	cbz	r4, 800dc62 <__gethex+0x15a>
 800dc28:	9b00      	ldr	r3, [sp, #0]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	bf14      	ite	ne
 800dc2e:	2700      	movne	r7, #0
 800dc30:	2706      	moveq	r7, #6
 800dc32:	4638      	mov	r0, r7
 800dc34:	b009      	add	sp, #36	; 0x24
 800dc36:	ecbd 8b02 	vpop	{d8}
 800dc3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc3e:	463e      	mov	r6, r7
 800dc40:	4625      	mov	r5, r4
 800dc42:	2401      	movs	r4, #1
 800dc44:	e7ca      	b.n	800dbdc <__gethex+0xd4>
 800dc46:	f04f 0900 	mov.w	r9, #0
 800dc4a:	1cb1      	adds	r1, r6, #2
 800dc4c:	e7d3      	b.n	800dbf6 <__gethex+0xee>
 800dc4e:	f04f 0901 	mov.w	r9, #1
 800dc52:	e7fa      	b.n	800dc4a <__gethex+0x142>
 800dc54:	230a      	movs	r3, #10
 800dc56:	fb03 0202 	mla	r2, r3, r2, r0
 800dc5a:	3a10      	subs	r2, #16
 800dc5c:	e7d4      	b.n	800dc08 <__gethex+0x100>
 800dc5e:	4631      	mov	r1, r6
 800dc60:	e7df      	b.n	800dc22 <__gethex+0x11a>
 800dc62:	1bf3      	subs	r3, r6, r7
 800dc64:	3b01      	subs	r3, #1
 800dc66:	4621      	mov	r1, r4
 800dc68:	2b07      	cmp	r3, #7
 800dc6a:	dc0b      	bgt.n	800dc84 <__gethex+0x17c>
 800dc6c:	ee18 0a10 	vmov	r0, s16
 800dc70:	f000 faf2 	bl	800e258 <_Balloc>
 800dc74:	4604      	mov	r4, r0
 800dc76:	b940      	cbnz	r0, 800dc8a <__gethex+0x182>
 800dc78:	4b5d      	ldr	r3, [pc, #372]	; (800ddf0 <__gethex+0x2e8>)
 800dc7a:	4602      	mov	r2, r0
 800dc7c:	21de      	movs	r1, #222	; 0xde
 800dc7e:	485d      	ldr	r0, [pc, #372]	; (800ddf4 <__gethex+0x2ec>)
 800dc80:	f7fc fe3c 	bl	800a8fc <__assert_func>
 800dc84:	3101      	adds	r1, #1
 800dc86:	105b      	asrs	r3, r3, #1
 800dc88:	e7ee      	b.n	800dc68 <__gethex+0x160>
 800dc8a:	f100 0914 	add.w	r9, r0, #20
 800dc8e:	f04f 0b00 	mov.w	fp, #0
 800dc92:	f1ca 0301 	rsb	r3, sl, #1
 800dc96:	f8cd 9008 	str.w	r9, [sp, #8]
 800dc9a:	f8cd b000 	str.w	fp, [sp]
 800dc9e:	9306      	str	r3, [sp, #24]
 800dca0:	42b7      	cmp	r7, r6
 800dca2:	d340      	bcc.n	800dd26 <__gethex+0x21e>
 800dca4:	9802      	ldr	r0, [sp, #8]
 800dca6:	9b00      	ldr	r3, [sp, #0]
 800dca8:	f840 3b04 	str.w	r3, [r0], #4
 800dcac:	eba0 0009 	sub.w	r0, r0, r9
 800dcb0:	1080      	asrs	r0, r0, #2
 800dcb2:	0146      	lsls	r6, r0, #5
 800dcb4:	6120      	str	r0, [r4, #16]
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f000 fbc0 	bl	800e43c <__hi0bits>
 800dcbc:	1a30      	subs	r0, r6, r0
 800dcbe:	f8d8 6000 	ldr.w	r6, [r8]
 800dcc2:	42b0      	cmp	r0, r6
 800dcc4:	dd63      	ble.n	800dd8e <__gethex+0x286>
 800dcc6:	1b87      	subs	r7, r0, r6
 800dcc8:	4639      	mov	r1, r7
 800dcca:	4620      	mov	r0, r4
 800dccc:	f000 ff64 	bl	800eb98 <__any_on>
 800dcd0:	4682      	mov	sl, r0
 800dcd2:	b1a8      	cbz	r0, 800dd00 <__gethex+0x1f8>
 800dcd4:	1e7b      	subs	r3, r7, #1
 800dcd6:	1159      	asrs	r1, r3, #5
 800dcd8:	f003 021f 	and.w	r2, r3, #31
 800dcdc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800dce0:	f04f 0a01 	mov.w	sl, #1
 800dce4:	fa0a f202 	lsl.w	r2, sl, r2
 800dce8:	420a      	tst	r2, r1
 800dcea:	d009      	beq.n	800dd00 <__gethex+0x1f8>
 800dcec:	4553      	cmp	r3, sl
 800dcee:	dd05      	ble.n	800dcfc <__gethex+0x1f4>
 800dcf0:	1eb9      	subs	r1, r7, #2
 800dcf2:	4620      	mov	r0, r4
 800dcf4:	f000 ff50 	bl	800eb98 <__any_on>
 800dcf8:	2800      	cmp	r0, #0
 800dcfa:	d145      	bne.n	800dd88 <__gethex+0x280>
 800dcfc:	f04f 0a02 	mov.w	sl, #2
 800dd00:	4639      	mov	r1, r7
 800dd02:	4620      	mov	r0, r4
 800dd04:	f7ff fe99 	bl	800da3a <rshift>
 800dd08:	443d      	add	r5, r7
 800dd0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dd0e:	42ab      	cmp	r3, r5
 800dd10:	da4c      	bge.n	800ddac <__gethex+0x2a4>
 800dd12:	ee18 0a10 	vmov	r0, s16
 800dd16:	4621      	mov	r1, r4
 800dd18:	f000 fade 	bl	800e2d8 <_Bfree>
 800dd1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dd1e:	2300      	movs	r3, #0
 800dd20:	6013      	str	r3, [r2, #0]
 800dd22:	27a3      	movs	r7, #163	; 0xa3
 800dd24:	e785      	b.n	800dc32 <__gethex+0x12a>
 800dd26:	1e73      	subs	r3, r6, #1
 800dd28:	9a05      	ldr	r2, [sp, #20]
 800dd2a:	9303      	str	r3, [sp, #12]
 800dd2c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dd30:	4293      	cmp	r3, r2
 800dd32:	d019      	beq.n	800dd68 <__gethex+0x260>
 800dd34:	f1bb 0f20 	cmp.w	fp, #32
 800dd38:	d107      	bne.n	800dd4a <__gethex+0x242>
 800dd3a:	9b02      	ldr	r3, [sp, #8]
 800dd3c:	9a00      	ldr	r2, [sp, #0]
 800dd3e:	f843 2b04 	str.w	r2, [r3], #4
 800dd42:	9302      	str	r3, [sp, #8]
 800dd44:	2300      	movs	r3, #0
 800dd46:	9300      	str	r3, [sp, #0]
 800dd48:	469b      	mov	fp, r3
 800dd4a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800dd4e:	f7ff fec6 	bl	800dade <__hexdig_fun>
 800dd52:	9b00      	ldr	r3, [sp, #0]
 800dd54:	f000 000f 	and.w	r0, r0, #15
 800dd58:	fa00 f00b 	lsl.w	r0, r0, fp
 800dd5c:	4303      	orrs	r3, r0
 800dd5e:	9300      	str	r3, [sp, #0]
 800dd60:	f10b 0b04 	add.w	fp, fp, #4
 800dd64:	9b03      	ldr	r3, [sp, #12]
 800dd66:	e00d      	b.n	800dd84 <__gethex+0x27c>
 800dd68:	9b03      	ldr	r3, [sp, #12]
 800dd6a:	9a06      	ldr	r2, [sp, #24]
 800dd6c:	4413      	add	r3, r2
 800dd6e:	42bb      	cmp	r3, r7
 800dd70:	d3e0      	bcc.n	800dd34 <__gethex+0x22c>
 800dd72:	4618      	mov	r0, r3
 800dd74:	9901      	ldr	r1, [sp, #4]
 800dd76:	9307      	str	r3, [sp, #28]
 800dd78:	4652      	mov	r2, sl
 800dd7a:	f001 fa50 	bl	800f21e <strncmp>
 800dd7e:	9b07      	ldr	r3, [sp, #28]
 800dd80:	2800      	cmp	r0, #0
 800dd82:	d1d7      	bne.n	800dd34 <__gethex+0x22c>
 800dd84:	461e      	mov	r6, r3
 800dd86:	e78b      	b.n	800dca0 <__gethex+0x198>
 800dd88:	f04f 0a03 	mov.w	sl, #3
 800dd8c:	e7b8      	b.n	800dd00 <__gethex+0x1f8>
 800dd8e:	da0a      	bge.n	800dda6 <__gethex+0x29e>
 800dd90:	1a37      	subs	r7, r6, r0
 800dd92:	4621      	mov	r1, r4
 800dd94:	ee18 0a10 	vmov	r0, s16
 800dd98:	463a      	mov	r2, r7
 800dd9a:	f000 fcb9 	bl	800e710 <__lshift>
 800dd9e:	1bed      	subs	r5, r5, r7
 800dda0:	4604      	mov	r4, r0
 800dda2:	f100 0914 	add.w	r9, r0, #20
 800dda6:	f04f 0a00 	mov.w	sl, #0
 800ddaa:	e7ae      	b.n	800dd0a <__gethex+0x202>
 800ddac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ddb0:	42a8      	cmp	r0, r5
 800ddb2:	dd72      	ble.n	800de9a <__gethex+0x392>
 800ddb4:	1b45      	subs	r5, r0, r5
 800ddb6:	42ae      	cmp	r6, r5
 800ddb8:	dc36      	bgt.n	800de28 <__gethex+0x320>
 800ddba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ddbe:	2b02      	cmp	r3, #2
 800ddc0:	d02a      	beq.n	800de18 <__gethex+0x310>
 800ddc2:	2b03      	cmp	r3, #3
 800ddc4:	d02c      	beq.n	800de20 <__gethex+0x318>
 800ddc6:	2b01      	cmp	r3, #1
 800ddc8:	d11c      	bne.n	800de04 <__gethex+0x2fc>
 800ddca:	42ae      	cmp	r6, r5
 800ddcc:	d11a      	bne.n	800de04 <__gethex+0x2fc>
 800ddce:	2e01      	cmp	r6, #1
 800ddd0:	d112      	bne.n	800ddf8 <__gethex+0x2f0>
 800ddd2:	9a04      	ldr	r2, [sp, #16]
 800ddd4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ddd8:	6013      	str	r3, [r2, #0]
 800ddda:	2301      	movs	r3, #1
 800dddc:	6123      	str	r3, [r4, #16]
 800ddde:	f8c9 3000 	str.w	r3, [r9]
 800dde2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dde4:	2762      	movs	r7, #98	; 0x62
 800dde6:	601c      	str	r4, [r3, #0]
 800dde8:	e723      	b.n	800dc32 <__gethex+0x12a>
 800ddea:	bf00      	nop
 800ddec:	0800fc2c 	.word	0x0800fc2c
 800ddf0:	0800fb50 	.word	0x0800fb50
 800ddf4:	0800fbc4 	.word	0x0800fbc4
 800ddf8:	1e71      	subs	r1, r6, #1
 800ddfa:	4620      	mov	r0, r4
 800ddfc:	f000 fecc 	bl	800eb98 <__any_on>
 800de00:	2800      	cmp	r0, #0
 800de02:	d1e6      	bne.n	800ddd2 <__gethex+0x2ca>
 800de04:	ee18 0a10 	vmov	r0, s16
 800de08:	4621      	mov	r1, r4
 800de0a:	f000 fa65 	bl	800e2d8 <_Bfree>
 800de0e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800de10:	2300      	movs	r3, #0
 800de12:	6013      	str	r3, [r2, #0]
 800de14:	2750      	movs	r7, #80	; 0x50
 800de16:	e70c      	b.n	800dc32 <__gethex+0x12a>
 800de18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d1f2      	bne.n	800de04 <__gethex+0x2fc>
 800de1e:	e7d8      	b.n	800ddd2 <__gethex+0x2ca>
 800de20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de22:	2b00      	cmp	r3, #0
 800de24:	d1d5      	bne.n	800ddd2 <__gethex+0x2ca>
 800de26:	e7ed      	b.n	800de04 <__gethex+0x2fc>
 800de28:	1e6f      	subs	r7, r5, #1
 800de2a:	f1ba 0f00 	cmp.w	sl, #0
 800de2e:	d131      	bne.n	800de94 <__gethex+0x38c>
 800de30:	b127      	cbz	r7, 800de3c <__gethex+0x334>
 800de32:	4639      	mov	r1, r7
 800de34:	4620      	mov	r0, r4
 800de36:	f000 feaf 	bl	800eb98 <__any_on>
 800de3a:	4682      	mov	sl, r0
 800de3c:	117b      	asrs	r3, r7, #5
 800de3e:	2101      	movs	r1, #1
 800de40:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800de44:	f007 071f 	and.w	r7, r7, #31
 800de48:	fa01 f707 	lsl.w	r7, r1, r7
 800de4c:	421f      	tst	r7, r3
 800de4e:	4629      	mov	r1, r5
 800de50:	4620      	mov	r0, r4
 800de52:	bf18      	it	ne
 800de54:	f04a 0a02 	orrne.w	sl, sl, #2
 800de58:	1b76      	subs	r6, r6, r5
 800de5a:	f7ff fdee 	bl	800da3a <rshift>
 800de5e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800de62:	2702      	movs	r7, #2
 800de64:	f1ba 0f00 	cmp.w	sl, #0
 800de68:	d048      	beq.n	800defc <__gethex+0x3f4>
 800de6a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800de6e:	2b02      	cmp	r3, #2
 800de70:	d015      	beq.n	800de9e <__gethex+0x396>
 800de72:	2b03      	cmp	r3, #3
 800de74:	d017      	beq.n	800dea6 <__gethex+0x39e>
 800de76:	2b01      	cmp	r3, #1
 800de78:	d109      	bne.n	800de8e <__gethex+0x386>
 800de7a:	f01a 0f02 	tst.w	sl, #2
 800de7e:	d006      	beq.n	800de8e <__gethex+0x386>
 800de80:	f8d9 0000 	ldr.w	r0, [r9]
 800de84:	ea4a 0a00 	orr.w	sl, sl, r0
 800de88:	f01a 0f01 	tst.w	sl, #1
 800de8c:	d10e      	bne.n	800deac <__gethex+0x3a4>
 800de8e:	f047 0710 	orr.w	r7, r7, #16
 800de92:	e033      	b.n	800defc <__gethex+0x3f4>
 800de94:	f04f 0a01 	mov.w	sl, #1
 800de98:	e7d0      	b.n	800de3c <__gethex+0x334>
 800de9a:	2701      	movs	r7, #1
 800de9c:	e7e2      	b.n	800de64 <__gethex+0x35c>
 800de9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dea0:	f1c3 0301 	rsb	r3, r3, #1
 800dea4:	9315      	str	r3, [sp, #84]	; 0x54
 800dea6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d0f0      	beq.n	800de8e <__gethex+0x386>
 800deac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800deb0:	f104 0314 	add.w	r3, r4, #20
 800deb4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800deb8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800debc:	f04f 0c00 	mov.w	ip, #0
 800dec0:	4618      	mov	r0, r3
 800dec2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dec6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800deca:	d01c      	beq.n	800df06 <__gethex+0x3fe>
 800decc:	3201      	adds	r2, #1
 800dece:	6002      	str	r2, [r0, #0]
 800ded0:	2f02      	cmp	r7, #2
 800ded2:	f104 0314 	add.w	r3, r4, #20
 800ded6:	d13f      	bne.n	800df58 <__gethex+0x450>
 800ded8:	f8d8 2000 	ldr.w	r2, [r8]
 800dedc:	3a01      	subs	r2, #1
 800dede:	42b2      	cmp	r2, r6
 800dee0:	d10a      	bne.n	800def8 <__gethex+0x3f0>
 800dee2:	1171      	asrs	r1, r6, #5
 800dee4:	2201      	movs	r2, #1
 800dee6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800deea:	f006 061f 	and.w	r6, r6, #31
 800deee:	fa02 f606 	lsl.w	r6, r2, r6
 800def2:	421e      	tst	r6, r3
 800def4:	bf18      	it	ne
 800def6:	4617      	movne	r7, r2
 800def8:	f047 0720 	orr.w	r7, r7, #32
 800defc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800defe:	601c      	str	r4, [r3, #0]
 800df00:	9b04      	ldr	r3, [sp, #16]
 800df02:	601d      	str	r5, [r3, #0]
 800df04:	e695      	b.n	800dc32 <__gethex+0x12a>
 800df06:	4299      	cmp	r1, r3
 800df08:	f843 cc04 	str.w	ip, [r3, #-4]
 800df0c:	d8d8      	bhi.n	800dec0 <__gethex+0x3b8>
 800df0e:	68a3      	ldr	r3, [r4, #8]
 800df10:	459b      	cmp	fp, r3
 800df12:	db19      	blt.n	800df48 <__gethex+0x440>
 800df14:	6861      	ldr	r1, [r4, #4]
 800df16:	ee18 0a10 	vmov	r0, s16
 800df1a:	3101      	adds	r1, #1
 800df1c:	f000 f99c 	bl	800e258 <_Balloc>
 800df20:	4681      	mov	r9, r0
 800df22:	b918      	cbnz	r0, 800df2c <__gethex+0x424>
 800df24:	4b1a      	ldr	r3, [pc, #104]	; (800df90 <__gethex+0x488>)
 800df26:	4602      	mov	r2, r0
 800df28:	2184      	movs	r1, #132	; 0x84
 800df2a:	e6a8      	b.n	800dc7e <__gethex+0x176>
 800df2c:	6922      	ldr	r2, [r4, #16]
 800df2e:	3202      	adds	r2, #2
 800df30:	f104 010c 	add.w	r1, r4, #12
 800df34:	0092      	lsls	r2, r2, #2
 800df36:	300c      	adds	r0, #12
 800df38:	f7fc fd3a 	bl	800a9b0 <memcpy>
 800df3c:	4621      	mov	r1, r4
 800df3e:	ee18 0a10 	vmov	r0, s16
 800df42:	f000 f9c9 	bl	800e2d8 <_Bfree>
 800df46:	464c      	mov	r4, r9
 800df48:	6923      	ldr	r3, [r4, #16]
 800df4a:	1c5a      	adds	r2, r3, #1
 800df4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800df50:	6122      	str	r2, [r4, #16]
 800df52:	2201      	movs	r2, #1
 800df54:	615a      	str	r2, [r3, #20]
 800df56:	e7bb      	b.n	800ded0 <__gethex+0x3c8>
 800df58:	6922      	ldr	r2, [r4, #16]
 800df5a:	455a      	cmp	r2, fp
 800df5c:	dd0b      	ble.n	800df76 <__gethex+0x46e>
 800df5e:	2101      	movs	r1, #1
 800df60:	4620      	mov	r0, r4
 800df62:	f7ff fd6a 	bl	800da3a <rshift>
 800df66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df6a:	3501      	adds	r5, #1
 800df6c:	42ab      	cmp	r3, r5
 800df6e:	f6ff aed0 	blt.w	800dd12 <__gethex+0x20a>
 800df72:	2701      	movs	r7, #1
 800df74:	e7c0      	b.n	800def8 <__gethex+0x3f0>
 800df76:	f016 061f 	ands.w	r6, r6, #31
 800df7a:	d0fa      	beq.n	800df72 <__gethex+0x46a>
 800df7c:	4453      	add	r3, sl
 800df7e:	f1c6 0620 	rsb	r6, r6, #32
 800df82:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800df86:	f000 fa59 	bl	800e43c <__hi0bits>
 800df8a:	42b0      	cmp	r0, r6
 800df8c:	dbe7      	blt.n	800df5e <__gethex+0x456>
 800df8e:	e7f0      	b.n	800df72 <__gethex+0x46a>
 800df90:	0800fb50 	.word	0x0800fb50

0800df94 <L_shift>:
 800df94:	f1c2 0208 	rsb	r2, r2, #8
 800df98:	0092      	lsls	r2, r2, #2
 800df9a:	b570      	push	{r4, r5, r6, lr}
 800df9c:	f1c2 0620 	rsb	r6, r2, #32
 800dfa0:	6843      	ldr	r3, [r0, #4]
 800dfa2:	6804      	ldr	r4, [r0, #0]
 800dfa4:	fa03 f506 	lsl.w	r5, r3, r6
 800dfa8:	432c      	orrs	r4, r5
 800dfaa:	40d3      	lsrs	r3, r2
 800dfac:	6004      	str	r4, [r0, #0]
 800dfae:	f840 3f04 	str.w	r3, [r0, #4]!
 800dfb2:	4288      	cmp	r0, r1
 800dfb4:	d3f4      	bcc.n	800dfa0 <L_shift+0xc>
 800dfb6:	bd70      	pop	{r4, r5, r6, pc}

0800dfb8 <__match>:
 800dfb8:	b530      	push	{r4, r5, lr}
 800dfba:	6803      	ldr	r3, [r0, #0]
 800dfbc:	3301      	adds	r3, #1
 800dfbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dfc2:	b914      	cbnz	r4, 800dfca <__match+0x12>
 800dfc4:	6003      	str	r3, [r0, #0]
 800dfc6:	2001      	movs	r0, #1
 800dfc8:	bd30      	pop	{r4, r5, pc}
 800dfca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dfce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dfd2:	2d19      	cmp	r5, #25
 800dfd4:	bf98      	it	ls
 800dfd6:	3220      	addls	r2, #32
 800dfd8:	42a2      	cmp	r2, r4
 800dfda:	d0f0      	beq.n	800dfbe <__match+0x6>
 800dfdc:	2000      	movs	r0, #0
 800dfde:	e7f3      	b.n	800dfc8 <__match+0x10>

0800dfe0 <__hexnan>:
 800dfe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfe4:	680b      	ldr	r3, [r1, #0]
 800dfe6:	115e      	asrs	r6, r3, #5
 800dfe8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dfec:	f013 031f 	ands.w	r3, r3, #31
 800dff0:	b087      	sub	sp, #28
 800dff2:	bf18      	it	ne
 800dff4:	3604      	addne	r6, #4
 800dff6:	2500      	movs	r5, #0
 800dff8:	1f37      	subs	r7, r6, #4
 800dffa:	4690      	mov	r8, r2
 800dffc:	6802      	ldr	r2, [r0, #0]
 800dffe:	9301      	str	r3, [sp, #4]
 800e000:	4682      	mov	sl, r0
 800e002:	f846 5c04 	str.w	r5, [r6, #-4]
 800e006:	46b9      	mov	r9, r7
 800e008:	463c      	mov	r4, r7
 800e00a:	9502      	str	r5, [sp, #8]
 800e00c:	46ab      	mov	fp, r5
 800e00e:	7851      	ldrb	r1, [r2, #1]
 800e010:	1c53      	adds	r3, r2, #1
 800e012:	9303      	str	r3, [sp, #12]
 800e014:	b341      	cbz	r1, 800e068 <__hexnan+0x88>
 800e016:	4608      	mov	r0, r1
 800e018:	9205      	str	r2, [sp, #20]
 800e01a:	9104      	str	r1, [sp, #16]
 800e01c:	f7ff fd5f 	bl	800dade <__hexdig_fun>
 800e020:	2800      	cmp	r0, #0
 800e022:	d14f      	bne.n	800e0c4 <__hexnan+0xe4>
 800e024:	9904      	ldr	r1, [sp, #16]
 800e026:	9a05      	ldr	r2, [sp, #20]
 800e028:	2920      	cmp	r1, #32
 800e02a:	d818      	bhi.n	800e05e <__hexnan+0x7e>
 800e02c:	9b02      	ldr	r3, [sp, #8]
 800e02e:	459b      	cmp	fp, r3
 800e030:	dd13      	ble.n	800e05a <__hexnan+0x7a>
 800e032:	454c      	cmp	r4, r9
 800e034:	d206      	bcs.n	800e044 <__hexnan+0x64>
 800e036:	2d07      	cmp	r5, #7
 800e038:	dc04      	bgt.n	800e044 <__hexnan+0x64>
 800e03a:	462a      	mov	r2, r5
 800e03c:	4649      	mov	r1, r9
 800e03e:	4620      	mov	r0, r4
 800e040:	f7ff ffa8 	bl	800df94 <L_shift>
 800e044:	4544      	cmp	r4, r8
 800e046:	d950      	bls.n	800e0ea <__hexnan+0x10a>
 800e048:	2300      	movs	r3, #0
 800e04a:	f1a4 0904 	sub.w	r9, r4, #4
 800e04e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e052:	f8cd b008 	str.w	fp, [sp, #8]
 800e056:	464c      	mov	r4, r9
 800e058:	461d      	mov	r5, r3
 800e05a:	9a03      	ldr	r2, [sp, #12]
 800e05c:	e7d7      	b.n	800e00e <__hexnan+0x2e>
 800e05e:	2929      	cmp	r1, #41	; 0x29
 800e060:	d156      	bne.n	800e110 <__hexnan+0x130>
 800e062:	3202      	adds	r2, #2
 800e064:	f8ca 2000 	str.w	r2, [sl]
 800e068:	f1bb 0f00 	cmp.w	fp, #0
 800e06c:	d050      	beq.n	800e110 <__hexnan+0x130>
 800e06e:	454c      	cmp	r4, r9
 800e070:	d206      	bcs.n	800e080 <__hexnan+0xa0>
 800e072:	2d07      	cmp	r5, #7
 800e074:	dc04      	bgt.n	800e080 <__hexnan+0xa0>
 800e076:	462a      	mov	r2, r5
 800e078:	4649      	mov	r1, r9
 800e07a:	4620      	mov	r0, r4
 800e07c:	f7ff ff8a 	bl	800df94 <L_shift>
 800e080:	4544      	cmp	r4, r8
 800e082:	d934      	bls.n	800e0ee <__hexnan+0x10e>
 800e084:	f1a8 0204 	sub.w	r2, r8, #4
 800e088:	4623      	mov	r3, r4
 800e08a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e08e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e092:	429f      	cmp	r7, r3
 800e094:	d2f9      	bcs.n	800e08a <__hexnan+0xaa>
 800e096:	1b3b      	subs	r3, r7, r4
 800e098:	f023 0303 	bic.w	r3, r3, #3
 800e09c:	3304      	adds	r3, #4
 800e09e:	3401      	adds	r4, #1
 800e0a0:	3e03      	subs	r6, #3
 800e0a2:	42b4      	cmp	r4, r6
 800e0a4:	bf88      	it	hi
 800e0a6:	2304      	movhi	r3, #4
 800e0a8:	4443      	add	r3, r8
 800e0aa:	2200      	movs	r2, #0
 800e0ac:	f843 2b04 	str.w	r2, [r3], #4
 800e0b0:	429f      	cmp	r7, r3
 800e0b2:	d2fb      	bcs.n	800e0ac <__hexnan+0xcc>
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	b91b      	cbnz	r3, 800e0c0 <__hexnan+0xe0>
 800e0b8:	4547      	cmp	r7, r8
 800e0ba:	d127      	bne.n	800e10c <__hexnan+0x12c>
 800e0bc:	2301      	movs	r3, #1
 800e0be:	603b      	str	r3, [r7, #0]
 800e0c0:	2005      	movs	r0, #5
 800e0c2:	e026      	b.n	800e112 <__hexnan+0x132>
 800e0c4:	3501      	adds	r5, #1
 800e0c6:	2d08      	cmp	r5, #8
 800e0c8:	f10b 0b01 	add.w	fp, fp, #1
 800e0cc:	dd06      	ble.n	800e0dc <__hexnan+0xfc>
 800e0ce:	4544      	cmp	r4, r8
 800e0d0:	d9c3      	bls.n	800e05a <__hexnan+0x7a>
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	f844 3c04 	str.w	r3, [r4, #-4]
 800e0d8:	2501      	movs	r5, #1
 800e0da:	3c04      	subs	r4, #4
 800e0dc:	6822      	ldr	r2, [r4, #0]
 800e0de:	f000 000f 	and.w	r0, r0, #15
 800e0e2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e0e6:	6022      	str	r2, [r4, #0]
 800e0e8:	e7b7      	b.n	800e05a <__hexnan+0x7a>
 800e0ea:	2508      	movs	r5, #8
 800e0ec:	e7b5      	b.n	800e05a <__hexnan+0x7a>
 800e0ee:	9b01      	ldr	r3, [sp, #4]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d0df      	beq.n	800e0b4 <__hexnan+0xd4>
 800e0f4:	f04f 32ff 	mov.w	r2, #4294967295
 800e0f8:	f1c3 0320 	rsb	r3, r3, #32
 800e0fc:	fa22 f303 	lsr.w	r3, r2, r3
 800e100:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e104:	401a      	ands	r2, r3
 800e106:	f846 2c04 	str.w	r2, [r6, #-4]
 800e10a:	e7d3      	b.n	800e0b4 <__hexnan+0xd4>
 800e10c:	3f04      	subs	r7, #4
 800e10e:	e7d1      	b.n	800e0b4 <__hexnan+0xd4>
 800e110:	2004      	movs	r0, #4
 800e112:	b007      	add	sp, #28
 800e114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e118 <_localeconv_r>:
 800e118:	4800      	ldr	r0, [pc, #0]	; (800e11c <_localeconv_r+0x4>)
 800e11a:	4770      	bx	lr
 800e11c:	20000170 	.word	0x20000170

0800e120 <__retarget_lock_init_recursive>:
 800e120:	4770      	bx	lr

0800e122 <__retarget_lock_acquire_recursive>:
 800e122:	4770      	bx	lr

0800e124 <__retarget_lock_release_recursive>:
 800e124:	4770      	bx	lr

0800e126 <__swhatbuf_r>:
 800e126:	b570      	push	{r4, r5, r6, lr}
 800e128:	460e      	mov	r6, r1
 800e12a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e12e:	2900      	cmp	r1, #0
 800e130:	b096      	sub	sp, #88	; 0x58
 800e132:	4614      	mov	r4, r2
 800e134:	461d      	mov	r5, r3
 800e136:	da08      	bge.n	800e14a <__swhatbuf_r+0x24>
 800e138:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e13c:	2200      	movs	r2, #0
 800e13e:	602a      	str	r2, [r5, #0]
 800e140:	061a      	lsls	r2, r3, #24
 800e142:	d410      	bmi.n	800e166 <__swhatbuf_r+0x40>
 800e144:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e148:	e00e      	b.n	800e168 <__swhatbuf_r+0x42>
 800e14a:	466a      	mov	r2, sp
 800e14c:	f001 f8aa 	bl	800f2a4 <_fstat_r>
 800e150:	2800      	cmp	r0, #0
 800e152:	dbf1      	blt.n	800e138 <__swhatbuf_r+0x12>
 800e154:	9a01      	ldr	r2, [sp, #4]
 800e156:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e15a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e15e:	425a      	negs	r2, r3
 800e160:	415a      	adcs	r2, r3
 800e162:	602a      	str	r2, [r5, #0]
 800e164:	e7ee      	b.n	800e144 <__swhatbuf_r+0x1e>
 800e166:	2340      	movs	r3, #64	; 0x40
 800e168:	2000      	movs	r0, #0
 800e16a:	6023      	str	r3, [r4, #0]
 800e16c:	b016      	add	sp, #88	; 0x58
 800e16e:	bd70      	pop	{r4, r5, r6, pc}

0800e170 <__smakebuf_r>:
 800e170:	898b      	ldrh	r3, [r1, #12]
 800e172:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e174:	079d      	lsls	r5, r3, #30
 800e176:	4606      	mov	r6, r0
 800e178:	460c      	mov	r4, r1
 800e17a:	d507      	bpl.n	800e18c <__smakebuf_r+0x1c>
 800e17c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e180:	6023      	str	r3, [r4, #0]
 800e182:	6123      	str	r3, [r4, #16]
 800e184:	2301      	movs	r3, #1
 800e186:	6163      	str	r3, [r4, #20]
 800e188:	b002      	add	sp, #8
 800e18a:	bd70      	pop	{r4, r5, r6, pc}
 800e18c:	ab01      	add	r3, sp, #4
 800e18e:	466a      	mov	r2, sp
 800e190:	f7ff ffc9 	bl	800e126 <__swhatbuf_r>
 800e194:	9900      	ldr	r1, [sp, #0]
 800e196:	4605      	mov	r5, r0
 800e198:	4630      	mov	r0, r6
 800e19a:	f000 fda1 	bl	800ece0 <_malloc_r>
 800e19e:	b948      	cbnz	r0, 800e1b4 <__smakebuf_r+0x44>
 800e1a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1a4:	059a      	lsls	r2, r3, #22
 800e1a6:	d4ef      	bmi.n	800e188 <__smakebuf_r+0x18>
 800e1a8:	f023 0303 	bic.w	r3, r3, #3
 800e1ac:	f043 0302 	orr.w	r3, r3, #2
 800e1b0:	81a3      	strh	r3, [r4, #12]
 800e1b2:	e7e3      	b.n	800e17c <__smakebuf_r+0xc>
 800e1b4:	4b0d      	ldr	r3, [pc, #52]	; (800e1ec <__smakebuf_r+0x7c>)
 800e1b6:	62b3      	str	r3, [r6, #40]	; 0x28
 800e1b8:	89a3      	ldrh	r3, [r4, #12]
 800e1ba:	6020      	str	r0, [r4, #0]
 800e1bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1c0:	81a3      	strh	r3, [r4, #12]
 800e1c2:	9b00      	ldr	r3, [sp, #0]
 800e1c4:	6163      	str	r3, [r4, #20]
 800e1c6:	9b01      	ldr	r3, [sp, #4]
 800e1c8:	6120      	str	r0, [r4, #16]
 800e1ca:	b15b      	cbz	r3, 800e1e4 <__smakebuf_r+0x74>
 800e1cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e1d0:	4630      	mov	r0, r6
 800e1d2:	f001 f879 	bl	800f2c8 <_isatty_r>
 800e1d6:	b128      	cbz	r0, 800e1e4 <__smakebuf_r+0x74>
 800e1d8:	89a3      	ldrh	r3, [r4, #12]
 800e1da:	f023 0303 	bic.w	r3, r3, #3
 800e1de:	f043 0301 	orr.w	r3, r3, #1
 800e1e2:	81a3      	strh	r3, [r4, #12]
 800e1e4:	89a0      	ldrh	r0, [r4, #12]
 800e1e6:	4305      	orrs	r5, r0
 800e1e8:	81a5      	strh	r5, [r4, #12]
 800e1ea:	e7cd      	b.n	800e188 <__smakebuf_r+0x18>
 800e1ec:	0800d899 	.word	0x0800d899

0800e1f0 <malloc>:
 800e1f0:	4b02      	ldr	r3, [pc, #8]	; (800e1fc <malloc+0xc>)
 800e1f2:	4601      	mov	r1, r0
 800e1f4:	6818      	ldr	r0, [r3, #0]
 800e1f6:	f000 bd73 	b.w	800ece0 <_malloc_r>
 800e1fa:	bf00      	nop
 800e1fc:	20000018 	.word	0x20000018

0800e200 <__ascii_mbtowc>:
 800e200:	b082      	sub	sp, #8
 800e202:	b901      	cbnz	r1, 800e206 <__ascii_mbtowc+0x6>
 800e204:	a901      	add	r1, sp, #4
 800e206:	b142      	cbz	r2, 800e21a <__ascii_mbtowc+0x1a>
 800e208:	b14b      	cbz	r3, 800e21e <__ascii_mbtowc+0x1e>
 800e20a:	7813      	ldrb	r3, [r2, #0]
 800e20c:	600b      	str	r3, [r1, #0]
 800e20e:	7812      	ldrb	r2, [r2, #0]
 800e210:	1e10      	subs	r0, r2, #0
 800e212:	bf18      	it	ne
 800e214:	2001      	movne	r0, #1
 800e216:	b002      	add	sp, #8
 800e218:	4770      	bx	lr
 800e21a:	4610      	mov	r0, r2
 800e21c:	e7fb      	b.n	800e216 <__ascii_mbtowc+0x16>
 800e21e:	f06f 0001 	mvn.w	r0, #1
 800e222:	e7f8      	b.n	800e216 <__ascii_mbtowc+0x16>

0800e224 <memmove>:
 800e224:	4288      	cmp	r0, r1
 800e226:	b510      	push	{r4, lr}
 800e228:	eb01 0402 	add.w	r4, r1, r2
 800e22c:	d902      	bls.n	800e234 <memmove+0x10>
 800e22e:	4284      	cmp	r4, r0
 800e230:	4623      	mov	r3, r4
 800e232:	d807      	bhi.n	800e244 <memmove+0x20>
 800e234:	1e43      	subs	r3, r0, #1
 800e236:	42a1      	cmp	r1, r4
 800e238:	d008      	beq.n	800e24c <memmove+0x28>
 800e23a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e23e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e242:	e7f8      	b.n	800e236 <memmove+0x12>
 800e244:	4402      	add	r2, r0
 800e246:	4601      	mov	r1, r0
 800e248:	428a      	cmp	r2, r1
 800e24a:	d100      	bne.n	800e24e <memmove+0x2a>
 800e24c:	bd10      	pop	{r4, pc}
 800e24e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e256:	e7f7      	b.n	800e248 <memmove+0x24>

0800e258 <_Balloc>:
 800e258:	b570      	push	{r4, r5, r6, lr}
 800e25a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e25c:	4604      	mov	r4, r0
 800e25e:	460d      	mov	r5, r1
 800e260:	b976      	cbnz	r6, 800e280 <_Balloc+0x28>
 800e262:	2010      	movs	r0, #16
 800e264:	f7ff ffc4 	bl	800e1f0 <malloc>
 800e268:	4602      	mov	r2, r0
 800e26a:	6260      	str	r0, [r4, #36]	; 0x24
 800e26c:	b920      	cbnz	r0, 800e278 <_Balloc+0x20>
 800e26e:	4b18      	ldr	r3, [pc, #96]	; (800e2d0 <_Balloc+0x78>)
 800e270:	4818      	ldr	r0, [pc, #96]	; (800e2d4 <_Balloc+0x7c>)
 800e272:	2166      	movs	r1, #102	; 0x66
 800e274:	f7fc fb42 	bl	800a8fc <__assert_func>
 800e278:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e27c:	6006      	str	r6, [r0, #0]
 800e27e:	60c6      	str	r6, [r0, #12]
 800e280:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e282:	68f3      	ldr	r3, [r6, #12]
 800e284:	b183      	cbz	r3, 800e2a8 <_Balloc+0x50>
 800e286:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e288:	68db      	ldr	r3, [r3, #12]
 800e28a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e28e:	b9b8      	cbnz	r0, 800e2c0 <_Balloc+0x68>
 800e290:	2101      	movs	r1, #1
 800e292:	fa01 f605 	lsl.w	r6, r1, r5
 800e296:	1d72      	adds	r2, r6, #5
 800e298:	0092      	lsls	r2, r2, #2
 800e29a:	4620      	mov	r0, r4
 800e29c:	f000 fc9d 	bl	800ebda <_calloc_r>
 800e2a0:	b160      	cbz	r0, 800e2bc <_Balloc+0x64>
 800e2a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e2a6:	e00e      	b.n	800e2c6 <_Balloc+0x6e>
 800e2a8:	2221      	movs	r2, #33	; 0x21
 800e2aa:	2104      	movs	r1, #4
 800e2ac:	4620      	mov	r0, r4
 800e2ae:	f000 fc94 	bl	800ebda <_calloc_r>
 800e2b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e2b4:	60f0      	str	r0, [r6, #12]
 800e2b6:	68db      	ldr	r3, [r3, #12]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d1e4      	bne.n	800e286 <_Balloc+0x2e>
 800e2bc:	2000      	movs	r0, #0
 800e2be:	bd70      	pop	{r4, r5, r6, pc}
 800e2c0:	6802      	ldr	r2, [r0, #0]
 800e2c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e2cc:	e7f7      	b.n	800e2be <_Balloc+0x66>
 800e2ce:	bf00      	nop
 800e2d0:	0800fade 	.word	0x0800fade
 800e2d4:	0800fc40 	.word	0x0800fc40

0800e2d8 <_Bfree>:
 800e2d8:	b570      	push	{r4, r5, r6, lr}
 800e2da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e2dc:	4605      	mov	r5, r0
 800e2de:	460c      	mov	r4, r1
 800e2e0:	b976      	cbnz	r6, 800e300 <_Bfree+0x28>
 800e2e2:	2010      	movs	r0, #16
 800e2e4:	f7ff ff84 	bl	800e1f0 <malloc>
 800e2e8:	4602      	mov	r2, r0
 800e2ea:	6268      	str	r0, [r5, #36]	; 0x24
 800e2ec:	b920      	cbnz	r0, 800e2f8 <_Bfree+0x20>
 800e2ee:	4b09      	ldr	r3, [pc, #36]	; (800e314 <_Bfree+0x3c>)
 800e2f0:	4809      	ldr	r0, [pc, #36]	; (800e318 <_Bfree+0x40>)
 800e2f2:	218a      	movs	r1, #138	; 0x8a
 800e2f4:	f7fc fb02 	bl	800a8fc <__assert_func>
 800e2f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e2fc:	6006      	str	r6, [r0, #0]
 800e2fe:	60c6      	str	r6, [r0, #12]
 800e300:	b13c      	cbz	r4, 800e312 <_Bfree+0x3a>
 800e302:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e304:	6862      	ldr	r2, [r4, #4]
 800e306:	68db      	ldr	r3, [r3, #12]
 800e308:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e30c:	6021      	str	r1, [r4, #0]
 800e30e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e312:	bd70      	pop	{r4, r5, r6, pc}
 800e314:	0800fade 	.word	0x0800fade
 800e318:	0800fc40 	.word	0x0800fc40

0800e31c <__multadd>:
 800e31c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e320:	690d      	ldr	r5, [r1, #16]
 800e322:	4607      	mov	r7, r0
 800e324:	460c      	mov	r4, r1
 800e326:	461e      	mov	r6, r3
 800e328:	f101 0c14 	add.w	ip, r1, #20
 800e32c:	2000      	movs	r0, #0
 800e32e:	f8dc 3000 	ldr.w	r3, [ip]
 800e332:	b299      	uxth	r1, r3
 800e334:	fb02 6101 	mla	r1, r2, r1, r6
 800e338:	0c1e      	lsrs	r6, r3, #16
 800e33a:	0c0b      	lsrs	r3, r1, #16
 800e33c:	fb02 3306 	mla	r3, r2, r6, r3
 800e340:	b289      	uxth	r1, r1
 800e342:	3001      	adds	r0, #1
 800e344:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e348:	4285      	cmp	r5, r0
 800e34a:	f84c 1b04 	str.w	r1, [ip], #4
 800e34e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e352:	dcec      	bgt.n	800e32e <__multadd+0x12>
 800e354:	b30e      	cbz	r6, 800e39a <__multadd+0x7e>
 800e356:	68a3      	ldr	r3, [r4, #8]
 800e358:	42ab      	cmp	r3, r5
 800e35a:	dc19      	bgt.n	800e390 <__multadd+0x74>
 800e35c:	6861      	ldr	r1, [r4, #4]
 800e35e:	4638      	mov	r0, r7
 800e360:	3101      	adds	r1, #1
 800e362:	f7ff ff79 	bl	800e258 <_Balloc>
 800e366:	4680      	mov	r8, r0
 800e368:	b928      	cbnz	r0, 800e376 <__multadd+0x5a>
 800e36a:	4602      	mov	r2, r0
 800e36c:	4b0c      	ldr	r3, [pc, #48]	; (800e3a0 <__multadd+0x84>)
 800e36e:	480d      	ldr	r0, [pc, #52]	; (800e3a4 <__multadd+0x88>)
 800e370:	21b5      	movs	r1, #181	; 0xb5
 800e372:	f7fc fac3 	bl	800a8fc <__assert_func>
 800e376:	6922      	ldr	r2, [r4, #16]
 800e378:	3202      	adds	r2, #2
 800e37a:	f104 010c 	add.w	r1, r4, #12
 800e37e:	0092      	lsls	r2, r2, #2
 800e380:	300c      	adds	r0, #12
 800e382:	f7fc fb15 	bl	800a9b0 <memcpy>
 800e386:	4621      	mov	r1, r4
 800e388:	4638      	mov	r0, r7
 800e38a:	f7ff ffa5 	bl	800e2d8 <_Bfree>
 800e38e:	4644      	mov	r4, r8
 800e390:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e394:	3501      	adds	r5, #1
 800e396:	615e      	str	r6, [r3, #20]
 800e398:	6125      	str	r5, [r4, #16]
 800e39a:	4620      	mov	r0, r4
 800e39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3a0:	0800fb50 	.word	0x0800fb50
 800e3a4:	0800fc40 	.word	0x0800fc40

0800e3a8 <__s2b>:
 800e3a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3ac:	460c      	mov	r4, r1
 800e3ae:	4615      	mov	r5, r2
 800e3b0:	461f      	mov	r7, r3
 800e3b2:	2209      	movs	r2, #9
 800e3b4:	3308      	adds	r3, #8
 800e3b6:	4606      	mov	r6, r0
 800e3b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800e3bc:	2100      	movs	r1, #0
 800e3be:	2201      	movs	r2, #1
 800e3c0:	429a      	cmp	r2, r3
 800e3c2:	db09      	blt.n	800e3d8 <__s2b+0x30>
 800e3c4:	4630      	mov	r0, r6
 800e3c6:	f7ff ff47 	bl	800e258 <_Balloc>
 800e3ca:	b940      	cbnz	r0, 800e3de <__s2b+0x36>
 800e3cc:	4602      	mov	r2, r0
 800e3ce:	4b19      	ldr	r3, [pc, #100]	; (800e434 <__s2b+0x8c>)
 800e3d0:	4819      	ldr	r0, [pc, #100]	; (800e438 <__s2b+0x90>)
 800e3d2:	21ce      	movs	r1, #206	; 0xce
 800e3d4:	f7fc fa92 	bl	800a8fc <__assert_func>
 800e3d8:	0052      	lsls	r2, r2, #1
 800e3da:	3101      	adds	r1, #1
 800e3dc:	e7f0      	b.n	800e3c0 <__s2b+0x18>
 800e3de:	9b08      	ldr	r3, [sp, #32]
 800e3e0:	6143      	str	r3, [r0, #20]
 800e3e2:	2d09      	cmp	r5, #9
 800e3e4:	f04f 0301 	mov.w	r3, #1
 800e3e8:	6103      	str	r3, [r0, #16]
 800e3ea:	dd16      	ble.n	800e41a <__s2b+0x72>
 800e3ec:	f104 0909 	add.w	r9, r4, #9
 800e3f0:	46c8      	mov	r8, r9
 800e3f2:	442c      	add	r4, r5
 800e3f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e3f8:	4601      	mov	r1, r0
 800e3fa:	3b30      	subs	r3, #48	; 0x30
 800e3fc:	220a      	movs	r2, #10
 800e3fe:	4630      	mov	r0, r6
 800e400:	f7ff ff8c 	bl	800e31c <__multadd>
 800e404:	45a0      	cmp	r8, r4
 800e406:	d1f5      	bne.n	800e3f4 <__s2b+0x4c>
 800e408:	f1a5 0408 	sub.w	r4, r5, #8
 800e40c:	444c      	add	r4, r9
 800e40e:	1b2d      	subs	r5, r5, r4
 800e410:	1963      	adds	r3, r4, r5
 800e412:	42bb      	cmp	r3, r7
 800e414:	db04      	blt.n	800e420 <__s2b+0x78>
 800e416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e41a:	340a      	adds	r4, #10
 800e41c:	2509      	movs	r5, #9
 800e41e:	e7f6      	b.n	800e40e <__s2b+0x66>
 800e420:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e424:	4601      	mov	r1, r0
 800e426:	3b30      	subs	r3, #48	; 0x30
 800e428:	220a      	movs	r2, #10
 800e42a:	4630      	mov	r0, r6
 800e42c:	f7ff ff76 	bl	800e31c <__multadd>
 800e430:	e7ee      	b.n	800e410 <__s2b+0x68>
 800e432:	bf00      	nop
 800e434:	0800fb50 	.word	0x0800fb50
 800e438:	0800fc40 	.word	0x0800fc40

0800e43c <__hi0bits>:
 800e43c:	0c03      	lsrs	r3, r0, #16
 800e43e:	041b      	lsls	r3, r3, #16
 800e440:	b9d3      	cbnz	r3, 800e478 <__hi0bits+0x3c>
 800e442:	0400      	lsls	r0, r0, #16
 800e444:	2310      	movs	r3, #16
 800e446:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e44a:	bf04      	itt	eq
 800e44c:	0200      	lsleq	r0, r0, #8
 800e44e:	3308      	addeq	r3, #8
 800e450:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e454:	bf04      	itt	eq
 800e456:	0100      	lsleq	r0, r0, #4
 800e458:	3304      	addeq	r3, #4
 800e45a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e45e:	bf04      	itt	eq
 800e460:	0080      	lsleq	r0, r0, #2
 800e462:	3302      	addeq	r3, #2
 800e464:	2800      	cmp	r0, #0
 800e466:	db05      	blt.n	800e474 <__hi0bits+0x38>
 800e468:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e46c:	f103 0301 	add.w	r3, r3, #1
 800e470:	bf08      	it	eq
 800e472:	2320      	moveq	r3, #32
 800e474:	4618      	mov	r0, r3
 800e476:	4770      	bx	lr
 800e478:	2300      	movs	r3, #0
 800e47a:	e7e4      	b.n	800e446 <__hi0bits+0xa>

0800e47c <__lo0bits>:
 800e47c:	6803      	ldr	r3, [r0, #0]
 800e47e:	f013 0207 	ands.w	r2, r3, #7
 800e482:	4601      	mov	r1, r0
 800e484:	d00b      	beq.n	800e49e <__lo0bits+0x22>
 800e486:	07da      	lsls	r2, r3, #31
 800e488:	d423      	bmi.n	800e4d2 <__lo0bits+0x56>
 800e48a:	0798      	lsls	r0, r3, #30
 800e48c:	bf49      	itett	mi
 800e48e:	085b      	lsrmi	r3, r3, #1
 800e490:	089b      	lsrpl	r3, r3, #2
 800e492:	2001      	movmi	r0, #1
 800e494:	600b      	strmi	r3, [r1, #0]
 800e496:	bf5c      	itt	pl
 800e498:	600b      	strpl	r3, [r1, #0]
 800e49a:	2002      	movpl	r0, #2
 800e49c:	4770      	bx	lr
 800e49e:	b298      	uxth	r0, r3
 800e4a0:	b9a8      	cbnz	r0, 800e4ce <__lo0bits+0x52>
 800e4a2:	0c1b      	lsrs	r3, r3, #16
 800e4a4:	2010      	movs	r0, #16
 800e4a6:	b2da      	uxtb	r2, r3
 800e4a8:	b90a      	cbnz	r2, 800e4ae <__lo0bits+0x32>
 800e4aa:	3008      	adds	r0, #8
 800e4ac:	0a1b      	lsrs	r3, r3, #8
 800e4ae:	071a      	lsls	r2, r3, #28
 800e4b0:	bf04      	itt	eq
 800e4b2:	091b      	lsreq	r3, r3, #4
 800e4b4:	3004      	addeq	r0, #4
 800e4b6:	079a      	lsls	r2, r3, #30
 800e4b8:	bf04      	itt	eq
 800e4ba:	089b      	lsreq	r3, r3, #2
 800e4bc:	3002      	addeq	r0, #2
 800e4be:	07da      	lsls	r2, r3, #31
 800e4c0:	d403      	bmi.n	800e4ca <__lo0bits+0x4e>
 800e4c2:	085b      	lsrs	r3, r3, #1
 800e4c4:	f100 0001 	add.w	r0, r0, #1
 800e4c8:	d005      	beq.n	800e4d6 <__lo0bits+0x5a>
 800e4ca:	600b      	str	r3, [r1, #0]
 800e4cc:	4770      	bx	lr
 800e4ce:	4610      	mov	r0, r2
 800e4d0:	e7e9      	b.n	800e4a6 <__lo0bits+0x2a>
 800e4d2:	2000      	movs	r0, #0
 800e4d4:	4770      	bx	lr
 800e4d6:	2020      	movs	r0, #32
 800e4d8:	4770      	bx	lr
	...

0800e4dc <__i2b>:
 800e4dc:	b510      	push	{r4, lr}
 800e4de:	460c      	mov	r4, r1
 800e4e0:	2101      	movs	r1, #1
 800e4e2:	f7ff feb9 	bl	800e258 <_Balloc>
 800e4e6:	4602      	mov	r2, r0
 800e4e8:	b928      	cbnz	r0, 800e4f6 <__i2b+0x1a>
 800e4ea:	4b05      	ldr	r3, [pc, #20]	; (800e500 <__i2b+0x24>)
 800e4ec:	4805      	ldr	r0, [pc, #20]	; (800e504 <__i2b+0x28>)
 800e4ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e4f2:	f7fc fa03 	bl	800a8fc <__assert_func>
 800e4f6:	2301      	movs	r3, #1
 800e4f8:	6144      	str	r4, [r0, #20]
 800e4fa:	6103      	str	r3, [r0, #16]
 800e4fc:	bd10      	pop	{r4, pc}
 800e4fe:	bf00      	nop
 800e500:	0800fb50 	.word	0x0800fb50
 800e504:	0800fc40 	.word	0x0800fc40

0800e508 <__multiply>:
 800e508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e50c:	4691      	mov	r9, r2
 800e50e:	690a      	ldr	r2, [r1, #16]
 800e510:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e514:	429a      	cmp	r2, r3
 800e516:	bfb8      	it	lt
 800e518:	460b      	movlt	r3, r1
 800e51a:	460c      	mov	r4, r1
 800e51c:	bfbc      	itt	lt
 800e51e:	464c      	movlt	r4, r9
 800e520:	4699      	movlt	r9, r3
 800e522:	6927      	ldr	r7, [r4, #16]
 800e524:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e528:	68a3      	ldr	r3, [r4, #8]
 800e52a:	6861      	ldr	r1, [r4, #4]
 800e52c:	eb07 060a 	add.w	r6, r7, sl
 800e530:	42b3      	cmp	r3, r6
 800e532:	b085      	sub	sp, #20
 800e534:	bfb8      	it	lt
 800e536:	3101      	addlt	r1, #1
 800e538:	f7ff fe8e 	bl	800e258 <_Balloc>
 800e53c:	b930      	cbnz	r0, 800e54c <__multiply+0x44>
 800e53e:	4602      	mov	r2, r0
 800e540:	4b44      	ldr	r3, [pc, #272]	; (800e654 <__multiply+0x14c>)
 800e542:	4845      	ldr	r0, [pc, #276]	; (800e658 <__multiply+0x150>)
 800e544:	f240 115d 	movw	r1, #349	; 0x15d
 800e548:	f7fc f9d8 	bl	800a8fc <__assert_func>
 800e54c:	f100 0514 	add.w	r5, r0, #20
 800e550:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e554:	462b      	mov	r3, r5
 800e556:	2200      	movs	r2, #0
 800e558:	4543      	cmp	r3, r8
 800e55a:	d321      	bcc.n	800e5a0 <__multiply+0x98>
 800e55c:	f104 0314 	add.w	r3, r4, #20
 800e560:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e564:	f109 0314 	add.w	r3, r9, #20
 800e568:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e56c:	9202      	str	r2, [sp, #8]
 800e56e:	1b3a      	subs	r2, r7, r4
 800e570:	3a15      	subs	r2, #21
 800e572:	f022 0203 	bic.w	r2, r2, #3
 800e576:	3204      	adds	r2, #4
 800e578:	f104 0115 	add.w	r1, r4, #21
 800e57c:	428f      	cmp	r7, r1
 800e57e:	bf38      	it	cc
 800e580:	2204      	movcc	r2, #4
 800e582:	9201      	str	r2, [sp, #4]
 800e584:	9a02      	ldr	r2, [sp, #8]
 800e586:	9303      	str	r3, [sp, #12]
 800e588:	429a      	cmp	r2, r3
 800e58a:	d80c      	bhi.n	800e5a6 <__multiply+0x9e>
 800e58c:	2e00      	cmp	r6, #0
 800e58e:	dd03      	ble.n	800e598 <__multiply+0x90>
 800e590:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e594:	2b00      	cmp	r3, #0
 800e596:	d05a      	beq.n	800e64e <__multiply+0x146>
 800e598:	6106      	str	r6, [r0, #16]
 800e59a:	b005      	add	sp, #20
 800e59c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5a0:	f843 2b04 	str.w	r2, [r3], #4
 800e5a4:	e7d8      	b.n	800e558 <__multiply+0x50>
 800e5a6:	f8b3 a000 	ldrh.w	sl, [r3]
 800e5aa:	f1ba 0f00 	cmp.w	sl, #0
 800e5ae:	d024      	beq.n	800e5fa <__multiply+0xf2>
 800e5b0:	f104 0e14 	add.w	lr, r4, #20
 800e5b4:	46a9      	mov	r9, r5
 800e5b6:	f04f 0c00 	mov.w	ip, #0
 800e5ba:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e5be:	f8d9 1000 	ldr.w	r1, [r9]
 800e5c2:	fa1f fb82 	uxth.w	fp, r2
 800e5c6:	b289      	uxth	r1, r1
 800e5c8:	fb0a 110b 	mla	r1, sl, fp, r1
 800e5cc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e5d0:	f8d9 2000 	ldr.w	r2, [r9]
 800e5d4:	4461      	add	r1, ip
 800e5d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e5da:	fb0a c20b 	mla	r2, sl, fp, ip
 800e5de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e5e2:	b289      	uxth	r1, r1
 800e5e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e5e8:	4577      	cmp	r7, lr
 800e5ea:	f849 1b04 	str.w	r1, [r9], #4
 800e5ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e5f2:	d8e2      	bhi.n	800e5ba <__multiply+0xb2>
 800e5f4:	9a01      	ldr	r2, [sp, #4]
 800e5f6:	f845 c002 	str.w	ip, [r5, r2]
 800e5fa:	9a03      	ldr	r2, [sp, #12]
 800e5fc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e600:	3304      	adds	r3, #4
 800e602:	f1b9 0f00 	cmp.w	r9, #0
 800e606:	d020      	beq.n	800e64a <__multiply+0x142>
 800e608:	6829      	ldr	r1, [r5, #0]
 800e60a:	f104 0c14 	add.w	ip, r4, #20
 800e60e:	46ae      	mov	lr, r5
 800e610:	f04f 0a00 	mov.w	sl, #0
 800e614:	f8bc b000 	ldrh.w	fp, [ip]
 800e618:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e61c:	fb09 220b 	mla	r2, r9, fp, r2
 800e620:	4492      	add	sl, r2
 800e622:	b289      	uxth	r1, r1
 800e624:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e628:	f84e 1b04 	str.w	r1, [lr], #4
 800e62c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e630:	f8be 1000 	ldrh.w	r1, [lr]
 800e634:	0c12      	lsrs	r2, r2, #16
 800e636:	fb09 1102 	mla	r1, r9, r2, r1
 800e63a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e63e:	4567      	cmp	r7, ip
 800e640:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e644:	d8e6      	bhi.n	800e614 <__multiply+0x10c>
 800e646:	9a01      	ldr	r2, [sp, #4]
 800e648:	50a9      	str	r1, [r5, r2]
 800e64a:	3504      	adds	r5, #4
 800e64c:	e79a      	b.n	800e584 <__multiply+0x7c>
 800e64e:	3e01      	subs	r6, #1
 800e650:	e79c      	b.n	800e58c <__multiply+0x84>
 800e652:	bf00      	nop
 800e654:	0800fb50 	.word	0x0800fb50
 800e658:	0800fc40 	.word	0x0800fc40

0800e65c <__pow5mult>:
 800e65c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e660:	4615      	mov	r5, r2
 800e662:	f012 0203 	ands.w	r2, r2, #3
 800e666:	4606      	mov	r6, r0
 800e668:	460f      	mov	r7, r1
 800e66a:	d007      	beq.n	800e67c <__pow5mult+0x20>
 800e66c:	4c25      	ldr	r4, [pc, #148]	; (800e704 <__pow5mult+0xa8>)
 800e66e:	3a01      	subs	r2, #1
 800e670:	2300      	movs	r3, #0
 800e672:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e676:	f7ff fe51 	bl	800e31c <__multadd>
 800e67a:	4607      	mov	r7, r0
 800e67c:	10ad      	asrs	r5, r5, #2
 800e67e:	d03d      	beq.n	800e6fc <__pow5mult+0xa0>
 800e680:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e682:	b97c      	cbnz	r4, 800e6a4 <__pow5mult+0x48>
 800e684:	2010      	movs	r0, #16
 800e686:	f7ff fdb3 	bl	800e1f0 <malloc>
 800e68a:	4602      	mov	r2, r0
 800e68c:	6270      	str	r0, [r6, #36]	; 0x24
 800e68e:	b928      	cbnz	r0, 800e69c <__pow5mult+0x40>
 800e690:	4b1d      	ldr	r3, [pc, #116]	; (800e708 <__pow5mult+0xac>)
 800e692:	481e      	ldr	r0, [pc, #120]	; (800e70c <__pow5mult+0xb0>)
 800e694:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e698:	f7fc f930 	bl	800a8fc <__assert_func>
 800e69c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e6a0:	6004      	str	r4, [r0, #0]
 800e6a2:	60c4      	str	r4, [r0, #12]
 800e6a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e6a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e6ac:	b94c      	cbnz	r4, 800e6c2 <__pow5mult+0x66>
 800e6ae:	f240 2171 	movw	r1, #625	; 0x271
 800e6b2:	4630      	mov	r0, r6
 800e6b4:	f7ff ff12 	bl	800e4dc <__i2b>
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800e6be:	4604      	mov	r4, r0
 800e6c0:	6003      	str	r3, [r0, #0]
 800e6c2:	f04f 0900 	mov.w	r9, #0
 800e6c6:	07eb      	lsls	r3, r5, #31
 800e6c8:	d50a      	bpl.n	800e6e0 <__pow5mult+0x84>
 800e6ca:	4639      	mov	r1, r7
 800e6cc:	4622      	mov	r2, r4
 800e6ce:	4630      	mov	r0, r6
 800e6d0:	f7ff ff1a 	bl	800e508 <__multiply>
 800e6d4:	4639      	mov	r1, r7
 800e6d6:	4680      	mov	r8, r0
 800e6d8:	4630      	mov	r0, r6
 800e6da:	f7ff fdfd 	bl	800e2d8 <_Bfree>
 800e6de:	4647      	mov	r7, r8
 800e6e0:	106d      	asrs	r5, r5, #1
 800e6e2:	d00b      	beq.n	800e6fc <__pow5mult+0xa0>
 800e6e4:	6820      	ldr	r0, [r4, #0]
 800e6e6:	b938      	cbnz	r0, 800e6f8 <__pow5mult+0x9c>
 800e6e8:	4622      	mov	r2, r4
 800e6ea:	4621      	mov	r1, r4
 800e6ec:	4630      	mov	r0, r6
 800e6ee:	f7ff ff0b 	bl	800e508 <__multiply>
 800e6f2:	6020      	str	r0, [r4, #0]
 800e6f4:	f8c0 9000 	str.w	r9, [r0]
 800e6f8:	4604      	mov	r4, r0
 800e6fa:	e7e4      	b.n	800e6c6 <__pow5mult+0x6a>
 800e6fc:	4638      	mov	r0, r7
 800e6fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e702:	bf00      	nop
 800e704:	0800fd90 	.word	0x0800fd90
 800e708:	0800fade 	.word	0x0800fade
 800e70c:	0800fc40 	.word	0x0800fc40

0800e710 <__lshift>:
 800e710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e714:	460c      	mov	r4, r1
 800e716:	6849      	ldr	r1, [r1, #4]
 800e718:	6923      	ldr	r3, [r4, #16]
 800e71a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e71e:	68a3      	ldr	r3, [r4, #8]
 800e720:	4607      	mov	r7, r0
 800e722:	4691      	mov	r9, r2
 800e724:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e728:	f108 0601 	add.w	r6, r8, #1
 800e72c:	42b3      	cmp	r3, r6
 800e72e:	db0b      	blt.n	800e748 <__lshift+0x38>
 800e730:	4638      	mov	r0, r7
 800e732:	f7ff fd91 	bl	800e258 <_Balloc>
 800e736:	4605      	mov	r5, r0
 800e738:	b948      	cbnz	r0, 800e74e <__lshift+0x3e>
 800e73a:	4602      	mov	r2, r0
 800e73c:	4b2a      	ldr	r3, [pc, #168]	; (800e7e8 <__lshift+0xd8>)
 800e73e:	482b      	ldr	r0, [pc, #172]	; (800e7ec <__lshift+0xdc>)
 800e740:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e744:	f7fc f8da 	bl	800a8fc <__assert_func>
 800e748:	3101      	adds	r1, #1
 800e74a:	005b      	lsls	r3, r3, #1
 800e74c:	e7ee      	b.n	800e72c <__lshift+0x1c>
 800e74e:	2300      	movs	r3, #0
 800e750:	f100 0114 	add.w	r1, r0, #20
 800e754:	f100 0210 	add.w	r2, r0, #16
 800e758:	4618      	mov	r0, r3
 800e75a:	4553      	cmp	r3, sl
 800e75c:	db37      	blt.n	800e7ce <__lshift+0xbe>
 800e75e:	6920      	ldr	r0, [r4, #16]
 800e760:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e764:	f104 0314 	add.w	r3, r4, #20
 800e768:	f019 091f 	ands.w	r9, r9, #31
 800e76c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e770:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e774:	d02f      	beq.n	800e7d6 <__lshift+0xc6>
 800e776:	f1c9 0e20 	rsb	lr, r9, #32
 800e77a:	468a      	mov	sl, r1
 800e77c:	f04f 0c00 	mov.w	ip, #0
 800e780:	681a      	ldr	r2, [r3, #0]
 800e782:	fa02 f209 	lsl.w	r2, r2, r9
 800e786:	ea42 020c 	orr.w	r2, r2, ip
 800e78a:	f84a 2b04 	str.w	r2, [sl], #4
 800e78e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e792:	4298      	cmp	r0, r3
 800e794:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e798:	d8f2      	bhi.n	800e780 <__lshift+0x70>
 800e79a:	1b03      	subs	r3, r0, r4
 800e79c:	3b15      	subs	r3, #21
 800e79e:	f023 0303 	bic.w	r3, r3, #3
 800e7a2:	3304      	adds	r3, #4
 800e7a4:	f104 0215 	add.w	r2, r4, #21
 800e7a8:	4290      	cmp	r0, r2
 800e7aa:	bf38      	it	cc
 800e7ac:	2304      	movcc	r3, #4
 800e7ae:	f841 c003 	str.w	ip, [r1, r3]
 800e7b2:	f1bc 0f00 	cmp.w	ip, #0
 800e7b6:	d001      	beq.n	800e7bc <__lshift+0xac>
 800e7b8:	f108 0602 	add.w	r6, r8, #2
 800e7bc:	3e01      	subs	r6, #1
 800e7be:	4638      	mov	r0, r7
 800e7c0:	612e      	str	r6, [r5, #16]
 800e7c2:	4621      	mov	r1, r4
 800e7c4:	f7ff fd88 	bl	800e2d8 <_Bfree>
 800e7c8:	4628      	mov	r0, r5
 800e7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800e7d2:	3301      	adds	r3, #1
 800e7d4:	e7c1      	b.n	800e75a <__lshift+0x4a>
 800e7d6:	3904      	subs	r1, #4
 800e7d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800e7e0:	4298      	cmp	r0, r3
 800e7e2:	d8f9      	bhi.n	800e7d8 <__lshift+0xc8>
 800e7e4:	e7ea      	b.n	800e7bc <__lshift+0xac>
 800e7e6:	bf00      	nop
 800e7e8:	0800fb50 	.word	0x0800fb50
 800e7ec:	0800fc40 	.word	0x0800fc40

0800e7f0 <__mcmp>:
 800e7f0:	b530      	push	{r4, r5, lr}
 800e7f2:	6902      	ldr	r2, [r0, #16]
 800e7f4:	690c      	ldr	r4, [r1, #16]
 800e7f6:	1b12      	subs	r2, r2, r4
 800e7f8:	d10e      	bne.n	800e818 <__mcmp+0x28>
 800e7fa:	f100 0314 	add.w	r3, r0, #20
 800e7fe:	3114      	adds	r1, #20
 800e800:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e804:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e808:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e80c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e810:	42a5      	cmp	r5, r4
 800e812:	d003      	beq.n	800e81c <__mcmp+0x2c>
 800e814:	d305      	bcc.n	800e822 <__mcmp+0x32>
 800e816:	2201      	movs	r2, #1
 800e818:	4610      	mov	r0, r2
 800e81a:	bd30      	pop	{r4, r5, pc}
 800e81c:	4283      	cmp	r3, r0
 800e81e:	d3f3      	bcc.n	800e808 <__mcmp+0x18>
 800e820:	e7fa      	b.n	800e818 <__mcmp+0x28>
 800e822:	f04f 32ff 	mov.w	r2, #4294967295
 800e826:	e7f7      	b.n	800e818 <__mcmp+0x28>

0800e828 <__mdiff>:
 800e828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e82c:	460c      	mov	r4, r1
 800e82e:	4606      	mov	r6, r0
 800e830:	4611      	mov	r1, r2
 800e832:	4620      	mov	r0, r4
 800e834:	4690      	mov	r8, r2
 800e836:	f7ff ffdb 	bl	800e7f0 <__mcmp>
 800e83a:	1e05      	subs	r5, r0, #0
 800e83c:	d110      	bne.n	800e860 <__mdiff+0x38>
 800e83e:	4629      	mov	r1, r5
 800e840:	4630      	mov	r0, r6
 800e842:	f7ff fd09 	bl	800e258 <_Balloc>
 800e846:	b930      	cbnz	r0, 800e856 <__mdiff+0x2e>
 800e848:	4b3a      	ldr	r3, [pc, #232]	; (800e934 <__mdiff+0x10c>)
 800e84a:	4602      	mov	r2, r0
 800e84c:	f240 2132 	movw	r1, #562	; 0x232
 800e850:	4839      	ldr	r0, [pc, #228]	; (800e938 <__mdiff+0x110>)
 800e852:	f7fc f853 	bl	800a8fc <__assert_func>
 800e856:	2301      	movs	r3, #1
 800e858:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e85c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e860:	bfa4      	itt	ge
 800e862:	4643      	movge	r3, r8
 800e864:	46a0      	movge	r8, r4
 800e866:	4630      	mov	r0, r6
 800e868:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e86c:	bfa6      	itte	ge
 800e86e:	461c      	movge	r4, r3
 800e870:	2500      	movge	r5, #0
 800e872:	2501      	movlt	r5, #1
 800e874:	f7ff fcf0 	bl	800e258 <_Balloc>
 800e878:	b920      	cbnz	r0, 800e884 <__mdiff+0x5c>
 800e87a:	4b2e      	ldr	r3, [pc, #184]	; (800e934 <__mdiff+0x10c>)
 800e87c:	4602      	mov	r2, r0
 800e87e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e882:	e7e5      	b.n	800e850 <__mdiff+0x28>
 800e884:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e888:	6926      	ldr	r6, [r4, #16]
 800e88a:	60c5      	str	r5, [r0, #12]
 800e88c:	f104 0914 	add.w	r9, r4, #20
 800e890:	f108 0514 	add.w	r5, r8, #20
 800e894:	f100 0e14 	add.w	lr, r0, #20
 800e898:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e89c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e8a0:	f108 0210 	add.w	r2, r8, #16
 800e8a4:	46f2      	mov	sl, lr
 800e8a6:	2100      	movs	r1, #0
 800e8a8:	f859 3b04 	ldr.w	r3, [r9], #4
 800e8ac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e8b0:	fa1f f883 	uxth.w	r8, r3
 800e8b4:	fa11 f18b 	uxtah	r1, r1, fp
 800e8b8:	0c1b      	lsrs	r3, r3, #16
 800e8ba:	eba1 0808 	sub.w	r8, r1, r8
 800e8be:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e8c2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e8c6:	fa1f f888 	uxth.w	r8, r8
 800e8ca:	1419      	asrs	r1, r3, #16
 800e8cc:	454e      	cmp	r6, r9
 800e8ce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e8d2:	f84a 3b04 	str.w	r3, [sl], #4
 800e8d6:	d8e7      	bhi.n	800e8a8 <__mdiff+0x80>
 800e8d8:	1b33      	subs	r3, r6, r4
 800e8da:	3b15      	subs	r3, #21
 800e8dc:	f023 0303 	bic.w	r3, r3, #3
 800e8e0:	3304      	adds	r3, #4
 800e8e2:	3415      	adds	r4, #21
 800e8e4:	42a6      	cmp	r6, r4
 800e8e6:	bf38      	it	cc
 800e8e8:	2304      	movcc	r3, #4
 800e8ea:	441d      	add	r5, r3
 800e8ec:	4473      	add	r3, lr
 800e8ee:	469e      	mov	lr, r3
 800e8f0:	462e      	mov	r6, r5
 800e8f2:	4566      	cmp	r6, ip
 800e8f4:	d30e      	bcc.n	800e914 <__mdiff+0xec>
 800e8f6:	f10c 0203 	add.w	r2, ip, #3
 800e8fa:	1b52      	subs	r2, r2, r5
 800e8fc:	f022 0203 	bic.w	r2, r2, #3
 800e900:	3d03      	subs	r5, #3
 800e902:	45ac      	cmp	ip, r5
 800e904:	bf38      	it	cc
 800e906:	2200      	movcc	r2, #0
 800e908:	441a      	add	r2, r3
 800e90a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e90e:	b17b      	cbz	r3, 800e930 <__mdiff+0x108>
 800e910:	6107      	str	r7, [r0, #16]
 800e912:	e7a3      	b.n	800e85c <__mdiff+0x34>
 800e914:	f856 8b04 	ldr.w	r8, [r6], #4
 800e918:	fa11 f288 	uxtah	r2, r1, r8
 800e91c:	1414      	asrs	r4, r2, #16
 800e91e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e922:	b292      	uxth	r2, r2
 800e924:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e928:	f84e 2b04 	str.w	r2, [lr], #4
 800e92c:	1421      	asrs	r1, r4, #16
 800e92e:	e7e0      	b.n	800e8f2 <__mdiff+0xca>
 800e930:	3f01      	subs	r7, #1
 800e932:	e7ea      	b.n	800e90a <__mdiff+0xe2>
 800e934:	0800fb50 	.word	0x0800fb50
 800e938:	0800fc40 	.word	0x0800fc40

0800e93c <__ulp>:
 800e93c:	b082      	sub	sp, #8
 800e93e:	ed8d 0b00 	vstr	d0, [sp]
 800e942:	9b01      	ldr	r3, [sp, #4]
 800e944:	4912      	ldr	r1, [pc, #72]	; (800e990 <__ulp+0x54>)
 800e946:	4019      	ands	r1, r3
 800e948:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e94c:	2900      	cmp	r1, #0
 800e94e:	dd05      	ble.n	800e95c <__ulp+0x20>
 800e950:	2200      	movs	r2, #0
 800e952:	460b      	mov	r3, r1
 800e954:	ec43 2b10 	vmov	d0, r2, r3
 800e958:	b002      	add	sp, #8
 800e95a:	4770      	bx	lr
 800e95c:	4249      	negs	r1, r1
 800e95e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e962:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e966:	f04f 0200 	mov.w	r2, #0
 800e96a:	f04f 0300 	mov.w	r3, #0
 800e96e:	da04      	bge.n	800e97a <__ulp+0x3e>
 800e970:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e974:	fa41 f300 	asr.w	r3, r1, r0
 800e978:	e7ec      	b.n	800e954 <__ulp+0x18>
 800e97a:	f1a0 0114 	sub.w	r1, r0, #20
 800e97e:	291e      	cmp	r1, #30
 800e980:	bfda      	itte	le
 800e982:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e986:	fa20 f101 	lsrle.w	r1, r0, r1
 800e98a:	2101      	movgt	r1, #1
 800e98c:	460a      	mov	r2, r1
 800e98e:	e7e1      	b.n	800e954 <__ulp+0x18>
 800e990:	7ff00000 	.word	0x7ff00000

0800e994 <__b2d>:
 800e994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e996:	6905      	ldr	r5, [r0, #16]
 800e998:	f100 0714 	add.w	r7, r0, #20
 800e99c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e9a0:	1f2e      	subs	r6, r5, #4
 800e9a2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e9a6:	4620      	mov	r0, r4
 800e9a8:	f7ff fd48 	bl	800e43c <__hi0bits>
 800e9ac:	f1c0 0320 	rsb	r3, r0, #32
 800e9b0:	280a      	cmp	r0, #10
 800e9b2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ea30 <__b2d+0x9c>
 800e9b6:	600b      	str	r3, [r1, #0]
 800e9b8:	dc14      	bgt.n	800e9e4 <__b2d+0x50>
 800e9ba:	f1c0 0e0b 	rsb	lr, r0, #11
 800e9be:	fa24 f10e 	lsr.w	r1, r4, lr
 800e9c2:	42b7      	cmp	r7, r6
 800e9c4:	ea41 030c 	orr.w	r3, r1, ip
 800e9c8:	bf34      	ite	cc
 800e9ca:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e9ce:	2100      	movcs	r1, #0
 800e9d0:	3015      	adds	r0, #21
 800e9d2:	fa04 f000 	lsl.w	r0, r4, r0
 800e9d6:	fa21 f10e 	lsr.w	r1, r1, lr
 800e9da:	ea40 0201 	orr.w	r2, r0, r1
 800e9de:	ec43 2b10 	vmov	d0, r2, r3
 800e9e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9e4:	42b7      	cmp	r7, r6
 800e9e6:	bf3a      	itte	cc
 800e9e8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e9ec:	f1a5 0608 	subcc.w	r6, r5, #8
 800e9f0:	2100      	movcs	r1, #0
 800e9f2:	380b      	subs	r0, #11
 800e9f4:	d017      	beq.n	800ea26 <__b2d+0x92>
 800e9f6:	f1c0 0c20 	rsb	ip, r0, #32
 800e9fa:	fa04 f500 	lsl.w	r5, r4, r0
 800e9fe:	42be      	cmp	r6, r7
 800ea00:	fa21 f40c 	lsr.w	r4, r1, ip
 800ea04:	ea45 0504 	orr.w	r5, r5, r4
 800ea08:	bf8c      	ite	hi
 800ea0a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ea0e:	2400      	movls	r4, #0
 800ea10:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ea14:	fa01 f000 	lsl.w	r0, r1, r0
 800ea18:	fa24 f40c 	lsr.w	r4, r4, ip
 800ea1c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ea20:	ea40 0204 	orr.w	r2, r0, r4
 800ea24:	e7db      	b.n	800e9de <__b2d+0x4a>
 800ea26:	ea44 030c 	orr.w	r3, r4, ip
 800ea2a:	460a      	mov	r2, r1
 800ea2c:	e7d7      	b.n	800e9de <__b2d+0x4a>
 800ea2e:	bf00      	nop
 800ea30:	3ff00000 	.word	0x3ff00000

0800ea34 <__d2b>:
 800ea34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea38:	4689      	mov	r9, r1
 800ea3a:	2101      	movs	r1, #1
 800ea3c:	ec57 6b10 	vmov	r6, r7, d0
 800ea40:	4690      	mov	r8, r2
 800ea42:	f7ff fc09 	bl	800e258 <_Balloc>
 800ea46:	4604      	mov	r4, r0
 800ea48:	b930      	cbnz	r0, 800ea58 <__d2b+0x24>
 800ea4a:	4602      	mov	r2, r0
 800ea4c:	4b25      	ldr	r3, [pc, #148]	; (800eae4 <__d2b+0xb0>)
 800ea4e:	4826      	ldr	r0, [pc, #152]	; (800eae8 <__d2b+0xb4>)
 800ea50:	f240 310a 	movw	r1, #778	; 0x30a
 800ea54:	f7fb ff52 	bl	800a8fc <__assert_func>
 800ea58:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ea5c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea60:	bb35      	cbnz	r5, 800eab0 <__d2b+0x7c>
 800ea62:	2e00      	cmp	r6, #0
 800ea64:	9301      	str	r3, [sp, #4]
 800ea66:	d028      	beq.n	800eaba <__d2b+0x86>
 800ea68:	4668      	mov	r0, sp
 800ea6a:	9600      	str	r6, [sp, #0]
 800ea6c:	f7ff fd06 	bl	800e47c <__lo0bits>
 800ea70:	9900      	ldr	r1, [sp, #0]
 800ea72:	b300      	cbz	r0, 800eab6 <__d2b+0x82>
 800ea74:	9a01      	ldr	r2, [sp, #4]
 800ea76:	f1c0 0320 	rsb	r3, r0, #32
 800ea7a:	fa02 f303 	lsl.w	r3, r2, r3
 800ea7e:	430b      	orrs	r3, r1
 800ea80:	40c2      	lsrs	r2, r0
 800ea82:	6163      	str	r3, [r4, #20]
 800ea84:	9201      	str	r2, [sp, #4]
 800ea86:	9b01      	ldr	r3, [sp, #4]
 800ea88:	61a3      	str	r3, [r4, #24]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	bf14      	ite	ne
 800ea8e:	2202      	movne	r2, #2
 800ea90:	2201      	moveq	r2, #1
 800ea92:	6122      	str	r2, [r4, #16]
 800ea94:	b1d5      	cbz	r5, 800eacc <__d2b+0x98>
 800ea96:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ea9a:	4405      	add	r5, r0
 800ea9c:	f8c9 5000 	str.w	r5, [r9]
 800eaa0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800eaa4:	f8c8 0000 	str.w	r0, [r8]
 800eaa8:	4620      	mov	r0, r4
 800eaaa:	b003      	add	sp, #12
 800eaac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eab0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eab4:	e7d5      	b.n	800ea62 <__d2b+0x2e>
 800eab6:	6161      	str	r1, [r4, #20]
 800eab8:	e7e5      	b.n	800ea86 <__d2b+0x52>
 800eaba:	a801      	add	r0, sp, #4
 800eabc:	f7ff fcde 	bl	800e47c <__lo0bits>
 800eac0:	9b01      	ldr	r3, [sp, #4]
 800eac2:	6163      	str	r3, [r4, #20]
 800eac4:	2201      	movs	r2, #1
 800eac6:	6122      	str	r2, [r4, #16]
 800eac8:	3020      	adds	r0, #32
 800eaca:	e7e3      	b.n	800ea94 <__d2b+0x60>
 800eacc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ead0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ead4:	f8c9 0000 	str.w	r0, [r9]
 800ead8:	6918      	ldr	r0, [r3, #16]
 800eada:	f7ff fcaf 	bl	800e43c <__hi0bits>
 800eade:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eae2:	e7df      	b.n	800eaa4 <__d2b+0x70>
 800eae4:	0800fb50 	.word	0x0800fb50
 800eae8:	0800fc40 	.word	0x0800fc40

0800eaec <__ratio>:
 800eaec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaf0:	4688      	mov	r8, r1
 800eaf2:	4669      	mov	r1, sp
 800eaf4:	4681      	mov	r9, r0
 800eaf6:	f7ff ff4d 	bl	800e994 <__b2d>
 800eafa:	a901      	add	r1, sp, #4
 800eafc:	4640      	mov	r0, r8
 800eafe:	ec55 4b10 	vmov	r4, r5, d0
 800eb02:	f7ff ff47 	bl	800e994 <__b2d>
 800eb06:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eb0a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800eb0e:	eba3 0c02 	sub.w	ip, r3, r2
 800eb12:	e9dd 3200 	ldrd	r3, r2, [sp]
 800eb16:	1a9b      	subs	r3, r3, r2
 800eb18:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800eb1c:	ec51 0b10 	vmov	r0, r1, d0
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	bfd6      	itet	le
 800eb24:	460a      	movle	r2, r1
 800eb26:	462a      	movgt	r2, r5
 800eb28:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800eb2c:	468b      	mov	fp, r1
 800eb2e:	462f      	mov	r7, r5
 800eb30:	bfd4      	ite	le
 800eb32:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800eb36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800eb3a:	4620      	mov	r0, r4
 800eb3c:	ee10 2a10 	vmov	r2, s0
 800eb40:	465b      	mov	r3, fp
 800eb42:	4639      	mov	r1, r7
 800eb44:	f7f1 fe82 	bl	800084c <__aeabi_ddiv>
 800eb48:	ec41 0b10 	vmov	d0, r0, r1
 800eb4c:	b003      	add	sp, #12
 800eb4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800eb52 <__copybits>:
 800eb52:	3901      	subs	r1, #1
 800eb54:	b570      	push	{r4, r5, r6, lr}
 800eb56:	1149      	asrs	r1, r1, #5
 800eb58:	6914      	ldr	r4, [r2, #16]
 800eb5a:	3101      	adds	r1, #1
 800eb5c:	f102 0314 	add.w	r3, r2, #20
 800eb60:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800eb64:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800eb68:	1f05      	subs	r5, r0, #4
 800eb6a:	42a3      	cmp	r3, r4
 800eb6c:	d30c      	bcc.n	800eb88 <__copybits+0x36>
 800eb6e:	1aa3      	subs	r3, r4, r2
 800eb70:	3b11      	subs	r3, #17
 800eb72:	f023 0303 	bic.w	r3, r3, #3
 800eb76:	3211      	adds	r2, #17
 800eb78:	42a2      	cmp	r2, r4
 800eb7a:	bf88      	it	hi
 800eb7c:	2300      	movhi	r3, #0
 800eb7e:	4418      	add	r0, r3
 800eb80:	2300      	movs	r3, #0
 800eb82:	4288      	cmp	r0, r1
 800eb84:	d305      	bcc.n	800eb92 <__copybits+0x40>
 800eb86:	bd70      	pop	{r4, r5, r6, pc}
 800eb88:	f853 6b04 	ldr.w	r6, [r3], #4
 800eb8c:	f845 6f04 	str.w	r6, [r5, #4]!
 800eb90:	e7eb      	b.n	800eb6a <__copybits+0x18>
 800eb92:	f840 3b04 	str.w	r3, [r0], #4
 800eb96:	e7f4      	b.n	800eb82 <__copybits+0x30>

0800eb98 <__any_on>:
 800eb98:	f100 0214 	add.w	r2, r0, #20
 800eb9c:	6900      	ldr	r0, [r0, #16]
 800eb9e:	114b      	asrs	r3, r1, #5
 800eba0:	4298      	cmp	r0, r3
 800eba2:	b510      	push	{r4, lr}
 800eba4:	db11      	blt.n	800ebca <__any_on+0x32>
 800eba6:	dd0a      	ble.n	800ebbe <__any_on+0x26>
 800eba8:	f011 011f 	ands.w	r1, r1, #31
 800ebac:	d007      	beq.n	800ebbe <__any_on+0x26>
 800ebae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ebb2:	fa24 f001 	lsr.w	r0, r4, r1
 800ebb6:	fa00 f101 	lsl.w	r1, r0, r1
 800ebba:	428c      	cmp	r4, r1
 800ebbc:	d10b      	bne.n	800ebd6 <__any_on+0x3e>
 800ebbe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ebc2:	4293      	cmp	r3, r2
 800ebc4:	d803      	bhi.n	800ebce <__any_on+0x36>
 800ebc6:	2000      	movs	r0, #0
 800ebc8:	bd10      	pop	{r4, pc}
 800ebca:	4603      	mov	r3, r0
 800ebcc:	e7f7      	b.n	800ebbe <__any_on+0x26>
 800ebce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ebd2:	2900      	cmp	r1, #0
 800ebd4:	d0f5      	beq.n	800ebc2 <__any_on+0x2a>
 800ebd6:	2001      	movs	r0, #1
 800ebd8:	e7f6      	b.n	800ebc8 <__any_on+0x30>

0800ebda <_calloc_r>:
 800ebda:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ebdc:	fba1 2402 	umull	r2, r4, r1, r2
 800ebe0:	b94c      	cbnz	r4, 800ebf6 <_calloc_r+0x1c>
 800ebe2:	4611      	mov	r1, r2
 800ebe4:	9201      	str	r2, [sp, #4]
 800ebe6:	f000 f87b 	bl	800ece0 <_malloc_r>
 800ebea:	9a01      	ldr	r2, [sp, #4]
 800ebec:	4605      	mov	r5, r0
 800ebee:	b930      	cbnz	r0, 800ebfe <_calloc_r+0x24>
 800ebf0:	4628      	mov	r0, r5
 800ebf2:	b003      	add	sp, #12
 800ebf4:	bd30      	pop	{r4, r5, pc}
 800ebf6:	220c      	movs	r2, #12
 800ebf8:	6002      	str	r2, [r0, #0]
 800ebfa:	2500      	movs	r5, #0
 800ebfc:	e7f8      	b.n	800ebf0 <_calloc_r+0x16>
 800ebfe:	4621      	mov	r1, r4
 800ec00:	f7fb fee4 	bl	800a9cc <memset>
 800ec04:	e7f4      	b.n	800ebf0 <_calloc_r+0x16>
	...

0800ec08 <_free_r>:
 800ec08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ec0a:	2900      	cmp	r1, #0
 800ec0c:	d044      	beq.n	800ec98 <_free_r+0x90>
 800ec0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec12:	9001      	str	r0, [sp, #4]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	f1a1 0404 	sub.w	r4, r1, #4
 800ec1a:	bfb8      	it	lt
 800ec1c:	18e4      	addlt	r4, r4, r3
 800ec1e:	f000 fb75 	bl	800f30c <__malloc_lock>
 800ec22:	4a1e      	ldr	r2, [pc, #120]	; (800ec9c <_free_r+0x94>)
 800ec24:	9801      	ldr	r0, [sp, #4]
 800ec26:	6813      	ldr	r3, [r2, #0]
 800ec28:	b933      	cbnz	r3, 800ec38 <_free_r+0x30>
 800ec2a:	6063      	str	r3, [r4, #4]
 800ec2c:	6014      	str	r4, [r2, #0]
 800ec2e:	b003      	add	sp, #12
 800ec30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ec34:	f000 bb70 	b.w	800f318 <__malloc_unlock>
 800ec38:	42a3      	cmp	r3, r4
 800ec3a:	d908      	bls.n	800ec4e <_free_r+0x46>
 800ec3c:	6825      	ldr	r5, [r4, #0]
 800ec3e:	1961      	adds	r1, r4, r5
 800ec40:	428b      	cmp	r3, r1
 800ec42:	bf01      	itttt	eq
 800ec44:	6819      	ldreq	r1, [r3, #0]
 800ec46:	685b      	ldreq	r3, [r3, #4]
 800ec48:	1949      	addeq	r1, r1, r5
 800ec4a:	6021      	streq	r1, [r4, #0]
 800ec4c:	e7ed      	b.n	800ec2a <_free_r+0x22>
 800ec4e:	461a      	mov	r2, r3
 800ec50:	685b      	ldr	r3, [r3, #4]
 800ec52:	b10b      	cbz	r3, 800ec58 <_free_r+0x50>
 800ec54:	42a3      	cmp	r3, r4
 800ec56:	d9fa      	bls.n	800ec4e <_free_r+0x46>
 800ec58:	6811      	ldr	r1, [r2, #0]
 800ec5a:	1855      	adds	r5, r2, r1
 800ec5c:	42a5      	cmp	r5, r4
 800ec5e:	d10b      	bne.n	800ec78 <_free_r+0x70>
 800ec60:	6824      	ldr	r4, [r4, #0]
 800ec62:	4421      	add	r1, r4
 800ec64:	1854      	adds	r4, r2, r1
 800ec66:	42a3      	cmp	r3, r4
 800ec68:	6011      	str	r1, [r2, #0]
 800ec6a:	d1e0      	bne.n	800ec2e <_free_r+0x26>
 800ec6c:	681c      	ldr	r4, [r3, #0]
 800ec6e:	685b      	ldr	r3, [r3, #4]
 800ec70:	6053      	str	r3, [r2, #4]
 800ec72:	4421      	add	r1, r4
 800ec74:	6011      	str	r1, [r2, #0]
 800ec76:	e7da      	b.n	800ec2e <_free_r+0x26>
 800ec78:	d902      	bls.n	800ec80 <_free_r+0x78>
 800ec7a:	230c      	movs	r3, #12
 800ec7c:	6003      	str	r3, [r0, #0]
 800ec7e:	e7d6      	b.n	800ec2e <_free_r+0x26>
 800ec80:	6825      	ldr	r5, [r4, #0]
 800ec82:	1961      	adds	r1, r4, r5
 800ec84:	428b      	cmp	r3, r1
 800ec86:	bf04      	itt	eq
 800ec88:	6819      	ldreq	r1, [r3, #0]
 800ec8a:	685b      	ldreq	r3, [r3, #4]
 800ec8c:	6063      	str	r3, [r4, #4]
 800ec8e:	bf04      	itt	eq
 800ec90:	1949      	addeq	r1, r1, r5
 800ec92:	6021      	streq	r1, [r4, #0]
 800ec94:	6054      	str	r4, [r2, #4]
 800ec96:	e7ca      	b.n	800ec2e <_free_r+0x26>
 800ec98:	b003      	add	sp, #12
 800ec9a:	bd30      	pop	{r4, r5, pc}
 800ec9c:	20005028 	.word	0x20005028

0800eca0 <sbrk_aligned>:
 800eca0:	b570      	push	{r4, r5, r6, lr}
 800eca2:	4e0e      	ldr	r6, [pc, #56]	; (800ecdc <sbrk_aligned+0x3c>)
 800eca4:	460c      	mov	r4, r1
 800eca6:	6831      	ldr	r1, [r6, #0]
 800eca8:	4605      	mov	r5, r0
 800ecaa:	b911      	cbnz	r1, 800ecb2 <sbrk_aligned+0x12>
 800ecac:	f000 fa20 	bl	800f0f0 <_sbrk_r>
 800ecb0:	6030      	str	r0, [r6, #0]
 800ecb2:	4621      	mov	r1, r4
 800ecb4:	4628      	mov	r0, r5
 800ecb6:	f000 fa1b 	bl	800f0f0 <_sbrk_r>
 800ecba:	1c43      	adds	r3, r0, #1
 800ecbc:	d00a      	beq.n	800ecd4 <sbrk_aligned+0x34>
 800ecbe:	1cc4      	adds	r4, r0, #3
 800ecc0:	f024 0403 	bic.w	r4, r4, #3
 800ecc4:	42a0      	cmp	r0, r4
 800ecc6:	d007      	beq.n	800ecd8 <sbrk_aligned+0x38>
 800ecc8:	1a21      	subs	r1, r4, r0
 800ecca:	4628      	mov	r0, r5
 800eccc:	f000 fa10 	bl	800f0f0 <_sbrk_r>
 800ecd0:	3001      	adds	r0, #1
 800ecd2:	d101      	bne.n	800ecd8 <sbrk_aligned+0x38>
 800ecd4:	f04f 34ff 	mov.w	r4, #4294967295
 800ecd8:	4620      	mov	r0, r4
 800ecda:	bd70      	pop	{r4, r5, r6, pc}
 800ecdc:	2000502c 	.word	0x2000502c

0800ece0 <_malloc_r>:
 800ece0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ece4:	1ccd      	adds	r5, r1, #3
 800ece6:	f025 0503 	bic.w	r5, r5, #3
 800ecea:	3508      	adds	r5, #8
 800ecec:	2d0c      	cmp	r5, #12
 800ecee:	bf38      	it	cc
 800ecf0:	250c      	movcc	r5, #12
 800ecf2:	2d00      	cmp	r5, #0
 800ecf4:	4607      	mov	r7, r0
 800ecf6:	db01      	blt.n	800ecfc <_malloc_r+0x1c>
 800ecf8:	42a9      	cmp	r1, r5
 800ecfa:	d905      	bls.n	800ed08 <_malloc_r+0x28>
 800ecfc:	230c      	movs	r3, #12
 800ecfe:	603b      	str	r3, [r7, #0]
 800ed00:	2600      	movs	r6, #0
 800ed02:	4630      	mov	r0, r6
 800ed04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed08:	4e2e      	ldr	r6, [pc, #184]	; (800edc4 <_malloc_r+0xe4>)
 800ed0a:	f000 faff 	bl	800f30c <__malloc_lock>
 800ed0e:	6833      	ldr	r3, [r6, #0]
 800ed10:	461c      	mov	r4, r3
 800ed12:	bb34      	cbnz	r4, 800ed62 <_malloc_r+0x82>
 800ed14:	4629      	mov	r1, r5
 800ed16:	4638      	mov	r0, r7
 800ed18:	f7ff ffc2 	bl	800eca0 <sbrk_aligned>
 800ed1c:	1c43      	adds	r3, r0, #1
 800ed1e:	4604      	mov	r4, r0
 800ed20:	d14d      	bne.n	800edbe <_malloc_r+0xde>
 800ed22:	6834      	ldr	r4, [r6, #0]
 800ed24:	4626      	mov	r6, r4
 800ed26:	2e00      	cmp	r6, #0
 800ed28:	d140      	bne.n	800edac <_malloc_r+0xcc>
 800ed2a:	6823      	ldr	r3, [r4, #0]
 800ed2c:	4631      	mov	r1, r6
 800ed2e:	4638      	mov	r0, r7
 800ed30:	eb04 0803 	add.w	r8, r4, r3
 800ed34:	f000 f9dc 	bl	800f0f0 <_sbrk_r>
 800ed38:	4580      	cmp	r8, r0
 800ed3a:	d13a      	bne.n	800edb2 <_malloc_r+0xd2>
 800ed3c:	6821      	ldr	r1, [r4, #0]
 800ed3e:	3503      	adds	r5, #3
 800ed40:	1a6d      	subs	r5, r5, r1
 800ed42:	f025 0503 	bic.w	r5, r5, #3
 800ed46:	3508      	adds	r5, #8
 800ed48:	2d0c      	cmp	r5, #12
 800ed4a:	bf38      	it	cc
 800ed4c:	250c      	movcc	r5, #12
 800ed4e:	4629      	mov	r1, r5
 800ed50:	4638      	mov	r0, r7
 800ed52:	f7ff ffa5 	bl	800eca0 <sbrk_aligned>
 800ed56:	3001      	adds	r0, #1
 800ed58:	d02b      	beq.n	800edb2 <_malloc_r+0xd2>
 800ed5a:	6823      	ldr	r3, [r4, #0]
 800ed5c:	442b      	add	r3, r5
 800ed5e:	6023      	str	r3, [r4, #0]
 800ed60:	e00e      	b.n	800ed80 <_malloc_r+0xa0>
 800ed62:	6822      	ldr	r2, [r4, #0]
 800ed64:	1b52      	subs	r2, r2, r5
 800ed66:	d41e      	bmi.n	800eda6 <_malloc_r+0xc6>
 800ed68:	2a0b      	cmp	r2, #11
 800ed6a:	d916      	bls.n	800ed9a <_malloc_r+0xba>
 800ed6c:	1961      	adds	r1, r4, r5
 800ed6e:	42a3      	cmp	r3, r4
 800ed70:	6025      	str	r5, [r4, #0]
 800ed72:	bf18      	it	ne
 800ed74:	6059      	strne	r1, [r3, #4]
 800ed76:	6863      	ldr	r3, [r4, #4]
 800ed78:	bf08      	it	eq
 800ed7a:	6031      	streq	r1, [r6, #0]
 800ed7c:	5162      	str	r2, [r4, r5]
 800ed7e:	604b      	str	r3, [r1, #4]
 800ed80:	4638      	mov	r0, r7
 800ed82:	f104 060b 	add.w	r6, r4, #11
 800ed86:	f000 fac7 	bl	800f318 <__malloc_unlock>
 800ed8a:	f026 0607 	bic.w	r6, r6, #7
 800ed8e:	1d23      	adds	r3, r4, #4
 800ed90:	1af2      	subs	r2, r6, r3
 800ed92:	d0b6      	beq.n	800ed02 <_malloc_r+0x22>
 800ed94:	1b9b      	subs	r3, r3, r6
 800ed96:	50a3      	str	r3, [r4, r2]
 800ed98:	e7b3      	b.n	800ed02 <_malloc_r+0x22>
 800ed9a:	6862      	ldr	r2, [r4, #4]
 800ed9c:	42a3      	cmp	r3, r4
 800ed9e:	bf0c      	ite	eq
 800eda0:	6032      	streq	r2, [r6, #0]
 800eda2:	605a      	strne	r2, [r3, #4]
 800eda4:	e7ec      	b.n	800ed80 <_malloc_r+0xa0>
 800eda6:	4623      	mov	r3, r4
 800eda8:	6864      	ldr	r4, [r4, #4]
 800edaa:	e7b2      	b.n	800ed12 <_malloc_r+0x32>
 800edac:	4634      	mov	r4, r6
 800edae:	6876      	ldr	r6, [r6, #4]
 800edb0:	e7b9      	b.n	800ed26 <_malloc_r+0x46>
 800edb2:	230c      	movs	r3, #12
 800edb4:	603b      	str	r3, [r7, #0]
 800edb6:	4638      	mov	r0, r7
 800edb8:	f000 faae 	bl	800f318 <__malloc_unlock>
 800edbc:	e7a1      	b.n	800ed02 <_malloc_r+0x22>
 800edbe:	6025      	str	r5, [r4, #0]
 800edc0:	e7de      	b.n	800ed80 <_malloc_r+0xa0>
 800edc2:	bf00      	nop
 800edc4:	20005028 	.word	0x20005028

0800edc8 <_realloc_r>:
 800edc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edcc:	4680      	mov	r8, r0
 800edce:	4614      	mov	r4, r2
 800edd0:	460e      	mov	r6, r1
 800edd2:	b921      	cbnz	r1, 800edde <_realloc_r+0x16>
 800edd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800edd8:	4611      	mov	r1, r2
 800edda:	f7ff bf81 	b.w	800ece0 <_malloc_r>
 800edde:	b92a      	cbnz	r2, 800edec <_realloc_r+0x24>
 800ede0:	f7ff ff12 	bl	800ec08 <_free_r>
 800ede4:	4625      	mov	r5, r4
 800ede6:	4628      	mov	r0, r5
 800ede8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edec:	f000 fa9a 	bl	800f324 <_malloc_usable_size_r>
 800edf0:	4284      	cmp	r4, r0
 800edf2:	4607      	mov	r7, r0
 800edf4:	d802      	bhi.n	800edfc <_realloc_r+0x34>
 800edf6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800edfa:	d812      	bhi.n	800ee22 <_realloc_r+0x5a>
 800edfc:	4621      	mov	r1, r4
 800edfe:	4640      	mov	r0, r8
 800ee00:	f7ff ff6e 	bl	800ece0 <_malloc_r>
 800ee04:	4605      	mov	r5, r0
 800ee06:	2800      	cmp	r0, #0
 800ee08:	d0ed      	beq.n	800ede6 <_realloc_r+0x1e>
 800ee0a:	42bc      	cmp	r4, r7
 800ee0c:	4622      	mov	r2, r4
 800ee0e:	4631      	mov	r1, r6
 800ee10:	bf28      	it	cs
 800ee12:	463a      	movcs	r2, r7
 800ee14:	f7fb fdcc 	bl	800a9b0 <memcpy>
 800ee18:	4631      	mov	r1, r6
 800ee1a:	4640      	mov	r0, r8
 800ee1c:	f7ff fef4 	bl	800ec08 <_free_r>
 800ee20:	e7e1      	b.n	800ede6 <_realloc_r+0x1e>
 800ee22:	4635      	mov	r5, r6
 800ee24:	e7df      	b.n	800ede6 <_realloc_r+0x1e>

0800ee26 <__ssputs_r>:
 800ee26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee2a:	688e      	ldr	r6, [r1, #8]
 800ee2c:	429e      	cmp	r6, r3
 800ee2e:	4682      	mov	sl, r0
 800ee30:	460c      	mov	r4, r1
 800ee32:	4690      	mov	r8, r2
 800ee34:	461f      	mov	r7, r3
 800ee36:	d838      	bhi.n	800eeaa <__ssputs_r+0x84>
 800ee38:	898a      	ldrh	r2, [r1, #12]
 800ee3a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ee3e:	d032      	beq.n	800eea6 <__ssputs_r+0x80>
 800ee40:	6825      	ldr	r5, [r4, #0]
 800ee42:	6909      	ldr	r1, [r1, #16]
 800ee44:	eba5 0901 	sub.w	r9, r5, r1
 800ee48:	6965      	ldr	r5, [r4, #20]
 800ee4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ee4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ee52:	3301      	adds	r3, #1
 800ee54:	444b      	add	r3, r9
 800ee56:	106d      	asrs	r5, r5, #1
 800ee58:	429d      	cmp	r5, r3
 800ee5a:	bf38      	it	cc
 800ee5c:	461d      	movcc	r5, r3
 800ee5e:	0553      	lsls	r3, r2, #21
 800ee60:	d531      	bpl.n	800eec6 <__ssputs_r+0xa0>
 800ee62:	4629      	mov	r1, r5
 800ee64:	f7ff ff3c 	bl	800ece0 <_malloc_r>
 800ee68:	4606      	mov	r6, r0
 800ee6a:	b950      	cbnz	r0, 800ee82 <__ssputs_r+0x5c>
 800ee6c:	230c      	movs	r3, #12
 800ee6e:	f8ca 3000 	str.w	r3, [sl]
 800ee72:	89a3      	ldrh	r3, [r4, #12]
 800ee74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee78:	81a3      	strh	r3, [r4, #12]
 800ee7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ee7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee82:	6921      	ldr	r1, [r4, #16]
 800ee84:	464a      	mov	r2, r9
 800ee86:	f7fb fd93 	bl	800a9b0 <memcpy>
 800ee8a:	89a3      	ldrh	r3, [r4, #12]
 800ee8c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ee90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee94:	81a3      	strh	r3, [r4, #12]
 800ee96:	6126      	str	r6, [r4, #16]
 800ee98:	6165      	str	r5, [r4, #20]
 800ee9a:	444e      	add	r6, r9
 800ee9c:	eba5 0509 	sub.w	r5, r5, r9
 800eea0:	6026      	str	r6, [r4, #0]
 800eea2:	60a5      	str	r5, [r4, #8]
 800eea4:	463e      	mov	r6, r7
 800eea6:	42be      	cmp	r6, r7
 800eea8:	d900      	bls.n	800eeac <__ssputs_r+0x86>
 800eeaa:	463e      	mov	r6, r7
 800eeac:	6820      	ldr	r0, [r4, #0]
 800eeae:	4632      	mov	r2, r6
 800eeb0:	4641      	mov	r1, r8
 800eeb2:	f7ff f9b7 	bl	800e224 <memmove>
 800eeb6:	68a3      	ldr	r3, [r4, #8]
 800eeb8:	1b9b      	subs	r3, r3, r6
 800eeba:	60a3      	str	r3, [r4, #8]
 800eebc:	6823      	ldr	r3, [r4, #0]
 800eebe:	4433      	add	r3, r6
 800eec0:	6023      	str	r3, [r4, #0]
 800eec2:	2000      	movs	r0, #0
 800eec4:	e7db      	b.n	800ee7e <__ssputs_r+0x58>
 800eec6:	462a      	mov	r2, r5
 800eec8:	f7ff ff7e 	bl	800edc8 <_realloc_r>
 800eecc:	4606      	mov	r6, r0
 800eece:	2800      	cmp	r0, #0
 800eed0:	d1e1      	bne.n	800ee96 <__ssputs_r+0x70>
 800eed2:	6921      	ldr	r1, [r4, #16]
 800eed4:	4650      	mov	r0, sl
 800eed6:	f7ff fe97 	bl	800ec08 <_free_r>
 800eeda:	e7c7      	b.n	800ee6c <__ssputs_r+0x46>

0800eedc <_svfiprintf_r>:
 800eedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eee0:	4698      	mov	r8, r3
 800eee2:	898b      	ldrh	r3, [r1, #12]
 800eee4:	061b      	lsls	r3, r3, #24
 800eee6:	b09d      	sub	sp, #116	; 0x74
 800eee8:	4607      	mov	r7, r0
 800eeea:	460d      	mov	r5, r1
 800eeec:	4614      	mov	r4, r2
 800eeee:	d50e      	bpl.n	800ef0e <_svfiprintf_r+0x32>
 800eef0:	690b      	ldr	r3, [r1, #16]
 800eef2:	b963      	cbnz	r3, 800ef0e <_svfiprintf_r+0x32>
 800eef4:	2140      	movs	r1, #64	; 0x40
 800eef6:	f7ff fef3 	bl	800ece0 <_malloc_r>
 800eefa:	6028      	str	r0, [r5, #0]
 800eefc:	6128      	str	r0, [r5, #16]
 800eefe:	b920      	cbnz	r0, 800ef0a <_svfiprintf_r+0x2e>
 800ef00:	230c      	movs	r3, #12
 800ef02:	603b      	str	r3, [r7, #0]
 800ef04:	f04f 30ff 	mov.w	r0, #4294967295
 800ef08:	e0d1      	b.n	800f0ae <_svfiprintf_r+0x1d2>
 800ef0a:	2340      	movs	r3, #64	; 0x40
 800ef0c:	616b      	str	r3, [r5, #20]
 800ef0e:	2300      	movs	r3, #0
 800ef10:	9309      	str	r3, [sp, #36]	; 0x24
 800ef12:	2320      	movs	r3, #32
 800ef14:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ef18:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef1c:	2330      	movs	r3, #48	; 0x30
 800ef1e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f0c8 <_svfiprintf_r+0x1ec>
 800ef22:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ef26:	f04f 0901 	mov.w	r9, #1
 800ef2a:	4623      	mov	r3, r4
 800ef2c:	469a      	mov	sl, r3
 800ef2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef32:	b10a      	cbz	r2, 800ef38 <_svfiprintf_r+0x5c>
 800ef34:	2a25      	cmp	r2, #37	; 0x25
 800ef36:	d1f9      	bne.n	800ef2c <_svfiprintf_r+0x50>
 800ef38:	ebba 0b04 	subs.w	fp, sl, r4
 800ef3c:	d00b      	beq.n	800ef56 <_svfiprintf_r+0x7a>
 800ef3e:	465b      	mov	r3, fp
 800ef40:	4622      	mov	r2, r4
 800ef42:	4629      	mov	r1, r5
 800ef44:	4638      	mov	r0, r7
 800ef46:	f7ff ff6e 	bl	800ee26 <__ssputs_r>
 800ef4a:	3001      	adds	r0, #1
 800ef4c:	f000 80aa 	beq.w	800f0a4 <_svfiprintf_r+0x1c8>
 800ef50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef52:	445a      	add	r2, fp
 800ef54:	9209      	str	r2, [sp, #36]	; 0x24
 800ef56:	f89a 3000 	ldrb.w	r3, [sl]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	f000 80a2 	beq.w	800f0a4 <_svfiprintf_r+0x1c8>
 800ef60:	2300      	movs	r3, #0
 800ef62:	f04f 32ff 	mov.w	r2, #4294967295
 800ef66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef6a:	f10a 0a01 	add.w	sl, sl, #1
 800ef6e:	9304      	str	r3, [sp, #16]
 800ef70:	9307      	str	r3, [sp, #28]
 800ef72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ef76:	931a      	str	r3, [sp, #104]	; 0x68
 800ef78:	4654      	mov	r4, sl
 800ef7a:	2205      	movs	r2, #5
 800ef7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef80:	4851      	ldr	r0, [pc, #324]	; (800f0c8 <_svfiprintf_r+0x1ec>)
 800ef82:	f7f1 f92d 	bl	80001e0 <memchr>
 800ef86:	9a04      	ldr	r2, [sp, #16]
 800ef88:	b9d8      	cbnz	r0, 800efc2 <_svfiprintf_r+0xe6>
 800ef8a:	06d0      	lsls	r0, r2, #27
 800ef8c:	bf44      	itt	mi
 800ef8e:	2320      	movmi	r3, #32
 800ef90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef94:	0711      	lsls	r1, r2, #28
 800ef96:	bf44      	itt	mi
 800ef98:	232b      	movmi	r3, #43	; 0x2b
 800ef9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef9e:	f89a 3000 	ldrb.w	r3, [sl]
 800efa2:	2b2a      	cmp	r3, #42	; 0x2a
 800efa4:	d015      	beq.n	800efd2 <_svfiprintf_r+0xf6>
 800efa6:	9a07      	ldr	r2, [sp, #28]
 800efa8:	4654      	mov	r4, sl
 800efaa:	2000      	movs	r0, #0
 800efac:	f04f 0c0a 	mov.w	ip, #10
 800efb0:	4621      	mov	r1, r4
 800efb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800efb6:	3b30      	subs	r3, #48	; 0x30
 800efb8:	2b09      	cmp	r3, #9
 800efba:	d94e      	bls.n	800f05a <_svfiprintf_r+0x17e>
 800efbc:	b1b0      	cbz	r0, 800efec <_svfiprintf_r+0x110>
 800efbe:	9207      	str	r2, [sp, #28]
 800efc0:	e014      	b.n	800efec <_svfiprintf_r+0x110>
 800efc2:	eba0 0308 	sub.w	r3, r0, r8
 800efc6:	fa09 f303 	lsl.w	r3, r9, r3
 800efca:	4313      	orrs	r3, r2
 800efcc:	9304      	str	r3, [sp, #16]
 800efce:	46a2      	mov	sl, r4
 800efd0:	e7d2      	b.n	800ef78 <_svfiprintf_r+0x9c>
 800efd2:	9b03      	ldr	r3, [sp, #12]
 800efd4:	1d19      	adds	r1, r3, #4
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	9103      	str	r1, [sp, #12]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	bfbb      	ittet	lt
 800efde:	425b      	neglt	r3, r3
 800efe0:	f042 0202 	orrlt.w	r2, r2, #2
 800efe4:	9307      	strge	r3, [sp, #28]
 800efe6:	9307      	strlt	r3, [sp, #28]
 800efe8:	bfb8      	it	lt
 800efea:	9204      	strlt	r2, [sp, #16]
 800efec:	7823      	ldrb	r3, [r4, #0]
 800efee:	2b2e      	cmp	r3, #46	; 0x2e
 800eff0:	d10c      	bne.n	800f00c <_svfiprintf_r+0x130>
 800eff2:	7863      	ldrb	r3, [r4, #1]
 800eff4:	2b2a      	cmp	r3, #42	; 0x2a
 800eff6:	d135      	bne.n	800f064 <_svfiprintf_r+0x188>
 800eff8:	9b03      	ldr	r3, [sp, #12]
 800effa:	1d1a      	adds	r2, r3, #4
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	9203      	str	r2, [sp, #12]
 800f000:	2b00      	cmp	r3, #0
 800f002:	bfb8      	it	lt
 800f004:	f04f 33ff 	movlt.w	r3, #4294967295
 800f008:	3402      	adds	r4, #2
 800f00a:	9305      	str	r3, [sp, #20]
 800f00c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f0d8 <_svfiprintf_r+0x1fc>
 800f010:	7821      	ldrb	r1, [r4, #0]
 800f012:	2203      	movs	r2, #3
 800f014:	4650      	mov	r0, sl
 800f016:	f7f1 f8e3 	bl	80001e0 <memchr>
 800f01a:	b140      	cbz	r0, 800f02e <_svfiprintf_r+0x152>
 800f01c:	2340      	movs	r3, #64	; 0x40
 800f01e:	eba0 000a 	sub.w	r0, r0, sl
 800f022:	fa03 f000 	lsl.w	r0, r3, r0
 800f026:	9b04      	ldr	r3, [sp, #16]
 800f028:	4303      	orrs	r3, r0
 800f02a:	3401      	adds	r4, #1
 800f02c:	9304      	str	r3, [sp, #16]
 800f02e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f032:	4826      	ldr	r0, [pc, #152]	; (800f0cc <_svfiprintf_r+0x1f0>)
 800f034:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f038:	2206      	movs	r2, #6
 800f03a:	f7f1 f8d1 	bl	80001e0 <memchr>
 800f03e:	2800      	cmp	r0, #0
 800f040:	d038      	beq.n	800f0b4 <_svfiprintf_r+0x1d8>
 800f042:	4b23      	ldr	r3, [pc, #140]	; (800f0d0 <_svfiprintf_r+0x1f4>)
 800f044:	bb1b      	cbnz	r3, 800f08e <_svfiprintf_r+0x1b2>
 800f046:	9b03      	ldr	r3, [sp, #12]
 800f048:	3307      	adds	r3, #7
 800f04a:	f023 0307 	bic.w	r3, r3, #7
 800f04e:	3308      	adds	r3, #8
 800f050:	9303      	str	r3, [sp, #12]
 800f052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f054:	4433      	add	r3, r6
 800f056:	9309      	str	r3, [sp, #36]	; 0x24
 800f058:	e767      	b.n	800ef2a <_svfiprintf_r+0x4e>
 800f05a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f05e:	460c      	mov	r4, r1
 800f060:	2001      	movs	r0, #1
 800f062:	e7a5      	b.n	800efb0 <_svfiprintf_r+0xd4>
 800f064:	2300      	movs	r3, #0
 800f066:	3401      	adds	r4, #1
 800f068:	9305      	str	r3, [sp, #20]
 800f06a:	4619      	mov	r1, r3
 800f06c:	f04f 0c0a 	mov.w	ip, #10
 800f070:	4620      	mov	r0, r4
 800f072:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f076:	3a30      	subs	r2, #48	; 0x30
 800f078:	2a09      	cmp	r2, #9
 800f07a:	d903      	bls.n	800f084 <_svfiprintf_r+0x1a8>
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d0c5      	beq.n	800f00c <_svfiprintf_r+0x130>
 800f080:	9105      	str	r1, [sp, #20]
 800f082:	e7c3      	b.n	800f00c <_svfiprintf_r+0x130>
 800f084:	fb0c 2101 	mla	r1, ip, r1, r2
 800f088:	4604      	mov	r4, r0
 800f08a:	2301      	movs	r3, #1
 800f08c:	e7f0      	b.n	800f070 <_svfiprintf_r+0x194>
 800f08e:	ab03      	add	r3, sp, #12
 800f090:	9300      	str	r3, [sp, #0]
 800f092:	462a      	mov	r2, r5
 800f094:	4b0f      	ldr	r3, [pc, #60]	; (800f0d4 <_svfiprintf_r+0x1f8>)
 800f096:	a904      	add	r1, sp, #16
 800f098:	4638      	mov	r0, r7
 800f09a:	f7fb fe99 	bl	800add0 <_printf_float>
 800f09e:	1c42      	adds	r2, r0, #1
 800f0a0:	4606      	mov	r6, r0
 800f0a2:	d1d6      	bne.n	800f052 <_svfiprintf_r+0x176>
 800f0a4:	89ab      	ldrh	r3, [r5, #12]
 800f0a6:	065b      	lsls	r3, r3, #25
 800f0a8:	f53f af2c 	bmi.w	800ef04 <_svfiprintf_r+0x28>
 800f0ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f0ae:	b01d      	add	sp, #116	; 0x74
 800f0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0b4:	ab03      	add	r3, sp, #12
 800f0b6:	9300      	str	r3, [sp, #0]
 800f0b8:	462a      	mov	r2, r5
 800f0ba:	4b06      	ldr	r3, [pc, #24]	; (800f0d4 <_svfiprintf_r+0x1f8>)
 800f0bc:	a904      	add	r1, sp, #16
 800f0be:	4638      	mov	r0, r7
 800f0c0:	f7fc f92a 	bl	800b318 <_printf_i>
 800f0c4:	e7eb      	b.n	800f09e <_svfiprintf_r+0x1c2>
 800f0c6:	bf00      	nop
 800f0c8:	0800f930 	.word	0x0800f930
 800f0cc:	0800f93a 	.word	0x0800f93a
 800f0d0:	0800add1 	.word	0x0800add1
 800f0d4:	0800ee27 	.word	0x0800ee27
 800f0d8:	0800f936 	.word	0x0800f936
 800f0dc:	00000000 	.word	0x00000000

0800f0e0 <nan>:
 800f0e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f0e8 <nan+0x8>
 800f0e4:	4770      	bx	lr
 800f0e6:	bf00      	nop
 800f0e8:	00000000 	.word	0x00000000
 800f0ec:	7ff80000 	.word	0x7ff80000

0800f0f0 <_sbrk_r>:
 800f0f0:	b538      	push	{r3, r4, r5, lr}
 800f0f2:	4d06      	ldr	r5, [pc, #24]	; (800f10c <_sbrk_r+0x1c>)
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	4604      	mov	r4, r0
 800f0f8:	4608      	mov	r0, r1
 800f0fa:	602b      	str	r3, [r5, #0]
 800f0fc:	f7f2 f8b8 	bl	8001270 <_sbrk>
 800f100:	1c43      	adds	r3, r0, #1
 800f102:	d102      	bne.n	800f10a <_sbrk_r+0x1a>
 800f104:	682b      	ldr	r3, [r5, #0]
 800f106:	b103      	cbz	r3, 800f10a <_sbrk_r+0x1a>
 800f108:	6023      	str	r3, [r4, #0]
 800f10a:	bd38      	pop	{r3, r4, r5, pc}
 800f10c:	20005030 	.word	0x20005030

0800f110 <_raise_r>:
 800f110:	291f      	cmp	r1, #31
 800f112:	b538      	push	{r3, r4, r5, lr}
 800f114:	4604      	mov	r4, r0
 800f116:	460d      	mov	r5, r1
 800f118:	d904      	bls.n	800f124 <_raise_r+0x14>
 800f11a:	2316      	movs	r3, #22
 800f11c:	6003      	str	r3, [r0, #0]
 800f11e:	f04f 30ff 	mov.w	r0, #4294967295
 800f122:	bd38      	pop	{r3, r4, r5, pc}
 800f124:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f126:	b112      	cbz	r2, 800f12e <_raise_r+0x1e>
 800f128:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f12c:	b94b      	cbnz	r3, 800f142 <_raise_r+0x32>
 800f12e:	4620      	mov	r0, r4
 800f130:	f000 f830 	bl	800f194 <_getpid_r>
 800f134:	462a      	mov	r2, r5
 800f136:	4601      	mov	r1, r0
 800f138:	4620      	mov	r0, r4
 800f13a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f13e:	f000 b817 	b.w	800f170 <_kill_r>
 800f142:	2b01      	cmp	r3, #1
 800f144:	d00a      	beq.n	800f15c <_raise_r+0x4c>
 800f146:	1c59      	adds	r1, r3, #1
 800f148:	d103      	bne.n	800f152 <_raise_r+0x42>
 800f14a:	2316      	movs	r3, #22
 800f14c:	6003      	str	r3, [r0, #0]
 800f14e:	2001      	movs	r0, #1
 800f150:	e7e7      	b.n	800f122 <_raise_r+0x12>
 800f152:	2400      	movs	r4, #0
 800f154:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f158:	4628      	mov	r0, r5
 800f15a:	4798      	blx	r3
 800f15c:	2000      	movs	r0, #0
 800f15e:	e7e0      	b.n	800f122 <_raise_r+0x12>

0800f160 <raise>:
 800f160:	4b02      	ldr	r3, [pc, #8]	; (800f16c <raise+0xc>)
 800f162:	4601      	mov	r1, r0
 800f164:	6818      	ldr	r0, [r3, #0]
 800f166:	f7ff bfd3 	b.w	800f110 <_raise_r>
 800f16a:	bf00      	nop
 800f16c:	20000018 	.word	0x20000018

0800f170 <_kill_r>:
 800f170:	b538      	push	{r3, r4, r5, lr}
 800f172:	4d07      	ldr	r5, [pc, #28]	; (800f190 <_kill_r+0x20>)
 800f174:	2300      	movs	r3, #0
 800f176:	4604      	mov	r4, r0
 800f178:	4608      	mov	r0, r1
 800f17a:	4611      	mov	r1, r2
 800f17c:	602b      	str	r3, [r5, #0]
 800f17e:	f7f1 fff0 	bl	8001162 <_kill>
 800f182:	1c43      	adds	r3, r0, #1
 800f184:	d102      	bne.n	800f18c <_kill_r+0x1c>
 800f186:	682b      	ldr	r3, [r5, #0]
 800f188:	b103      	cbz	r3, 800f18c <_kill_r+0x1c>
 800f18a:	6023      	str	r3, [r4, #0]
 800f18c:	bd38      	pop	{r3, r4, r5, pc}
 800f18e:	bf00      	nop
 800f190:	20005030 	.word	0x20005030

0800f194 <_getpid_r>:
 800f194:	f7f1 bfdd 	b.w	8001152 <_getpid>

0800f198 <__sread>:
 800f198:	b510      	push	{r4, lr}
 800f19a:	460c      	mov	r4, r1
 800f19c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1a0:	f000 f8c8 	bl	800f334 <_read_r>
 800f1a4:	2800      	cmp	r0, #0
 800f1a6:	bfab      	itete	ge
 800f1a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f1aa:	89a3      	ldrhlt	r3, [r4, #12]
 800f1ac:	181b      	addge	r3, r3, r0
 800f1ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f1b2:	bfac      	ite	ge
 800f1b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800f1b6:	81a3      	strhlt	r3, [r4, #12]
 800f1b8:	bd10      	pop	{r4, pc}

0800f1ba <__swrite>:
 800f1ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1be:	461f      	mov	r7, r3
 800f1c0:	898b      	ldrh	r3, [r1, #12]
 800f1c2:	05db      	lsls	r3, r3, #23
 800f1c4:	4605      	mov	r5, r0
 800f1c6:	460c      	mov	r4, r1
 800f1c8:	4616      	mov	r6, r2
 800f1ca:	d505      	bpl.n	800f1d8 <__swrite+0x1e>
 800f1cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1d0:	2302      	movs	r3, #2
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	f000 f888 	bl	800f2e8 <_lseek_r>
 800f1d8:	89a3      	ldrh	r3, [r4, #12]
 800f1da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f1e2:	81a3      	strh	r3, [r4, #12]
 800f1e4:	4632      	mov	r2, r6
 800f1e6:	463b      	mov	r3, r7
 800f1e8:	4628      	mov	r0, r5
 800f1ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ee:	f000 b837 	b.w	800f260 <_write_r>

0800f1f2 <__sseek>:
 800f1f2:	b510      	push	{r4, lr}
 800f1f4:	460c      	mov	r4, r1
 800f1f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1fa:	f000 f875 	bl	800f2e8 <_lseek_r>
 800f1fe:	1c43      	adds	r3, r0, #1
 800f200:	89a3      	ldrh	r3, [r4, #12]
 800f202:	bf15      	itete	ne
 800f204:	6560      	strne	r0, [r4, #84]	; 0x54
 800f206:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f20a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f20e:	81a3      	strheq	r3, [r4, #12]
 800f210:	bf18      	it	ne
 800f212:	81a3      	strhne	r3, [r4, #12]
 800f214:	bd10      	pop	{r4, pc}

0800f216 <__sclose>:
 800f216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f21a:	f000 b833 	b.w	800f284 <_close_r>

0800f21e <strncmp>:
 800f21e:	b510      	push	{r4, lr}
 800f220:	b17a      	cbz	r2, 800f242 <strncmp+0x24>
 800f222:	4603      	mov	r3, r0
 800f224:	3901      	subs	r1, #1
 800f226:	1884      	adds	r4, r0, r2
 800f228:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f22c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f230:	4290      	cmp	r0, r2
 800f232:	d101      	bne.n	800f238 <strncmp+0x1a>
 800f234:	42a3      	cmp	r3, r4
 800f236:	d101      	bne.n	800f23c <strncmp+0x1e>
 800f238:	1a80      	subs	r0, r0, r2
 800f23a:	bd10      	pop	{r4, pc}
 800f23c:	2800      	cmp	r0, #0
 800f23e:	d1f3      	bne.n	800f228 <strncmp+0xa>
 800f240:	e7fa      	b.n	800f238 <strncmp+0x1a>
 800f242:	4610      	mov	r0, r2
 800f244:	e7f9      	b.n	800f23a <strncmp+0x1c>

0800f246 <__ascii_wctomb>:
 800f246:	b149      	cbz	r1, 800f25c <__ascii_wctomb+0x16>
 800f248:	2aff      	cmp	r2, #255	; 0xff
 800f24a:	bf85      	ittet	hi
 800f24c:	238a      	movhi	r3, #138	; 0x8a
 800f24e:	6003      	strhi	r3, [r0, #0]
 800f250:	700a      	strbls	r2, [r1, #0]
 800f252:	f04f 30ff 	movhi.w	r0, #4294967295
 800f256:	bf98      	it	ls
 800f258:	2001      	movls	r0, #1
 800f25a:	4770      	bx	lr
 800f25c:	4608      	mov	r0, r1
 800f25e:	4770      	bx	lr

0800f260 <_write_r>:
 800f260:	b538      	push	{r3, r4, r5, lr}
 800f262:	4d07      	ldr	r5, [pc, #28]	; (800f280 <_write_r+0x20>)
 800f264:	4604      	mov	r4, r0
 800f266:	4608      	mov	r0, r1
 800f268:	4611      	mov	r1, r2
 800f26a:	2200      	movs	r2, #0
 800f26c:	602a      	str	r2, [r5, #0]
 800f26e:	461a      	mov	r2, r3
 800f270:	f7f1 ffae 	bl	80011d0 <_write>
 800f274:	1c43      	adds	r3, r0, #1
 800f276:	d102      	bne.n	800f27e <_write_r+0x1e>
 800f278:	682b      	ldr	r3, [r5, #0]
 800f27a:	b103      	cbz	r3, 800f27e <_write_r+0x1e>
 800f27c:	6023      	str	r3, [r4, #0]
 800f27e:	bd38      	pop	{r3, r4, r5, pc}
 800f280:	20005030 	.word	0x20005030

0800f284 <_close_r>:
 800f284:	b538      	push	{r3, r4, r5, lr}
 800f286:	4d06      	ldr	r5, [pc, #24]	; (800f2a0 <_close_r+0x1c>)
 800f288:	2300      	movs	r3, #0
 800f28a:	4604      	mov	r4, r0
 800f28c:	4608      	mov	r0, r1
 800f28e:	602b      	str	r3, [r5, #0]
 800f290:	f7f1 ffba 	bl	8001208 <_close>
 800f294:	1c43      	adds	r3, r0, #1
 800f296:	d102      	bne.n	800f29e <_close_r+0x1a>
 800f298:	682b      	ldr	r3, [r5, #0]
 800f29a:	b103      	cbz	r3, 800f29e <_close_r+0x1a>
 800f29c:	6023      	str	r3, [r4, #0]
 800f29e:	bd38      	pop	{r3, r4, r5, pc}
 800f2a0:	20005030 	.word	0x20005030

0800f2a4 <_fstat_r>:
 800f2a4:	b538      	push	{r3, r4, r5, lr}
 800f2a6:	4d07      	ldr	r5, [pc, #28]	; (800f2c4 <_fstat_r+0x20>)
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	4604      	mov	r4, r0
 800f2ac:	4608      	mov	r0, r1
 800f2ae:	4611      	mov	r1, r2
 800f2b0:	602b      	str	r3, [r5, #0]
 800f2b2:	f7f1 ffb5 	bl	8001220 <_fstat>
 800f2b6:	1c43      	adds	r3, r0, #1
 800f2b8:	d102      	bne.n	800f2c0 <_fstat_r+0x1c>
 800f2ba:	682b      	ldr	r3, [r5, #0]
 800f2bc:	b103      	cbz	r3, 800f2c0 <_fstat_r+0x1c>
 800f2be:	6023      	str	r3, [r4, #0]
 800f2c0:	bd38      	pop	{r3, r4, r5, pc}
 800f2c2:	bf00      	nop
 800f2c4:	20005030 	.word	0x20005030

0800f2c8 <_isatty_r>:
 800f2c8:	b538      	push	{r3, r4, r5, lr}
 800f2ca:	4d06      	ldr	r5, [pc, #24]	; (800f2e4 <_isatty_r+0x1c>)
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	4604      	mov	r4, r0
 800f2d0:	4608      	mov	r0, r1
 800f2d2:	602b      	str	r3, [r5, #0]
 800f2d4:	f7f1 ffb4 	bl	8001240 <_isatty>
 800f2d8:	1c43      	adds	r3, r0, #1
 800f2da:	d102      	bne.n	800f2e2 <_isatty_r+0x1a>
 800f2dc:	682b      	ldr	r3, [r5, #0]
 800f2de:	b103      	cbz	r3, 800f2e2 <_isatty_r+0x1a>
 800f2e0:	6023      	str	r3, [r4, #0]
 800f2e2:	bd38      	pop	{r3, r4, r5, pc}
 800f2e4:	20005030 	.word	0x20005030

0800f2e8 <_lseek_r>:
 800f2e8:	b538      	push	{r3, r4, r5, lr}
 800f2ea:	4d07      	ldr	r5, [pc, #28]	; (800f308 <_lseek_r+0x20>)
 800f2ec:	4604      	mov	r4, r0
 800f2ee:	4608      	mov	r0, r1
 800f2f0:	4611      	mov	r1, r2
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	602a      	str	r2, [r5, #0]
 800f2f6:	461a      	mov	r2, r3
 800f2f8:	f7f1 ffad 	bl	8001256 <_lseek>
 800f2fc:	1c43      	adds	r3, r0, #1
 800f2fe:	d102      	bne.n	800f306 <_lseek_r+0x1e>
 800f300:	682b      	ldr	r3, [r5, #0]
 800f302:	b103      	cbz	r3, 800f306 <_lseek_r+0x1e>
 800f304:	6023      	str	r3, [r4, #0]
 800f306:	bd38      	pop	{r3, r4, r5, pc}
 800f308:	20005030 	.word	0x20005030

0800f30c <__malloc_lock>:
 800f30c:	4801      	ldr	r0, [pc, #4]	; (800f314 <__malloc_lock+0x8>)
 800f30e:	f7fe bf08 	b.w	800e122 <__retarget_lock_acquire_recursive>
 800f312:	bf00      	nop
 800f314:	20005024 	.word	0x20005024

0800f318 <__malloc_unlock>:
 800f318:	4801      	ldr	r0, [pc, #4]	; (800f320 <__malloc_unlock+0x8>)
 800f31a:	f7fe bf03 	b.w	800e124 <__retarget_lock_release_recursive>
 800f31e:	bf00      	nop
 800f320:	20005024 	.word	0x20005024

0800f324 <_malloc_usable_size_r>:
 800f324:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f328:	1f18      	subs	r0, r3, #4
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	bfbc      	itt	lt
 800f32e:	580b      	ldrlt	r3, [r1, r0]
 800f330:	18c0      	addlt	r0, r0, r3
 800f332:	4770      	bx	lr

0800f334 <_read_r>:
 800f334:	b538      	push	{r3, r4, r5, lr}
 800f336:	4d07      	ldr	r5, [pc, #28]	; (800f354 <_read_r+0x20>)
 800f338:	4604      	mov	r4, r0
 800f33a:	4608      	mov	r0, r1
 800f33c:	4611      	mov	r1, r2
 800f33e:	2200      	movs	r2, #0
 800f340:	602a      	str	r2, [r5, #0]
 800f342:	461a      	mov	r2, r3
 800f344:	f7f1 ff27 	bl	8001196 <_read>
 800f348:	1c43      	adds	r3, r0, #1
 800f34a:	d102      	bne.n	800f352 <_read_r+0x1e>
 800f34c:	682b      	ldr	r3, [r5, #0]
 800f34e:	b103      	cbz	r3, 800f352 <_read_r+0x1e>
 800f350:	6023      	str	r3, [r4, #0]
 800f352:	bd38      	pop	{r3, r4, r5, pc}
 800f354:	20005030 	.word	0x20005030

0800f358 <_init>:
 800f358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f35a:	bf00      	nop
 800f35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f35e:	bc08      	pop	{r3}
 800f360:	469e      	mov	lr, r3
 800f362:	4770      	bx	lr

0800f364 <_fini>:
 800f364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f366:	bf00      	nop
 800f368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f36a:	bc08      	pop	{r3}
 800f36c:	469e      	mov	lr, r3
 800f36e:	4770      	bx	lr
