

================================================================
== Synthesis Summary Report of 'neuron'
================================================================
+ General Information: 
    * Date:           Sun Oct  6 21:48:29 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        neuron
    * Solution:       neuron (Vivado IP Flow Target)
    * Product family: aartix7
    * Target device:  xa7a75t-csg324-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |           |          |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ neuron            |     -|  1.37|       50|  500.000|         -|       51|     -|        no|     -|  5 (2%)|  691 (~0%)|  545 (1%)|    -|
    | o Weight_Sum_Loop  |    II|  7.30|       48|  480.000|        14|        7|     6|       yes|     -|       -|          -|         -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-----------------+------------+---------------+
| Interface       | Data Width | Address Width |
+-----------------+------------+---------------+
| s_axi_neuron_io | 32         | 4             |
+-----------------+------------+---------------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_neuron_io | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_neuron_io | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_neuron_io | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_neuron_io | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| x_address0 | out       | 3        |
| x_q0       | in        | 32       |
+------------+-----------+----------+

* Other Ports
+------+--------+-----------+----------+
| Port | Mode   | Direction | Bitwidth |
+------+--------+-----------+----------+
| y    | ap_vld | out       | 32       |
+------+--------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | float*   |
| x        | in        | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| y        | y            | port    |          |
| y        | y_ap_vld     | port    |          |
| x        | x_address0   | port    | offset   |
| x        | x_ce0        | port    |          |
| x        | x_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+----------+------+---------+---------+
| + neuron                            | 5   |        |          |      |         |         |
|   add_ln16_fu_122_p2                | -   |        | add_ln16 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul      | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | acc_1    | fadd | fulldsp | 6       |
+-------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------+------+------+--------+----------+---------+------+---------+
| Name        | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------+------+------+--------+----------+---------+------+---------+
| + neuron    | 0    | 0    |        |          |         |      |         |
|   weights_U | -    | -    |        | weights  | rom_1p  | auto | 1       |
+-------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------+---------------------------------------+
| Type      | Options                                | Location                              |
+-----------+----------------------------------------+---------------------------------------+
| interface | s_axilite bundle=neuron_io port=return | HLS_Code/neuron.c:7 in neuron, return |
+-----------+----------------------------------------+---------------------------------------+


