================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 510          | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 368          | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 312          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 290          | user inline pragmas are applied                                                        |
|               | (4) simplification          | 281          | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 268          | user array partition pragmas are applied                                               |
|               | (2) simplification          | 268          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 268          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 268          | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 277          | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 274          | loop and instruction simplification                                                    |
|               | (2) parallelization         | 274          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 274          | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 274          | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 316          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 387          | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+------------------------------------+-------------------+--------------+---------------+--------------+-------------+---------------+
| Function                           | Location          | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+------------------------------------+-------------------+--------------+---------------+--------------+-------------+---------------+
| + top                              | gan_block.cpp:233 | 510          | 281           | 277          | 274         | 387           |
|    load_weights_tile               | gan_block.cpp:172 |  57          |               |              |             |               |
|    load_bias_tile                  | gan_block.cpp:197 |  16          |  10           |  11          |  11         |  18           |
|    load_batchnorm_params           | gan_block.cpp:112 |  34          |  22           |  26          |  26         |  39           |
|    load_input_tile                 | gan_block.cpp:132 |  92          |               |              |             |               |
|    kernel_convolution_layer_til... | gan_block.cpp:29  |  79          |               |              |             |               |
|    kernel_batchnorm_layer_tile     | gan_block.cpp:58  |  54          |               |              |             |               |
|    kernel_relu_layer_tile          | gan_block.cpp:92  |  38          |               |              |             |               |
|    store_output_tile               | gan_block.cpp:208 |  40          |               |              |             |               |
+------------------------------------+-------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


