
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.59

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.25 source latency input_count[1]$_DFFE_PN0P_/CLK ^
  -0.25 target latency temperature[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: status[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.08    0.21    0.20    0.40 ^ input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net14 (net)
                  0.21    0.00    0.40 ^ status[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.12    0.07    0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.25 ^ status[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.25   clock reconvergence pessimism
                          0.08    0.33   library removal time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: force_update (input port clocked by core_clock)
Endpoint: update$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ force_update (in)
                                         force_update (net)
                  0.00    0.00    0.20 ^ input12/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     3    0.11    0.22    0.21    0.41 ^ input12/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net13 (net)
                  0.22    0.00    0.41 ^ _096_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.13    0.54 ^ _096_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _000_ (net)
                  0.06    0.00    0.54 ^ update$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.54   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ update$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.25   clock reconvergence pessimism
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: celsius_value[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.08    0.21    0.20    0.40 ^ input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net14 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    24    0.33    0.21    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.01    0.65 ^ celsius_value[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.13   10.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.25 ^ celsius_value[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.25   clock reconvergence pessimism
                          0.11   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: temperature[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: temperature[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ temperature[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.09    0.21    0.49    0.74 v temperature[5]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net24 (net)
                  0.21    0.00    0.74 v _173_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.75    1.50 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net19 (net)
                  0.16    0.00    1.50 v output18/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    2.21 v output18/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         temperature[0] (net)
                  0.14    0.00    2.21 v temperature[0] (out)
                                  2.21   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  7.59   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: celsius_value[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.08    0.21    0.20    0.40 ^ input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net14 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    24    0.33    0.21    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.01    0.65 ^ celsius_value[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.13   10.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.25 ^ celsius_value[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.25   clock reconvergence pessimism
                          0.11   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: temperature[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: temperature[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ temperature[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.09    0.21    0.49    0.74 v temperature[5]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net24 (net)
                  0.21    0.00    0.74 v _173_/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.75    1.50 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net19 (net)
                  0.16    0.00    1.50 v output18/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    2.21 v output18/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         temperature[0] (net)
                  0.14    0.00    2.21 v temperature[0] (out)
                                  2.21   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  7.59   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.232470989227295

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7973

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2766234874725342

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9399

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: status[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.51    0.76 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.83 v _097_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.25    1.08 v _169_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.20    1.28 ^ _100_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.15    1.42 v _101_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.23    1.65 v _147_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.19    1.84 v _148_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    1.84 v status[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           1.84   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.25 ^ status[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00   10.25   clock reconvergence pessimism
  -0.14   10.11   library setup time
          10.11   data required time
---------------------------------------------------------
          10.11   data required time
          -1.84   data arrival time
---------------------------------------------------------
           8.27   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: celsius_value[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: celsius_value[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ celsius_value[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.65 v celsius_value[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.72 ^ _127_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.77 v _129_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    0.77 v celsius_value[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ celsius_value[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.25   clock reconvergence pessimism
   0.05    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2521

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2545

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.2125

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.5875

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
342.937853

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.56e-03   8.21e-04   1.52e-08   4.38e-03  43.5%
Combinational          1.74e-03   7.42e-04   2.40e-08   2.49e-03  24.7%
Clock                  2.11e-03   1.09e-03   8.14e-08   3.20e-03  31.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.42e-03   2.66e-03   1.21e-07   1.01e-02 100.0%
                          73.6%      26.4%       0.0%
