// Seed: 1708163115
module module_0;
  initial begin
    $display(1'b0);
  end
  wire id_2;
  logic [7:0] id_3;
  assign id_3[1] = id_1;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  supply1 id_8 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input wand id_5,
    input uwire id_6,
    input wand id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wor id_10,
    input wor id_11,
    output wire id_12,
    input tri0 id_13,
    output tri id_14,
    output wand id_15,
    input wand id_16,
    input uwire id_17,
    input tri1 id_18
);
  assign id_14 = id_3 !== id_3;
  module_0();
endmodule
