$date
	Sat May 13 16:02:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_TB $end
$var wire 16 ! count [15:0] $end
$var reg 1 " branch $end
$var reg 1 # clk $end
$var reg 20 $ offset [19:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 & branch $end
$var wire 1 ' clk $end
$var wire 20 ( offset [19:0] $end
$var wire 1 ) reset $end
$var reg 16 * count [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
1)
b0 (
0'
0&
1%
b0 $
0#
0"
bx !
$end
#1000
b100 *
b100 !
1#
1'
#2000
0#
0'
1"
1&
b11000 $
b11000 (
0%
0)
#3000
b11100 *
b11100 !
1#
1'
#4000
0#
0'
#5000
b110100 *
b110100 !
1#
1'
#6000
0#
0'
#7000
b111000 *
b111000 !
1#
1'
b0 $
b0 (
0"
0&
#8000
0#
0'
#9000
b111100 *
b111100 !
1#
1'
#10000
0#
0'
#11000
b1000000 *
b1000000 !
1#
1'
#12000
0#
0'
#13000
b1000100 *
b1000100 !
1#
1'
#14000
0#
0'
