verilog xil_defaultlib --include "../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/ec67/hdl" --include "../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/02c8/hdl/verilog" --include "../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/1313/hdl" --include "../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/f8d8/hdl" --include "../../../../PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ipshared/4868" \
"../../../bd/ps_subsys/ip/ps_subsys_processing_system7_0_0/sim/ps_subsys_processing_system7_0_0.v" \
"../../../bd/ps_subsys/ipshared/2085/common/ad_csc_1_mul.v" \
"../../../bd/ps_subsys/ipshared/2085/common/ad_csc_1_add.v" \
"../../../bd/ps_subsys/ipshared/2085/common/ad_csc_1.v" \
"../../../bd/ps_subsys/ipshared/2085/common/up_xfer_status.v" \
"../../../bd/ps_subsys/ipshared/2085/common/up_xfer_cntrl.v" \
"../../../bd/ps_subsys/ipshared/2085/common/up_clock_mon.v" \
"../../../bd/ps_subsys/ipshared/2085/common/ad_ss_444to422.v" \
"../../../bd/ps_subsys/ipshared/2085/common/ad_rst.v" \
"../../../bd/ps_subsys/ipshared/2085/common/ad_mem.v" \
"../../../bd/ps_subsys/ipshared/2085/common/ad_csc_RGB2CrYCb.v" \
"../../../bd/ps_subsys/ipshared/2085/common/up_hdmi_tx.v" \
"../../../bd/ps_subsys/ipshared/2085/common/up_axi.v" \
"../../../bd/ps_subsys/ipshared/2085/axi_hdmi_tx_vdma.v" \
"../../../bd/ps_subsys/ipshared/2085/axi_hdmi_tx_core.v" \
"../../../bd/ps_subsys/ipshared/2085/axi_hdmi_tx.v" \
"../../../bd/ps_subsys/ip/ps_subsys_axi_hdmi_tx_0_0/sim/ps_subsys_axi_hdmi_tx_0_0.v" \
"../../../bd/ps_subsys/ip/ps_subsys_xlconcat_0_0/sim/ps_subsys_xlconcat_0_0.v" \
"../../../bd/ps_subsys/ipshared/af2d/common/up_drp_cntrl.v" \
"../../../bd/ps_subsys/ipshared/af2d/common/up_clkgen.v" \
"../../../bd/ps_subsys/ipshared/af2d/common/ad_mmcm_drp.v" \
"../../../bd/ps_subsys/ipshared/af2d/axi_clkgen.v" \
"../../../bd/ps_subsys/ip/ps_subsys_axi_clkgen_0_0/sim/ps_subsys_axi_clkgen_0_0.v" \
"../../../bd/ps_subsys/ip/ps_subsys_clk_wiz_0_0/ps_subsys_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/ps_subsys/ip/ps_subsys_clk_wiz_0_0/ps_subsys_clk_wiz_0_0.v" \
"../../../bd/ps_subsys/ip/ps_subsys_xbar_0/sim/ps_subsys_xbar_0.v" \
"../../../bd/ps_subsys/ip/ps_subsys_auto_pc_1/sim/ps_subsys_auto_pc_1.v" \
"../../../bd/ps_subsys/ip/ps_subsys_auto_pc_0/sim/ps_subsys_auto_pc_0.v" \
"../../../bd/ps_subsys/sim/ps_subsys.v" \

verilog xil_defaultlib "glbl.v"

nosort
