--
--	Conversion of freesoc.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Jun 22 22:11:03 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL Net_1323 : bit;
TERMINAL tmpSIOVREF__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpOE__Left_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpFB_0__Left_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpIO_0__Left_HB25_Enable_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Left_HB25_Enable_Pin_net_0 : bit;
TERMINAL Net_139 : bit;
SIGNAL tmpINTERRUPT_0__Left_HB25_Enable_Pin_net_0 : bit;
TERMINAL Net_1303 : bit;
TERMINAL Net_2 : bit;
TERMINAL Net_5 : bit;
TERMINAL Net_3 : bit;
TERMINAL Net_146 : bit;
TERMINAL Net_4 : bit;
TERMINAL Net_144 : bit;
SIGNAL Net_1537 : bit;
SIGNAL tmpOE__bufoe_1_net_0 : bit;
SIGNAL Net_1584 : bit;
SIGNAL Net_946 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_1582 : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_8613 : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:nc4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:nc6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:nc7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_HB25_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Left_HB25_PWM:Net_101\ : bit;
SIGNAL \Left_HB25_PWM:Net_96\ : bit;
SIGNAL Net_7929 : bit;
SIGNAL Net_7930 : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_7931 : bit;
SIGNAL \Left_HB25_PWM:Net_55\ : bit;
SIGNAL Net_7928 : bit;
SIGNAL \Left_HB25_PWM:Net_113\ : bit;
SIGNAL \Left_HB25_PWM:Net_107\ : bit;
SIGNAL \Left_HB25_PWM:Net_114\ : bit;
SIGNAL Net_8580 : bit;
SIGNAL tmpOE__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpFB_0__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL Net_41 : bit;
TERMINAL tmpSIOVREF__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpOE__Right_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpFB_0__Right_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpIO_0__Right_HB25_Enable_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Right_HB25_Enable_Pin_net_0 : bit;
TERMINAL Net_42 : bit;
SIGNAL tmpINTERRUPT_0__Right_HB25_Enable_Pin_net_0 : bit;
TERMINAL Net_46 : bit;
TERMINAL Net_165 : bit;
TERMINAL Net_168 : bit;
TERMINAL Net_166 : bit;
TERMINAL Net_48 : bit;
TERMINAL Net_167 : bit;
TERMINAL Net_49 : bit;
SIGNAL Net_39 : bit;
SIGNAL tmpOE__bufoe_2_net_0 : bit;
SIGNAL Net_51 : bit;
SIGNAL Net_50 : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_52 : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:nc4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:nc6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:nc7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_HB25_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_HB25_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Right_HB25_PWM:Net_101\ : bit;
SIGNAL \Right_HB25_PWM:Net_96\ : bit;
SIGNAL Net_7940 : bit;
SIGNAL Net_7941 : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_7942 : bit;
SIGNAL \Right_HB25_PWM:Net_55\ : bit;
SIGNAL Net_7939 : bit;
SIGNAL \Right_HB25_PWM:Net_113\ : bit;
SIGNAL \Right_HB25_PWM:Net_107\ : bit;
SIGNAL \Right_HB25_PWM:Net_114\ : bit;
SIGNAL tmpOE__Left_Encoder_A_net_0 : bit;
SIGNAL Net_3173 : bit;
SIGNAL tmpIO_0__Left_Encoder_A_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Encoder_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Encoder_A_net_0 : bit;
SIGNAL tmpOE__Left_Encoder_B_net_0 : bit;
SIGNAL Net_3174 : bit;
SIGNAL tmpIO_0__Left_Encoder_B_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Encoder_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Encoder_B_net_0 : bit;
SIGNAL Net_8520 : bit;
SIGNAL \Left_QuadDec:Net_1129\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_43\ : bit;
SIGNAL \Left_QuadDec:Net_1275\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_49\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_82\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_89\ : bit;
SIGNAL \Left_QuadDec:Net_1251\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_95\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_91\ : bit;
SIGNAL \Left_QuadDec:Cnt16:Net_102\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Left_QuadDec:Net_1260\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Left_QuadDec:Net_1264\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Left_QuadDec:Net_1203\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_QuadDec:Net_1290\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:sync_clock\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:A_j\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:A_k\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_filt\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:B_j\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:B_k\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:index_filt\ : bit;
SIGNAL \Left_QuadDec:Net_1232\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_2\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:error\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_3\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_1\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_0\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_0\ : bit;
SIGNAL \Left_QuadDec:Net_530\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_1\ : bit;
SIGNAL \Left_QuadDec:Net_611\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_2\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_3\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_4\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_5\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:status_6\ : bit;
SIGNAL \Left_QuadDec:Net_1151\ : bit;
SIGNAL \Left_QuadDec:Net_1248\ : bit;
SIGNAL \Left_QuadDec:Net_1229\ : bit;
SIGNAL \Left_QuadDec:Net_1272\ : bit;
SIGNAL \Left_QuadDec:Net_1287\ : bit;
SIGNAL tmpOE__Right_Encoder_A_net_0 : bit;
SIGNAL Net_95 : bit;
SIGNAL tmpIO_0__Right_Encoder_A_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Encoder_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Encoder_A_net_0 : bit;
SIGNAL tmpOE__Right_Encoder_B_net_0 : bit;
SIGNAL Net_96 : bit;
SIGNAL tmpIO_0__Right_Encoder_B_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Encoder_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Encoder_B_net_0 : bit;
SIGNAL Net_8522 : bit;
SIGNAL \Right_QuadDec:Net_1129\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_43\ : bit;
SIGNAL \Right_QuadDec:Net_1275\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_49\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_82\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_89\ : bit;
SIGNAL \Right_QuadDec:Net_1251\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_95\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_91\ : bit;
SIGNAL \Right_QuadDec:Cnt16:Net_102\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Right_QuadDec:Net_1260\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Right_QuadDec:Net_1264\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Right_QuadDec:Net_1203\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_QuadDec:Net_1290\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:sync_clock\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:A_j\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:A_k\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_filt\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:B_j\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:B_k\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:index_filt\ : bit;
SIGNAL \Right_QuadDec:Net_1232\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_2\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:error\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_3\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_1\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_0\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_0\ : bit;
SIGNAL \Right_QuadDec:Net_530\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_1\ : bit;
SIGNAL \Right_QuadDec:Net_611\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_2\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_3\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_4\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_5\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:status_6\ : bit;
SIGNAL \Right_QuadDec:Net_1151\ : bit;
SIGNAL \Right_QuadDec:Net_1248\ : bit;
SIGNAL \Right_QuadDec:Net_1229\ : bit;
SIGNAL \Right_QuadDec:Net_1272\ : bit;
SIGNAL \Right_QuadDec:Net_1287\ : bit;
SIGNAL \EZI2C_Slave:Net_128\ : bit;
SIGNAL \EZI2C_Slave:Net_175\ : bit;
SIGNAL \EZI2C_Slave:Net_181\ : bit;
SIGNAL \EZI2C_Slave:Net_174\ : bit;
SIGNAL \EZI2C_Slave:Net_173\ : bit;
SIGNAL \EZI2C_Slave:Net_172\ : bit;
SIGNAL \EZI2C_Slave:tmpOE__cy_bufoe_1_net_0\ : bit;
SIGNAL Net_6268 : bit;
SIGNAL \EZI2C_Slave:Net_190\ : bit;
SIGNAL \EZI2C_Slave:tmpOE__cy_bufoe_2_net_0\ : bit;
SIGNAL Net_6336 : bit;
SIGNAL \EZI2C_Slave:Net_145\ : bit;
SIGNAL tmpOE__I2C_SDA_net_0 : bit;
SIGNAL tmpFB_0__I2C_SDA_net_0 : bit;
TERMINAL tmpSIOVREF__I2C_SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2C_SDA_net_0 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_7964_2 : bit;
SIGNAL Net_7964_1 : bit;
SIGNAL Net_7964_0 : bit;
SIGNAL Net_8115 : bit;
SIGNAL Net_8116 : bit;
SIGNAL Net_8117 : bit;
SIGNAL Net_8118 : bit;
SIGNAL Net_8119 : bit;
SIGNAL Net_8120 : bit;
SIGNAL Net_8121 : bit;
SIGNAL Net_8122 : bit;
SIGNAL Net_8089 : bit;
ATTRIBUTE soft of Net_8089:SIGNAL IS '1';
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL Net_7990_2 : bit;
SIGNAL Net_7990_1 : bit;
SIGNAL Net_7990_0 : bit;
SIGNAL Net_8029 : bit;
SIGNAL Net_8028 : bit;
SIGNAL Net_8027 : bit;
SIGNAL Net_8026 : bit;
SIGNAL Net_8025 : bit;
SIGNAL Net_8024 : bit;
SIGNAL Net_8023 : bit;
SIGNAL Net_8022 : bit;
SIGNAL Net_8007 : bit;
ATTRIBUTE soft of Net_8007:SIGNAL IS '1';
SIGNAL tmpOE__I2C_SCL_net_0 : bit;
SIGNAL tmpFB_0__I2C_SCL_net_0 : bit;
TERMINAL tmpSIOVREF__I2C_SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2C_SCL_net_0 : bit;
SIGNAL tmpOE__Mainloop_Pin_net_0 : bit;
SIGNAL tmpFB_0__Mainloop_Pin_net_0 : bit;
SIGNAL tmpIO_0__Mainloop_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Mainloop_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Mainloop_Pin_net_0 : bit;
SIGNAL tmpOE__Front_Echo_Pin_0_net_0 : bit;
SIGNAL tmpIO_0__Front_Echo_Pin_0_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_Pin_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_Pin_0_net_0 : bit;
SIGNAL Net_7952 : bit;
SIGNAL Net_7954 : bit;
SIGNAL tmpOE__Front_Trigger_0_net_0 : bit;
SIGNAL Net_8147 : bit;
SIGNAL tmpFB_0__Front_Trigger_0_net_0 : bit;
SIGNAL tmpIO_0__Front_Trigger_0_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_0_net_0 : bit;
SIGNAL \demux_3:tmp__demux_3_0_reg\ : bit;
SIGNAL Net_7963 : bit;
SIGNAL \demux_3:tmp__demux_3_1_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_2_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_3_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_4_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_5_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_6_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_7_reg\ : bit;
SIGNAL Net_8131 : bit;
SIGNAL Net_8130 : bit;
SIGNAL Net_8129 : bit;
SIGNAL Net_8128 : bit;
SIGNAL Net_8127 : bit;
SIGNAL Net_8126 : bit;
SIGNAL Net_8125 : bit;
SIGNAL \Front_Trigger_Reg:clk\ : bit;
SIGNAL \Front_Trigger_Reg:rst\ : bit;
SIGNAL \Front_Trigger_Reg:control_out_0\ : bit;
SIGNAL Net_8113 : bit;
SIGNAL \Front_Trigger_Reg:control_out_1\ : bit;
SIGNAL Net_8139 : bit;
SIGNAL \Front_Trigger_Reg:control_out_2\ : bit;
SIGNAL Net_8140 : bit;
SIGNAL \Front_Trigger_Reg:control_out_3\ : bit;
SIGNAL Net_8141 : bit;
SIGNAL \Front_Trigger_Reg:control_out_4\ : bit;
SIGNAL Net_8142 : bit;
SIGNAL \Front_Trigger_Reg:control_out_5\ : bit;
SIGNAL Net_8143 : bit;
SIGNAL \Front_Trigger_Reg:control_out_6\ : bit;
SIGNAL Net_8144 : bit;
SIGNAL \Front_Trigger_Reg:control_out_7\ : bit;
SIGNAL \Front_Trigger_Reg:control_7\ : bit;
SIGNAL \Front_Trigger_Reg:control_6\ : bit;
SIGNAL \Front_Trigger_Reg:control_5\ : bit;
SIGNAL \Front_Trigger_Reg:control_4\ : bit;
SIGNAL \Front_Trigger_Reg:control_3\ : bit;
SIGNAL \Front_Trigger_Reg:control_2\ : bit;
SIGNAL \Front_Trigger_Reg:control_1\ : bit;
SIGNAL \Front_Trigger_Reg:control_0\ : bit;
SIGNAL \Front_Trigger_Select_Reg:clk\ : bit;
SIGNAL \Front_Trigger_Select_Reg:rst\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_out_0\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_out_1\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_out_2\ : bit;
SIGNAL Net_8132 : bit;
SIGNAL \Front_Trigger_Select_Reg:control_out_3\ : bit;
SIGNAL Net_8133 : bit;
SIGNAL \Front_Trigger_Select_Reg:control_out_4\ : bit;
SIGNAL Net_8134 : bit;
SIGNAL \Front_Trigger_Select_Reg:control_out_5\ : bit;
SIGNAL Net_8135 : bit;
SIGNAL \Front_Trigger_Select_Reg:control_out_6\ : bit;
SIGNAL Net_8136 : bit;
SIGNAL \Front_Trigger_Select_Reg:control_out_7\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_7\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_6\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_5\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_4\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_3\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_2\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_1\ : bit;
SIGNAL \Front_Trigger_Select_Reg:control_0\ : bit;
SIGNAL tmpOE__Front_Trigger_1_net_0 : bit;
SIGNAL tmpFB_0__Front_Trigger_1_net_0 : bit;
SIGNAL tmpIO_0__Front_Trigger_1_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_1_net_0 : bit;
SIGNAL tmpOE__Front_Trigger_2_net_0 : bit;
SIGNAL tmpFB_0__Front_Trigger_2_net_0 : bit;
SIGNAL tmpIO_0__Front_Trigger_2_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_2_net_0 : bit;
SIGNAL tmpOE__Front_Trigger_3_net_0 : bit;
SIGNAL tmpFB_0__Front_Trigger_3_net_0 : bit;
SIGNAL tmpIO_0__Front_Trigger_3_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_3_net_0 : bit;
SIGNAL tmpOE__Front_Trigger_4_net_0 : bit;
SIGNAL tmpFB_0__Front_Trigger_4_net_0 : bit;
SIGNAL tmpIO_0__Front_Trigger_4_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_4_net_0 : bit;
SIGNAL tmpOE__Front_Trigger_5_net_0 : bit;
SIGNAL tmpFB_0__Front_Trigger_5_net_0 : bit;
SIGNAL tmpIO_0__Front_Trigger_5_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_5_net_0 : bit;
SIGNAL tmpOE__Front_Trigger_6_net_0 : bit;
SIGNAL tmpFB_0__Front_Trigger_6_net_0 : bit;
SIGNAL tmpIO_0__Front_Trigger_6_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_6_net_0 : bit;
SIGNAL tmpOE__Front_Trigger_7_net_0 : bit;
SIGNAL tmpFB_0__Front_Trigger_7_net_0 : bit;
SIGNAL tmpIO_0__Front_Trigger_7_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Trigger_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Trigger_7_net_0 : bit;
SIGNAL tmpOE__Rear_Trigger_0_net_0 : bit;
SIGNAL Net_7981 : bit;
SIGNAL tmpFB_0__Rear_Trigger_0_net_0 : bit;
SIGNAL tmpIO_0__Rear_Trigger_0_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Trigger_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Trigger_0_net_0 : bit;
SIGNAL \demux_4:tmp__demux_4_0_reg\ : bit;
SIGNAL Net_7989 : bit;
SIGNAL \demux_4:tmp__demux_4_1_reg\ : bit;
SIGNAL \demux_4:tmp__demux_4_2_reg\ : bit;
SIGNAL \demux_4:tmp__demux_4_3_reg\ : bit;
SIGNAL \demux_4:tmp__demux_4_4_reg\ : bit;
SIGNAL \demux_4:tmp__demux_4_5_reg\ : bit;
SIGNAL \demux_4:tmp__demux_4_6_reg\ : bit;
SIGNAL \demux_4:tmp__demux_4_7_reg\ : bit;
SIGNAL Net_7982 : bit;
SIGNAL Net_7983 : bit;
SIGNAL Net_7984 : bit;
SIGNAL Net_7985 : bit;
SIGNAL Net_7986 : bit;
SIGNAL Net_7987 : bit;
SIGNAL Net_7988 : bit;
SIGNAL \Rear_Trigger_Reg:clk\ : bit;
SIGNAL \Rear_Trigger_Reg:rst\ : bit;
SIGNAL \Rear_Trigger_Reg:control_out_0\ : bit;
SIGNAL Net_8114 : bit;
SIGNAL \Rear_Trigger_Reg:control_out_1\ : bit;
SIGNAL Net_8061 : bit;
SIGNAL \Rear_Trigger_Reg:control_out_2\ : bit;
SIGNAL Net_8062 : bit;
SIGNAL \Rear_Trigger_Reg:control_out_3\ : bit;
SIGNAL Net_8063 : bit;
SIGNAL \Rear_Trigger_Reg:control_out_4\ : bit;
SIGNAL Net_8064 : bit;
SIGNAL \Rear_Trigger_Reg:control_out_5\ : bit;
SIGNAL Net_8065 : bit;
SIGNAL \Rear_Trigger_Reg:control_out_6\ : bit;
SIGNAL Net_8066 : bit;
SIGNAL \Rear_Trigger_Reg:control_out_7\ : bit;
SIGNAL \Rear_Trigger_Reg:control_7\ : bit;
SIGNAL \Rear_Trigger_Reg:control_6\ : bit;
SIGNAL \Rear_Trigger_Reg:control_5\ : bit;
SIGNAL \Rear_Trigger_Reg:control_4\ : bit;
SIGNAL \Rear_Trigger_Reg:control_3\ : bit;
SIGNAL \Rear_Trigger_Reg:control_2\ : bit;
SIGNAL \Rear_Trigger_Reg:control_1\ : bit;
SIGNAL \Rear_Trigger_Reg:control_0\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:clk\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:rst\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_out_0\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_out_1\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_out_2\ : bit;
SIGNAL Net_8069 : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_out_3\ : bit;
SIGNAL Net_8070 : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_out_4\ : bit;
SIGNAL Net_8071 : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_out_5\ : bit;
SIGNAL Net_8072 : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_out_6\ : bit;
SIGNAL Net_8073 : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_out_7\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_7\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_6\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_5\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_4\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_3\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_2\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_1\ : bit;
SIGNAL \Rear_Trigger_Select_Reg:control_0\ : bit;
SIGNAL tmpOE__Rear_Trigger_1_net_0 : bit;
SIGNAL tmpFB_0__Rear_Trigger_1_net_0 : bit;
SIGNAL tmpIO_0__Rear_Trigger_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Trigger_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Trigger_1_net_0 : bit;
SIGNAL tmpOE__Rear_Trigger_2_net_0 : bit;
SIGNAL tmpFB_0__Rear_Trigger_2_net_0 : bit;
SIGNAL tmpIO_0__Rear_Trigger_2_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Trigger_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Trigger_2_net_0 : bit;
SIGNAL tmpOE__Rear_Trigger_3_net_0 : bit;
SIGNAL tmpFB_0__Rear_Trigger_3_net_0 : bit;
SIGNAL tmpIO_0__Rear_Trigger_3_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Trigger_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Trigger_3_net_0 : bit;
SIGNAL tmpOE__Rear_Trigger_4_net_0 : bit;
SIGNAL tmpFB_0__Rear_Trigger_4_net_0 : bit;
SIGNAL tmpIO_0__Rear_Trigger_4_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Trigger_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Trigger_4_net_0 : bit;
SIGNAL tmpOE__Rear_Trigger_5_net_0 : bit;
SIGNAL tmpFB_0__Rear_Trigger_5_net_0 : bit;
SIGNAL tmpIO_0__Rear_Trigger_5_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Trigger_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Trigger_5_net_0 : bit;
SIGNAL tmpOE__Rear_Trigger_6_net_0 : bit;
SIGNAL tmpFB_0__Rear_Trigger_6_net_0 : bit;
SIGNAL tmpIO_0__Rear_Trigger_6_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Trigger_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Trigger_6_net_0 : bit;
SIGNAL tmpOE__Rear_Trigger_7_net_0 : bit;
SIGNAL tmpFB_0__Rear_Trigger_7_net_0 : bit;
SIGNAL tmpIO_0__Rear_Trigger_7_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Trigger_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Trigger_7_net_0 : bit;
SIGNAL tmpOE__Rear_Echo_Pin_0_net_0 : bit;
SIGNAL tmpIO_0__Rear_Echo_Pin_0_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Echo_Pin_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Echo_Pin_0_net_0 : bit;
SIGNAL Net_8008 : bit;
SIGNAL \Rear_Echo_Timer:Net_260\ : bit;
SIGNAL \Rear_Echo_Timer:Net_55\ : bit;
SIGNAL Net_8155 : bit;
SIGNAL \Rear_Echo_Timer:Net_53\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:control_7\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:control_6\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:control_5\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:control_4\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:control_3\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:control_2\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:control_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:control_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_8154 : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL add_vv_vv_MODGEN_4_1 : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_4_0 : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:lte\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:lte\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trig_disable\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trig_last\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trig_rise_detected\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trigger_polarized\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:status_6\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:status_5\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:status_4\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:status_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:status_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:status_2\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:status_3\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:zeros_2\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:nc0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:nc3\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:nc4\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Rear_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Rear_Echo_Timer:Net_102\ : bit;
SIGNAL \Rear_Echo_Timer:Net_266\ : bit;
SIGNAL \Front_Echo_Timer:Net_260\ : bit;
SIGNAL \Front_Echo_Timer:Net_55\ : bit;
SIGNAL Net_8150 : bit;
SIGNAL \Front_Echo_Timer:Net_53\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:control_7\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:control_6\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:control_5\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:control_4\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:control_3\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:control_2\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:control_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:control_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_8149 : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trig_disable\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trig_last\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trig_rise_detected\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trigger_polarized\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:status_6\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:status_5\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:status_4\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:status_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:status_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:status_2\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:status_3\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:zeros_2\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:nc0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:nc3\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:nc4\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Front_Echo_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Front_Echo_Timer:Net_102\ : bit;
SIGNAL \Front_Echo_Timer:Net_266\ : bit;
SIGNAL tmpOE__Front_Echo_Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Front_Echo_Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_Pin_1_net_0 : bit;
SIGNAL tmpOE__Front_Echo_Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Front_Echo_Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_Pin_2_net_0 : bit;
SIGNAL tmpOE__Front_Echo_Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Front_Echo_Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_Pin_3_net_0 : bit;
SIGNAL tmpOE__Front_Echo_Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Front_Echo_Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_Pin_4_net_0 : bit;
SIGNAL tmpOE__Front_Echo_Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Front_Echo_Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_Pin_5_net_0 : bit;
SIGNAL tmpOE__Front_Echo_Pin_6_net_0 : bit;
SIGNAL tmpIO_0__Front_Echo_Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_Pin_6_net_0 : bit;
SIGNAL tmpOE__Front_Echo_Pin_7_net_0 : bit;
SIGNAL tmpIO_0__Front_Echo_Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Front_Echo_Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_Echo_Pin_7_net_0 : bit;
SIGNAL tmpOE__Rear_Echo_Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Rear_Echo_Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Echo_Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Echo_Pin_1_net_0 : bit;
SIGNAL tmpOE__Rear_Echo_Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Rear_Echo_Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Echo_Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Echo_Pin_2_net_0 : bit;
SIGNAL tmpOE__Rear_Echo_Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Rear_Echo_Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Echo_Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Echo_Pin_3_net_0 : bit;
SIGNAL tmpOE__Rear_Echo_Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Rear_Echo_Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Echo_Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Echo_Pin_4_net_0 : bit;
SIGNAL tmpOE__Rear_Echo_Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Rear_Echo_Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Echo_Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Echo_Pin_5_net_0 : bit;
SIGNAL tmpOE__Rear_Echo_Pin_6_net_0 : bit;
SIGNAL tmpIO_0__Rear_Echo_Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Echo_Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Echo_Pin_6_net_0 : bit;
SIGNAL tmpOE__Rear_Echo_Pin_7_net_0 : bit;
SIGNAL tmpIO_0__Rear_Echo_Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_Echo_Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_Echo_Pin_7_net_0 : bit;
TERMINAL \Front_ADC_SAR:Net_248\ : bit;
TERMINAL \Front_ADC_SAR:Net_233\ : bit;
SIGNAL Net_8525 : bit;
SIGNAL \Front_ADC_SAR:vp_ctl_0\ : bit;
SIGNAL \Front_ADC_SAR:vp_ctl_2\ : bit;
SIGNAL \Front_ADC_SAR:vn_ctl_1\ : bit;
SIGNAL \Front_ADC_SAR:vn_ctl_3\ : bit;
SIGNAL \Front_ADC_SAR:vp_ctl_1\ : bit;
SIGNAL \Front_ADC_SAR:vp_ctl_3\ : bit;
SIGNAL \Front_ADC_SAR:vn_ctl_0\ : bit;
SIGNAL \Front_ADC_SAR:vn_ctl_2\ : bit;
SIGNAL \Front_ADC_SAR:Net_376\ : bit;
SIGNAL \Front_ADC_SAR:Net_188\ : bit;
SIGNAL \Front_ADC_SAR:Net_221\ : bit;
TERMINAL Net_4398 : bit;
TERMINAL \Front_ADC_SAR:Net_126\ : bit;
TERMINAL \Front_ADC_SAR:Net_215\ : bit;
TERMINAL \Front_ADC_SAR:Net_257\ : bit;
SIGNAL \Front_ADC_SAR:soc\ : bit;
SIGNAL \Front_ADC_SAR:Net_252\ : bit;
SIGNAL Net_7792 : bit;
SIGNAL \Front_ADC_SAR:Net_207_11\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_10\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_9\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_8\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_7\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_6\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_5\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_4\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_3\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_2\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_1\ : bit;
SIGNAL \Front_ADC_SAR:Net_207_0\ : bit;
TERMINAL \Front_ADC_SAR:Net_209\ : bit;
TERMINAL \Front_ADC_SAR:Net_149\ : bit;
TERMINAL \Front_ADC_SAR:Net_255\ : bit;
TERMINAL \Front_ADC_SAR:Net_368\ : bit;
SIGNAL \Front_ADC_SAR:Net_381\ : bit;
TERMINAL Net_8535 : bit;
TERMINAL Net_8534 : bit;
TERMINAL Net_8533 : bit;
TERMINAL Net_8532 : bit;
TERMINAL Net_8531 : bit;
TERMINAL Net_8530 : bit;
TERMINAL Net_8529 : bit;
TERMINAL Net_8528 : bit;
SIGNAL tmpOE__Infrared_Pin_0_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_0_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_0_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_0_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_1_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_2_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_3_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_4_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_5_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_5_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_6_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_6_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_6_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_7_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_7_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_7_net_0 : bit;
TERMINAL \Rear_ADC_SAR:Net_248\ : bit;
TERMINAL \Rear_ADC_SAR:Net_233\ : bit;
SIGNAL Net_8538 : bit;
SIGNAL \Rear_ADC_SAR:vp_ctl_0\ : bit;
SIGNAL \Rear_ADC_SAR:vp_ctl_2\ : bit;
SIGNAL \Rear_ADC_SAR:vn_ctl_1\ : bit;
SIGNAL \Rear_ADC_SAR:vn_ctl_3\ : bit;
SIGNAL \Rear_ADC_SAR:vp_ctl_1\ : bit;
SIGNAL \Rear_ADC_SAR:vp_ctl_3\ : bit;
SIGNAL \Rear_ADC_SAR:vn_ctl_0\ : bit;
SIGNAL \Rear_ADC_SAR:vn_ctl_2\ : bit;
SIGNAL \Rear_ADC_SAR:Net_376\ : bit;
SIGNAL \Rear_ADC_SAR:Net_188\ : bit;
SIGNAL \Rear_ADC_SAR:Net_221\ : bit;
TERMINAL Net_5169 : bit;
TERMINAL \Rear_ADC_SAR:Net_126\ : bit;
TERMINAL \Rear_ADC_SAR:Net_215\ : bit;
TERMINAL \Rear_ADC_SAR:Net_257\ : bit;
SIGNAL \Rear_ADC_SAR:soc\ : bit;
SIGNAL \Rear_ADC_SAR:Net_252\ : bit;
SIGNAL Net_7860 : bit;
SIGNAL \Rear_ADC_SAR:Net_207_11\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_10\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_9\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_8\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_7\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_6\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_5\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_4\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_3\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_2\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_1\ : bit;
SIGNAL \Rear_ADC_SAR:Net_207_0\ : bit;
TERMINAL \Rear_ADC_SAR:Net_209\ : bit;
TERMINAL \Rear_ADC_SAR:Net_149\ : bit;
TERMINAL \Rear_ADC_SAR:Net_255\ : bit;
TERMINAL \Rear_ADC_SAR:Net_368\ : bit;
SIGNAL \Rear_ADC_SAR:Net_381\ : bit;
TERMINAL Net_8548 : bit;
TERMINAL Net_8547 : bit;
TERMINAL Net_8546 : bit;
TERMINAL Net_8545 : bit;
TERMINAL Net_8544 : bit;
TERMINAL Net_8543 : bit;
TERMINAL Net_8542 : bit;
TERMINAL Net_8541 : bit;
SIGNAL tmpOE__Infrared_Pin_8_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_8_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_8_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_8_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_9_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_9_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_9_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_9_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_10_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_10_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_10_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_10_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_11_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_11_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_11_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_11_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_12_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_12_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_12_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_12_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_13_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_13_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_13_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_13_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_14_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_14_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_14_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_14_net_0 : bit;
SIGNAL tmpOE__Infrared_Pin_15_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Pin_15_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Pin_15_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Pin_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Pin_15_net_0 : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_8551 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
TERMINAL Net_8822 : bit;
TERMINAL Net_8824 : bit;
SIGNAL \Front_CliffDetect:clock\ : bit;
SIGNAL \Front_CliffDetect:Net_1\ : bit;
SIGNAL Net_8834 : bit;
SIGNAL \Front_CliffDetect:Net_9\ : bit;
TERMINAL Net_8837 : bit;
TERMINAL Net_8836 : bit;
SIGNAL tmpOE__Front_LeftCliffDetect_net_0 : bit;
SIGNAL tmpFB_0__Front_LeftCliffDetect_net_0 : bit;
SIGNAL tmpIO_0__Front_LeftCliffDetect_net_0 : bit;
TERMINAL tmpSIOVREF__Front_LeftCliffDetect_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_LeftCliffDetect_net_0 : bit;
SIGNAL tmpOE__Front_RightCliffDetect_net_0 : bit;
SIGNAL tmpFB_0__Front_RightCliffDetect_net_0 : bit;
SIGNAL tmpIO_0__Front_RightCliffDetect_net_0 : bit;
TERMINAL tmpSIOVREF__Front_RightCliffDetect_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Front_RightCliffDetect_net_0 : bit;
TERMINAL Net_8838 : bit;
TERMINAL Net_8840 : bit;
SIGNAL \Rear_CliffDetect:clock\ : bit;
SIGNAL \Rear_CliffDetect:Net_1\ : bit;
SIGNAL Net_8839 : bit;
SIGNAL \Rear_CliffDetect:Net_9\ : bit;
TERMINAL Net_8843 : bit;
TERMINAL Net_8842 : bit;
SIGNAL tmpOE__Rear_LeftCliffDetect_net_0 : bit;
SIGNAL tmpFB_0__Rear_LeftCliffDetect_net_0 : bit;
SIGNAL tmpIO_0__Rear_LeftCliffDetect_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_LeftCliffDetect_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_LeftCliffDetect_net_0 : bit;
SIGNAL tmpOE__Rear_RightCliffDetect_net_0 : bit;
SIGNAL tmpFB_0__Rear_RightCliffDetect_net_0 : bit;
SIGNAL tmpIO_0__Rear_RightCliffDetect_net_0 : bit;
TERMINAL tmpSIOVREF__Rear_RightCliffDetect_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rear_RightCliffDetect_net_0 : bit;
SIGNAL cydff_1D : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Left_HB25_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL cydff_2D : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Right_HB25_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Left_QuadDec:Net_1251\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Left_QuadDec:Net_1203\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_2\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_3\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_1\\D\ : bit;
SIGNAL \Left_QuadDec:bQuadDec:state_0\\D\ : bit;
SIGNAL \Right_QuadDec:Net_1251\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Right_QuadDec:Net_1203\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_2\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_3\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_1\\D\ : bit;
SIGNAL \Right_QuadDec:bQuadDec:state_0\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trig_last\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \Rear_Echo_Timer:TimerUDB:trig_fall_detected\\D\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trig_last\\D\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \Front_Echo_Timer:TimerUDB:trig_fall_detected\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Left_HB25_PWM_Pin_net_0 <=  ('1') ;

\Left_HB25_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Left_HB25_PWM:PWMUDB:tc_i\);

\Left_HB25_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Left_HB25_PWM:PWMUDB:dith_count_1\ and \Left_HB25_PWM:PWMUDB:tc_i\ and \Left_HB25_PWM:PWMUDB:dith_count_0\)
	OR (not \Left_HB25_PWM:PWMUDB:dith_count_0\ and \Left_HB25_PWM:PWMUDB:dith_count_1\)
	OR (not \Left_HB25_PWM:PWMUDB:tc_i\ and \Left_HB25_PWM:PWMUDB:dith_count_1\));

\Left_HB25_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Left_HB25_PWM:PWMUDB:dith_count_0\ and \Left_HB25_PWM:PWMUDB:tc_i\)
	OR (not \Left_HB25_PWM:PWMUDB:tc_i\ and \Left_HB25_PWM:PWMUDB:dith_count_0\));

\Left_HB25_PWM:PWMUDB:tc_i_reg\\D\ <= ((\Left_HB25_PWM:PWMUDB:runmode_enable\ and \Left_HB25_PWM:PWMUDB:tc_i\));

\Left_HB25_PWM:PWMUDB:pwm_i\ <= ((\Left_HB25_PWM:PWMUDB:runmode_enable\ and \Left_HB25_PWM:PWMUDB:cmp1_less\)
	OR (\Left_HB25_PWM:PWMUDB:runmode_enable\ and \Left_HB25_PWM:PWMUDB:cmp1_eq\));

\Right_HB25_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Right_HB25_PWM:PWMUDB:tc_i\);

\Right_HB25_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Right_HB25_PWM:PWMUDB:dith_count_1\ and \Right_HB25_PWM:PWMUDB:tc_i\ and \Right_HB25_PWM:PWMUDB:dith_count_0\)
	OR (not \Right_HB25_PWM:PWMUDB:dith_count_0\ and \Right_HB25_PWM:PWMUDB:dith_count_1\)
	OR (not \Right_HB25_PWM:PWMUDB:tc_i\ and \Right_HB25_PWM:PWMUDB:dith_count_1\));

\Right_HB25_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Right_HB25_PWM:PWMUDB:dith_count_0\ and \Right_HB25_PWM:PWMUDB:tc_i\)
	OR (not \Right_HB25_PWM:PWMUDB:tc_i\ and \Right_HB25_PWM:PWMUDB:dith_count_0\));

\Right_HB25_PWM:PWMUDB:tc_i_reg\\D\ <= ((\Right_HB25_PWM:PWMUDB:runmode_enable\ and \Right_HB25_PWM:PWMUDB:tc_i\));

\Right_HB25_PWM:PWMUDB:pwm_i\ <= ((\Right_HB25_PWM:PWMUDB:runmode_enable\ and \Right_HB25_PWM:PWMUDB:cmp1_less\)
	OR (\Right_HB25_PWM:PWMUDB:runmode_enable\ and \Right_HB25_PWM:PWMUDB:cmp1_eq\));

\Left_QuadDec:Cnt16:CounterUDB:reload\ <= (\Left_QuadDec:Cnt16:CounterUDB:overflow\
	OR \Left_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Left_QuadDec:Net_1260\);

\Left_QuadDec:Cnt16:CounterUDB:status_0\ <= ((not \Left_QuadDec:Cnt16:CounterUDB:prevCompare\ and \Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\));

\Left_QuadDec:Cnt16:CounterUDB:status_2\ <= ((not \Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ and \Left_QuadDec:Cnt16:CounterUDB:overflow\));

\Left_QuadDec:Cnt16:CounterUDB:status_3\ <= ((not \Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ and \Left_QuadDec:Cnt16:CounterUDB:status_1\));

\Left_QuadDec:Cnt16:CounterUDB:count_enable\ <= ((not \Left_QuadDec:Cnt16:CounterUDB:count_stored_i\ and \Left_QuadDec:Cnt16:CounterUDB:control_7\ and \Left_QuadDec:Net_1203\));

\Left_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\Left_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Left_QuadDec:Cnt16:CounterUDB:overflow\);

\Left_QuadDec:bQuadDec:quad_A_filt\\D\ <= ((\Left_QuadDec:bQuadDec:quad_A_delayed_0\ and \Left_QuadDec:bQuadDec:quad_A_delayed_1\ and \Left_QuadDec:bQuadDec:quad_A_delayed_2\)
	OR (\Left_QuadDec:bQuadDec:quad_A_delayed_2\ and \Left_QuadDec:bQuadDec:quad_A_filt\)
	OR (\Left_QuadDec:bQuadDec:quad_A_delayed_1\ and \Left_QuadDec:bQuadDec:quad_A_filt\)
	OR (\Left_QuadDec:bQuadDec:quad_A_delayed_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\));

\Left_QuadDec:bQuadDec:quad_B_filt\\D\ <= ((\Left_QuadDec:bQuadDec:quad_B_delayed_0\ and \Left_QuadDec:bQuadDec:quad_B_delayed_1\ and \Left_QuadDec:bQuadDec:quad_B_delayed_2\)
	OR (\Left_QuadDec:bQuadDec:quad_B_delayed_2\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (\Left_QuadDec:bQuadDec:quad_B_delayed_1\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (\Left_QuadDec:bQuadDec:quad_B_delayed_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\));

\Left_QuadDec:bQuadDec:state_3\\D\ <= ((not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\));

\Left_QuadDec:bQuadDec:state_2\\D\ <= ((\Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (\Left_QuadDec:Net_1260\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (\Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (\Left_QuadDec:Net_1260\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (\Left_QuadDec:Net_1260\ and \Left_QuadDec:bQuadDec:error\));

\Left_QuadDec:bQuadDec:state_1\\D\ <= ((not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:error\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_1\));

\Left_QuadDec:bQuadDec:state_0\\D\ <= ((not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:error\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_0\));

\Left_QuadDec:Net_1251\\D\ <= ((not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:error\)
	OR (not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1251\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1251\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:Net_1251\ and \Left_QuadDec:bQuadDec:quad_B_filt\));

\Left_QuadDec:Net_1203\\D\ <= ((not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:Net_1203\ and \Left_QuadDec:bQuadDec:error\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_1\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:Net_1260\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and \Left_QuadDec:bQuadDec:quad_A_filt\ and \Left_QuadDec:bQuadDec:quad_B_filt\ and \Left_QuadDec:bQuadDec:state_0\)
	OR (not \Left_QuadDec:bQuadDec:quad_B_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_A_filt\)
	OR (not \Left_QuadDec:bQuadDec:quad_A_filt\ and not \Left_QuadDec:bQuadDec:error\ and not \Left_QuadDec:bQuadDec:state_1\ and not \Left_QuadDec:bQuadDec:state_0\ and \Left_QuadDec:bQuadDec:quad_B_filt\));

\Left_QuadDec:Net_530\ <= ((not \Left_QuadDec:Net_1264\ and \Left_QuadDec:Net_1275\ and \Left_QuadDec:Net_1251\));

\Left_QuadDec:Net_611\ <= ((not \Left_QuadDec:Net_1251\ and not \Left_QuadDec:Net_1264\ and \Left_QuadDec:Net_1275\));

\Right_QuadDec:Cnt16:CounterUDB:reload\ <= (\Right_QuadDec:Cnt16:CounterUDB:overflow\
	OR \Right_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Right_QuadDec:Net_1260\);

\Right_QuadDec:Cnt16:CounterUDB:status_0\ <= ((not \Right_QuadDec:Cnt16:CounterUDB:prevCompare\ and \Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\));

\Right_QuadDec:Cnt16:CounterUDB:status_2\ <= ((not \Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ and \Right_QuadDec:Cnt16:CounterUDB:overflow\));

\Right_QuadDec:Cnt16:CounterUDB:status_3\ <= ((not \Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ and \Right_QuadDec:Cnt16:CounterUDB:status_1\));

\Right_QuadDec:Cnt16:CounterUDB:count_enable\ <= ((not \Right_QuadDec:Cnt16:CounterUDB:count_stored_i\ and \Right_QuadDec:Cnt16:CounterUDB:control_7\ and \Right_QuadDec:Net_1203\));

\Right_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\Right_QuadDec:Cnt16:CounterUDB:status_1\
	OR \Right_QuadDec:Cnt16:CounterUDB:overflow\);

\Right_QuadDec:bQuadDec:quad_A_filt\\D\ <= ((\Right_QuadDec:bQuadDec:quad_A_delayed_0\ and \Right_QuadDec:bQuadDec:quad_A_delayed_1\ and \Right_QuadDec:bQuadDec:quad_A_delayed_2\)
	OR (\Right_QuadDec:bQuadDec:quad_A_delayed_2\ and \Right_QuadDec:bQuadDec:quad_A_filt\)
	OR (\Right_QuadDec:bQuadDec:quad_A_delayed_1\ and \Right_QuadDec:bQuadDec:quad_A_filt\)
	OR (\Right_QuadDec:bQuadDec:quad_A_delayed_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\));

\Right_QuadDec:bQuadDec:quad_B_filt\\D\ <= ((\Right_QuadDec:bQuadDec:quad_B_delayed_0\ and \Right_QuadDec:bQuadDec:quad_B_delayed_1\ and \Right_QuadDec:bQuadDec:quad_B_delayed_2\)
	OR (\Right_QuadDec:bQuadDec:quad_B_delayed_2\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (\Right_QuadDec:bQuadDec:quad_B_delayed_1\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (\Right_QuadDec:bQuadDec:quad_B_delayed_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\));

\Right_QuadDec:bQuadDec:state_3\\D\ <= ((not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\));

\Right_QuadDec:bQuadDec:state_2\\D\ <= ((\Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (\Right_QuadDec:Net_1260\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (\Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (\Right_QuadDec:Net_1260\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (\Right_QuadDec:Net_1260\ and \Right_QuadDec:bQuadDec:error\));

\Right_QuadDec:bQuadDec:state_1\\D\ <= ((not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:error\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_1\));

\Right_QuadDec:bQuadDec:state_0\\D\ <= ((not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:error\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_0\));

\Right_QuadDec:Net_1251\\D\ <= ((not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:error\)
	OR (not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:quad_B_filt\)
	OR (not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1251\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1251\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:Net_1251\ and \Right_QuadDec:bQuadDec:quad_B_filt\));

\Right_QuadDec:Net_1203\\D\ <= ((not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:Net_1203\ and \Right_QuadDec:bQuadDec:error\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_1\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:Net_1260\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and \Right_QuadDec:bQuadDec:quad_A_filt\ and \Right_QuadDec:bQuadDec:quad_B_filt\ and \Right_QuadDec:bQuadDec:state_0\)
	OR (not \Right_QuadDec:bQuadDec:quad_B_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_A_filt\)
	OR (not \Right_QuadDec:bQuadDec:quad_A_filt\ and not \Right_QuadDec:bQuadDec:error\ and not \Right_QuadDec:bQuadDec:state_1\ and not \Right_QuadDec:bQuadDec:state_0\ and \Right_QuadDec:bQuadDec:quad_B_filt\));

\Right_QuadDec:Net_530\ <= ((not \Right_QuadDec:Net_1264\ and \Right_QuadDec:Net_1275\ and \Right_QuadDec:Net_1251\));

\Right_QuadDec:Net_611\ <= ((not \Right_QuadDec:Net_1251\ and not \Right_QuadDec:Net_1264\ and \Right_QuadDec:Net_1275\));

Net_8089 <= ((Net_7964_2 and Net_7964_1 and Net_7964_0 and Net_8122)
	OR (not Net_7964_0 and Net_7964_2 and Net_7964_1 and Net_8121)
	OR (not Net_7964_1 and Net_7964_2 and Net_7964_0 and Net_8120)
	OR (not Net_7964_1 and not Net_7964_0 and Net_7964_2 and Net_8119)
	OR (not Net_7964_2 and Net_7964_1 and Net_7964_0 and Net_8118)
	OR (not Net_7964_2 and not Net_7964_0 and Net_7964_1 and Net_8117)
	OR (not Net_7964_2 and not Net_7964_1 and Net_7964_0 and Net_8116)
	OR (not Net_7964_2 and not Net_7964_1 and not Net_7964_0 and Net_8115));

Net_8007 <= ((Net_7990_2 and Net_7990_1 and Net_7990_0 and Net_8022)
	OR (not Net_7990_0 and Net_7990_2 and Net_7990_1 and Net_8023)
	OR (not Net_7990_1 and Net_7990_2 and Net_7990_0 and Net_8024)
	OR (not Net_7990_1 and not Net_7990_0 and Net_7990_2 and Net_8025)
	OR (not Net_7990_2 and Net_7990_1 and Net_7990_0 and Net_8026)
	OR (not Net_7990_2 and not Net_7990_0 and Net_7990_1 and Net_8027)
	OR (not Net_7990_2 and not Net_7990_1 and Net_7990_0 and Net_8028)
	OR (not Net_7990_2 and not Net_7990_1 and not Net_7990_0 and Net_8029));

Net_8147 <= ((not Net_7964_2 and not Net_7964_1 and not Net_7964_0 and Net_7963));

Net_8131 <= ((not Net_7964_2 and not Net_7964_1 and Net_7964_0 and Net_7963));

Net_8130 <= ((not Net_7964_2 and not Net_7964_0 and Net_7964_1 and Net_7963));

Net_8129 <= ((not Net_7964_2 and Net_7964_1 and Net_7964_0 and Net_7963));

Net_8128 <= ((not Net_7964_1 and not Net_7964_0 and Net_7964_2 and Net_7963));

Net_8127 <= ((not Net_7964_1 and Net_7964_2 and Net_7964_0 and Net_7963));

Net_8126 <= ((not Net_7964_0 and Net_7964_2 and Net_7964_1 and Net_7963));

Net_8125 <= ((Net_7964_2 and Net_7964_1 and Net_7964_0 and Net_7963));

Net_7981 <= ((not Net_7990_2 and not Net_7990_1 and not Net_7990_0 and Net_7989));

Net_7982 <= ((not Net_7990_2 and not Net_7990_1 and Net_7990_0 and Net_7989));

Net_7983 <= ((not Net_7990_2 and not Net_7990_0 and Net_7990_1 and Net_7989));

Net_7984 <= ((not Net_7990_2 and Net_7990_1 and Net_7990_0 and Net_7989));

Net_7985 <= ((not Net_7990_1 and not Net_7990_0 and Net_7990_2 and Net_7989));

Net_7986 <= ((not Net_7990_1 and Net_7990_2 and Net_7990_0 and Net_7989));

Net_7987 <= ((not Net_7990_0 and Net_7990_2 and Net_7990_1 and Net_7989));

Net_7988 <= ((Net_7990_2 and Net_7990_1 and Net_7990_0 and Net_7989));

\Rear_Echo_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_8007 and \Rear_Echo_Timer:TimerUDB:capture_last\ and \Rear_Echo_Timer:TimerUDB:timer_enable\));

\Rear_Echo_Timer:TimerUDB:status_tc\ <= ((\Rear_Echo_Timer:TimerUDB:run_mode\ and \Rear_Echo_Timer:TimerUDB:per_zero\ and \Rear_Echo_Timer:TimerUDB:trig_rise_detected\));

\Rear_Echo_Timer:TimerUDB:int_capt_count_1\\D\ <= ((not Net_8007 and not Net_8114 and not MODIN3_1 and \Rear_Echo_Timer:TimerUDB:capture_last\ and \Rear_Echo_Timer:TimerUDB:timer_enable\ and MODIN3_0)
	OR (not Net_8114 and not MODIN3_0 and MODIN3_1)
	OR (not Net_8114 and not \Rear_Echo_Timer:TimerUDB:timer_enable\ and MODIN3_1)
	OR (not Net_8114 and not \Rear_Echo_Timer:TimerUDB:capture_last\ and MODIN3_1)
	OR (not Net_8114 and Net_8007 and MODIN3_1));

\Rear_Echo_Timer:TimerUDB:int_capt_count_0\\D\ <= ((not Net_8007 and not Net_8114 and not MODIN3_0 and \Rear_Echo_Timer:TimerUDB:capture_last\ and \Rear_Echo_Timer:TimerUDB:timer_enable\ and MODIN3_1)
	OR (not Net_8114 and not \Rear_Echo_Timer:TimerUDB:timer_enable\ and MODIN3_0)
	OR (not Net_8114 and not \Rear_Echo_Timer:TimerUDB:capture_last\ and MODIN3_0)
	OR (not Net_8114 and Net_8007 and MODIN3_0));

\Rear_Echo_Timer:TimerUDB:capt_int_temp\\D\ <= ((not Net_8007 and not Net_8114 and not MODIN3_1 and not MODIN3_0 and \Rear_Echo_Timer:TimerUDB:capture_last\ and \Rear_Echo_Timer:TimerUDB:timer_enable\));

\Rear_Echo_Timer:TimerUDB:runmode_enable\\D\ <= ((not Net_8114 and not \Rear_Echo_Timer:TimerUDB:per_zero\ and not \Rear_Echo_Timer:TimerUDB:trig_disable\ and Net_8007 and \Rear_Echo_Timer:TimerUDB:trig_rise_detected\)
	OR (not Net_8114 and not \Rear_Echo_Timer:TimerUDB:run_mode\ and not \Rear_Echo_Timer:TimerUDB:trig_disable\ and Net_8007 and \Rear_Echo_Timer:TimerUDB:trig_rise_detected\)
	OR (not Net_8114 and not \Rear_Echo_Timer:TimerUDB:timer_enable\ and not \Rear_Echo_Timer:TimerUDB:trig_disable\ and Net_8007 and \Rear_Echo_Timer:TimerUDB:trig_rise_detected\));

\Rear_Echo_Timer:TimerUDB:trig_disable\\D\ <= ((not Net_8114 and \Rear_Echo_Timer:TimerUDB:timer_enable\ and \Rear_Echo_Timer:TimerUDB:run_mode\ and \Rear_Echo_Timer:TimerUDB:per_zero\ and \Rear_Echo_Timer:TimerUDB:trig_rise_detected\)
	OR (not Net_8114 and \Rear_Echo_Timer:TimerUDB:trig_disable\));

\Rear_Echo_Timer:TimerUDB:trig_rise_detected\\D\ <= ((not Net_8114 and not \Rear_Echo_Timer:TimerUDB:trig_last\ and Net_8007)
	OR (not Net_8114 and \Rear_Echo_Timer:TimerUDB:trig_rise_detected\));

\Rear_Echo_Timer:TimerUDB:trig_fall_detected\\D\ <= ((not Net_8007 and not Net_8114 and \Rear_Echo_Timer:TimerUDB:trig_last\)
	OR (not Net_8114 and \Rear_Echo_Timer:TimerUDB:trig_fall_detected\));

\Rear_Echo_Timer:TimerUDB:trig_reg\ <= ((\Rear_Echo_Timer:TimerUDB:timer_enable\ and \Rear_Echo_Timer:TimerUDB:trig_rise_detected\));

\Front_Echo_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_8089 and \Front_Echo_Timer:TimerUDB:capture_last\ and \Front_Echo_Timer:TimerUDB:timer_enable\));

\Front_Echo_Timer:TimerUDB:status_tc\ <= ((\Front_Echo_Timer:TimerUDB:run_mode\ and \Front_Echo_Timer:TimerUDB:per_zero\ and \Front_Echo_Timer:TimerUDB:trig_rise_detected\));

\Front_Echo_Timer:TimerUDB:runmode_enable\\D\ <= ((not Net_8113 and not \Front_Echo_Timer:TimerUDB:per_zero\ and not \Front_Echo_Timer:TimerUDB:trig_disable\ and Net_8089 and \Front_Echo_Timer:TimerUDB:trig_rise_detected\)
	OR (not Net_8113 and not \Front_Echo_Timer:TimerUDB:run_mode\ and not \Front_Echo_Timer:TimerUDB:trig_disable\ and Net_8089 and \Front_Echo_Timer:TimerUDB:trig_rise_detected\)
	OR (not Net_8113 and not \Front_Echo_Timer:TimerUDB:timer_enable\ and not \Front_Echo_Timer:TimerUDB:trig_disable\ and Net_8089 and \Front_Echo_Timer:TimerUDB:trig_rise_detected\));

\Front_Echo_Timer:TimerUDB:trig_disable\\D\ <= ((not Net_8113 and \Front_Echo_Timer:TimerUDB:timer_enable\ and \Front_Echo_Timer:TimerUDB:run_mode\ and \Front_Echo_Timer:TimerUDB:per_zero\ and \Front_Echo_Timer:TimerUDB:trig_rise_detected\)
	OR (not Net_8113 and \Front_Echo_Timer:TimerUDB:trig_disable\));

\Front_Echo_Timer:TimerUDB:trig_rise_detected\\D\ <= ((not Net_8113 and not \Front_Echo_Timer:TimerUDB:trig_last\ and Net_8089)
	OR (not Net_8113 and \Front_Echo_Timer:TimerUDB:trig_rise_detected\));

\Front_Echo_Timer:TimerUDB:trig_fall_detected\\D\ <= ((not Net_8089 and not Net_8113 and \Front_Echo_Timer:TimerUDB:trig_last\)
	OR (not Net_8113 and \Front_Echo_Timer:TimerUDB:trig_fall_detected\));

\Front_Echo_Timer:TimerUDB:trig_reg\ <= ((\Front_Echo_Timer:TimerUDB:timer_enable\ and \Front_Echo_Timer:TimerUDB:trig_rise_detected\));

Left_HB25_PWM_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5eb4675e-8b87-47b4-99fa-b644dfb4cbba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Left_HB25_PWM_Pin_net_0),
		analog=>(open),
		io=>Net_1323,
		siovref=>(tmpSIOVREF__Left_HB25_PWM_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_HB25_PWM_Pin_net_0);
Left_HB25_Enable_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ff754019-470f-4b14-83ea-6a3b9aa8205f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Left_HB25_Enable_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_HB25_Enable_Pin_net_0),
		siovref=>(tmpSIOVREF__Left_HB25_Enable_Pin_net_0),
		annotation=>Net_139,
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_HB25_Enable_Pin_net_0);
K_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_1303, Net_2, Net_5, Net_3,
			Net_146, Net_4, Net_139, Net_144));
Bat_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Battery_v1_0",
		port_names=>"Neg, Pos",
		width=>2)
	PORT MAP(connect=>(Net_144, Net_1303));
M_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Motor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_144, Net_146));
bufoe_1:cy_bufoe
	PORT MAP(x=>Net_1537,
		oe=>tmpOE__bufoe_1_net_0,
		y=>Net_1323,
		yfb=>Net_1584);
\Left_HB25_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8613,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\);
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_HB25_PWM:PWMUDB:tc_i\, \Left_HB25_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_HB25_PWM:PWMUDB:nc2\,
		cl0=>\Left_HB25_PWM:PWMUDB:nc3\,
		z0=>\Left_HB25_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Left_HB25_PWM:PWMUDB:nc4\,
		cl1=>\Left_HB25_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_HB25_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\Left_HB25_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_HB25_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_HB25_PWM:PWMUDB:tc_i\, \Left_HB25_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_HB25_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Left_HB25_PWM:PWMUDB:cmp1_less\,
		z0=>\Left_HB25_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Left_HB25_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Left_HB25_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_HB25_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Left_HB25_PWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Left_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Left_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_HB25_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Encoder_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fcfe1954-f751-4d6e-b575-f69db78266f1",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"200000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8580,
		dig_domain_out=>open);
Right_HB25_PWM_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f8308eb2-91f6-4f55-939e-4cce05d79af9",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Right_HB25_PWM_Pin_net_0),
		analog=>(open),
		io=>Net_41,
		siovref=>(tmpSIOVREF__Right_HB25_PWM_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_HB25_PWM_Pin_net_0);
Right_HB25_Enable_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b65f6b8-6903-4422-a9b0-f75588e221f8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Right_HB25_Enable_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_HB25_Enable_Pin_net_0),
		siovref=>(tmpSIOVREF__Right_HB25_Enable_Pin_net_0),
		annotation=>Net_42,
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_HB25_Enable_Pin_net_0);
K_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_46, Net_165, Net_168, Net_166,
			Net_48, Net_167, Net_42, Net_49));
Bat_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Battery_v1_0",
		port_names=>"Neg, Pos",
		width=>2)
	PORT MAP(connect=>(Net_49, Net_46));
M_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Motor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_49, Net_48));
bufoe_2:cy_bufoe
	PORT MAP(x=>Net_39,
		oe=>tmpOE__bufoe_2_net_0,
		y=>Net_41,
		yfb=>Net_51);
\Right_HB25_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8613,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\);
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_HB25_PWM:PWMUDB:tc_i\, \Right_HB25_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_HB25_PWM:PWMUDB:nc2\,
		cl0=>\Right_HB25_PWM:PWMUDB:nc3\,
		z0=>\Right_HB25_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Right_HB25_PWM:PWMUDB:nc4\,
		cl1=>\Right_HB25_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_HB25_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\Right_HB25_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_HB25_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_HB25_PWM:PWMUDB:tc_i\, \Right_HB25_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_HB25_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Right_HB25_PWM:PWMUDB:cmp1_less\,
		z0=>\Right_HB25_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Right_HB25_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Right_HB25_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_HB25_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Right_HB25_PWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Right_HB25_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Right_HB25_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_HB25_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Left_Encoder_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"afd8974a-1c95-4489-8b1e-cedbb3db1258",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_3173,
		analog=>(open),
		io=>(tmpIO_0__Left_Encoder_A_net_0),
		siovref=>(tmpSIOVREF__Left_Encoder_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Encoder_A_net_0);
Left_Encoder_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e1faed9a-c732-4623-bbe1-09cb493919ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_3174,
		analog=>(open),
		io=>(tmpIO_0__Left_Encoder_B_net_0),
		siovref=>(tmpSIOVREF__Left_Encoder_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Encoder_B_net_0);
\Left_QuadDec:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8520);
\Left_QuadDec:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Left_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\);
\Left_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Left_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Left_QuadDec:Cnt16:CounterUDB:control_7\, \Left_QuadDec:Cnt16:CounterUDB:control_6\, \Left_QuadDec:Cnt16:CounterUDB:control_5\, \Left_QuadDec:Cnt16:CounterUDB:control_4\,
			\Left_QuadDec:Cnt16:CounterUDB:control_3\, \Left_QuadDec:Cnt16:CounterUDB:control_2\, \Left_QuadDec:Cnt16:CounterUDB:control_1\, \Left_QuadDec:Cnt16:CounterUDB:control_0\));
\Left_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Left_QuadDec:Net_1260\,
		clock=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Left_QuadDec:Cnt16:CounterUDB:status_6\, \Left_QuadDec:Cnt16:CounterUDB:status_5\, zero, \Left_QuadDec:Cnt16:CounterUDB:status_3\,
			\Left_QuadDec:Cnt16:CounterUDB:status_2\, \Left_QuadDec:Cnt16:CounterUDB:status_1\, \Left_QuadDec:Cnt16:CounterUDB:status_0\),
		interrupt=>\Left_QuadDec:Cnt16:Net_43\);
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_QuadDec:Net_1251\, \Left_QuadDec:Cnt16:CounterUDB:count_enable\, \Left_QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_QuadDec:Cnt16:CounterUDB:nc16\,
		cl0=>\Left_QuadDec:Cnt16:CounterUDB:nc17\,
		z0=>\Left_QuadDec:Cnt16:CounterUDB:nc1\,
		ff0=>\Left_QuadDec:Cnt16:CounterUDB:nc10\,
		ce1=>\Left_QuadDec:Cnt16:CounterUDB:nc2\,
		cl1=>\Left_QuadDec:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_QuadDec:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Left_QuadDec:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_QuadDec:Net_1251\, \Left_QuadDec:Cnt16:CounterUDB:count_enable\, \Left_QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_QuadDec:Cnt16:CounterUDB:per_equal\,
		cl0=>\Left_QuadDec:Cnt16:CounterUDB:nc43\,
		z0=>\Left_QuadDec:Cnt16:CounterUDB:status_1\,
		ff0=>\Left_QuadDec:Cnt16:CounterUDB:overflow\,
		ce1=>\Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Left_QuadDec:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_QuadDec:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Left_QuadDec:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Left_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_QuadDec:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Left_QuadDec:bQuadDec:sync_clock\);
\Left_QuadDec:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_3173,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_A_delayed_0\);
\Left_QuadDec:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_A_delayed_0\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_A_delayed_1\);
\Left_QuadDec:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_A_delayed_1\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_A_delayed_2\);
\Left_QuadDec:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_3174,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_B_delayed_0\);
\Left_QuadDec:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_B_delayed_0\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_B_delayed_1\);
\Left_QuadDec:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_B_delayed_1\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_B_delayed_2\);
\Left_QuadDec:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Left_QuadDec:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Left_QuadDec:bQuadDec:error\,
			\Left_QuadDec:Net_1260\, \Left_QuadDec:Net_611\, \Left_QuadDec:Net_530\),
		interrupt=>Net_8520);
Right_Encoder_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5668b4cb-92b7-49e0-9e2b-93e5fd2ec2c4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_95,
		analog=>(open),
		io=>(tmpIO_0__Right_Encoder_A_net_0),
		siovref=>(tmpSIOVREF__Right_Encoder_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Encoder_A_net_0);
Right_Encoder_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"475843b2-b88c-4a48-a037-0ab805a7187c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_96,
		analog=>(open),
		io=>(tmpIO_0__Right_Encoder_B_net_0),
		siovref=>(tmpSIOVREF__Right_Encoder_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Encoder_B_net_0);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4c6929cb-8146-47ba-998f-949dba7ae6df",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8613,
		dig_domain_out=>open);
\Right_QuadDec:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8522);
\Right_QuadDec:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Right_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\);
\Right_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Right_QuadDec:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Right_QuadDec:Cnt16:CounterUDB:control_7\, \Right_QuadDec:Cnt16:CounterUDB:control_6\, \Right_QuadDec:Cnt16:CounterUDB:control_5\, \Right_QuadDec:Cnt16:CounterUDB:control_4\,
			\Right_QuadDec:Cnt16:CounterUDB:control_3\, \Right_QuadDec:Cnt16:CounterUDB:control_2\, \Right_QuadDec:Cnt16:CounterUDB:control_1\, \Right_QuadDec:Cnt16:CounterUDB:control_0\));
\Right_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Right_QuadDec:Net_1260\,
		clock=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Right_QuadDec:Cnt16:CounterUDB:status_6\, \Right_QuadDec:Cnt16:CounterUDB:status_5\, zero, \Right_QuadDec:Cnt16:CounterUDB:status_3\,
			\Right_QuadDec:Cnt16:CounterUDB:status_2\, \Right_QuadDec:Cnt16:CounterUDB:status_1\, \Right_QuadDec:Cnt16:CounterUDB:status_0\),
		interrupt=>\Right_QuadDec:Cnt16:Net_43\);
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_QuadDec:Net_1251\, \Right_QuadDec:Cnt16:CounterUDB:count_enable\, \Right_QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_QuadDec:Cnt16:CounterUDB:nc16\,
		cl0=>\Right_QuadDec:Cnt16:CounterUDB:nc17\,
		z0=>\Right_QuadDec:Cnt16:CounterUDB:nc1\,
		ff0=>\Right_QuadDec:Cnt16:CounterUDB:nc10\,
		ce1=>\Right_QuadDec:Cnt16:CounterUDB:nc2\,
		cl1=>\Right_QuadDec:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_QuadDec:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Right_QuadDec:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_QuadDec:Net_1251\, \Right_QuadDec:Cnt16:CounterUDB:count_enable\, \Right_QuadDec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_QuadDec:Cnt16:CounterUDB:per_equal\,
		cl0=>\Right_QuadDec:Cnt16:CounterUDB:nc43\,
		z0=>\Right_QuadDec:Cnt16:CounterUDB:status_1\,
		ff0=>\Right_QuadDec:Cnt16:CounterUDB:overflow\,
		ce1=>\Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Right_QuadDec:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_QuadDec:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Right_QuadDec:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Right_QuadDec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_QuadDec:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8580,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Right_QuadDec:bQuadDec:sync_clock\);
\Right_QuadDec:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_95,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_A_delayed_0\);
\Right_QuadDec:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_A_delayed_0\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_A_delayed_1\);
\Right_QuadDec:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_A_delayed_1\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_A_delayed_2\);
\Right_QuadDec:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_96,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_B_delayed_0\);
\Right_QuadDec:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_B_delayed_0\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_B_delayed_1\);
\Right_QuadDec:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_B_delayed_1\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_B_delayed_2\);
\Right_QuadDec:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Right_QuadDec:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Right_QuadDec:bQuadDec:error\,
			\Right_QuadDec:Net_1260\, \Right_QuadDec:Net_611\, \Right_QuadDec:Net_530\),
		interrupt=>Net_8522);
\EZI2C_Slave:I2C_Prim\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>zero,
		scl_in=>\EZI2C_Slave:Net_175\,
		sda_in=>\EZI2C_Slave:Net_181\,
		scl_out=>\EZI2C_Slave:Net_174\,
		sda_out=>\EZI2C_Slave:Net_173\,
		interrupt=>\EZI2C_Slave:Net_172\);
\EZI2C_Slave:cy_bufoe_1\:cy_bufoe
	PORT MAP(x=>\EZI2C_Slave:Net_173\,
		oe=>tmpOE__Left_HB25_PWM_Pin_net_0,
		y=>Net_6268,
		yfb=>\EZI2C_Slave:Net_181\);
\EZI2C_Slave:cy_bufoe_2\:cy_bufoe
	PORT MAP(x=>\EZI2C_Slave:Net_174\,
		oe=>tmpOE__Left_HB25_PWM_Pin_net_0,
		y=>Net_6336,
		yfb=>\EZI2C_Slave:Net_175\);
\EZI2C_Slave:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\EZI2C_Slave:Net_172\);
I2C_SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f647d4cf-911e-4a18-a619-461280988c5c",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__I2C_SDA_net_0),
		analog=>(open),
		io=>Net_6268,
		siovref=>(tmpSIOVREF__I2C_SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2C_SDA_net_0);
I2C_SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4972718-9f7a-47da-88c3-81b20b58cd1c",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__I2C_SCL_net_0),
		analog=>(open),
		io=>Net_6336,
		siovref=>(tmpSIOVREF__I2C_SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2C_SCL_net_0);
Mainloop_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c2f5ae8c-859e-4af6-a83e-3a94b25fd880",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Mainloop_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Mainloop_Pin_net_0),
		siovref=>(tmpSIOVREF__Mainloop_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Mainloop_Pin_net_0);
Front_Echo_Pin_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"15c6df1b-9be8-443d-b4cf-c4c575035a62",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8115,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_Pin_0_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_Pin_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_Pin_0_net_0);
Echo_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"86c2cee2-b40a-4308-bc96-e3f889035e35",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_7952,
		dig_domain_out=>open);
Front_Echo_Intr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_7954);
Front_Trigger_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2210a26c-abc3-49c0-8624-9b0fcb96b491",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8147,
		fb=>(tmpFB_0__Front_Trigger_0_net_0),
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_0_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_0_net_0);
\Front_Trigger_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Front_Trigger_Reg:control_7\, \Front_Trigger_Reg:control_6\, \Front_Trigger_Reg:control_5\, \Front_Trigger_Reg:control_4\,
			\Front_Trigger_Reg:control_3\, \Front_Trigger_Reg:control_2\, Net_8113, Net_7963));
\Front_Trigger_Select_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Front_Trigger_Select_Reg:control_7\, \Front_Trigger_Select_Reg:control_6\, \Front_Trigger_Select_Reg:control_5\, \Front_Trigger_Select_Reg:control_4\,
			\Front_Trigger_Select_Reg:control_3\, Net_7964_2, Net_7964_1, Net_7964_0));
Front_Trigger_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"652b473a-7f83-4af3-800c-3240a3aa9124",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8131,
		fb=>(tmpFB_0__Front_Trigger_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_1_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_1_net_0);
Front_Trigger_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3399c2a5-393d-421a-bec6-b44012de51e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8130,
		fb=>(tmpFB_0__Front_Trigger_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_2_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_2_net_0);
Front_Trigger_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b1f61db9-da1e-47dc-98ec-0a869a46abcb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8129,
		fb=>(tmpFB_0__Front_Trigger_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_3_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_3_net_0);
Front_Trigger_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2fa3d339-a293-4a50-a546-69eb38817910",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8128,
		fb=>(tmpFB_0__Front_Trigger_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_4_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_4_net_0);
Front_Trigger_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3d31bdb7-9d4d-4bb9-ba0d-2b55d9a8ffbb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8127,
		fb=>(tmpFB_0__Front_Trigger_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_5_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_5_net_0);
Front_Trigger_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2bee7d9-9b45-4775-a8cc-94083aeccaf8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8126,
		fb=>(tmpFB_0__Front_Trigger_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_6_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_6_net_0);
Front_Trigger_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e083f32c-d835-4d3b-8440-2680298793cf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_8125,
		fb=>(tmpFB_0__Front_Trigger_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Front_Trigger_7_net_0),
		siovref=>(tmpSIOVREF__Front_Trigger_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Trigger_7_net_0);
Rear_Trigger_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0ba417a-1759-4fb7-9954-9d5b9090b9b5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_7981,
		fb=>(tmpFB_0__Rear_Trigger_0_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rear_Trigger_0_net_0),
		siovref=>(tmpSIOVREF__Rear_Trigger_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Trigger_0_net_0);
\Rear_Trigger_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Rear_Trigger_Reg:control_7\, \Rear_Trigger_Reg:control_6\, \Rear_Trigger_Reg:control_5\, \Rear_Trigger_Reg:control_4\,
			\Rear_Trigger_Reg:control_3\, \Rear_Trigger_Reg:control_2\, Net_8114, Net_7989));
\Rear_Trigger_Select_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Rear_Trigger_Select_Reg:control_7\, \Rear_Trigger_Select_Reg:control_6\, \Rear_Trigger_Select_Reg:control_5\, \Rear_Trigger_Select_Reg:control_4\,
			\Rear_Trigger_Select_Reg:control_3\, Net_7990_2, Net_7990_1, Net_7990_0));
Rear_Trigger_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aeef20c0-b6a4-4d83-8a3c-81f06d4fe03e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_7982,
		fb=>(tmpFB_0__Rear_Trigger_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rear_Trigger_1_net_0),
		siovref=>(tmpSIOVREF__Rear_Trigger_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Trigger_1_net_0);
Rear_Trigger_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6e7d5a23-1e55-4720-a86a-c3ddae16ffca",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_7983,
		fb=>(tmpFB_0__Rear_Trigger_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rear_Trigger_2_net_0),
		siovref=>(tmpSIOVREF__Rear_Trigger_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Trigger_2_net_0);
Rear_Trigger_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba87a828-4248-4a01-a81c-975681ecec35",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_7984,
		fb=>(tmpFB_0__Rear_Trigger_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rear_Trigger_3_net_0),
		siovref=>(tmpSIOVREF__Rear_Trigger_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Trigger_3_net_0);
Rear_Trigger_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"212424cd-2c7b-43ba-b745-847a375dfe47",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_7985,
		fb=>(tmpFB_0__Rear_Trigger_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rear_Trigger_4_net_0),
		siovref=>(tmpSIOVREF__Rear_Trigger_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Trigger_4_net_0);
Rear_Trigger_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07a99390-cffa-44c0-a355-de5cbd7906af",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_7986,
		fb=>(tmpFB_0__Rear_Trigger_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rear_Trigger_5_net_0),
		siovref=>(tmpSIOVREF__Rear_Trigger_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Trigger_5_net_0);
Rear_Trigger_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a93a00a-d035-4c48-9bfc-97a85ea9ba3a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_7987,
		fb=>(tmpFB_0__Rear_Trigger_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rear_Trigger_6_net_0),
		siovref=>(tmpSIOVREF__Rear_Trigger_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Trigger_6_net_0);
Rear_Trigger_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3a793e6c-5f4b-44bf-be5a-24c13024b551",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>Net_7988,
		fb=>(tmpFB_0__Rear_Trigger_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rear_Trigger_7_net_0),
		siovref=>(tmpSIOVREF__Rear_Trigger_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Trigger_7_net_0);
Rear_Echo_Pin_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"31c88534-fe09-47be-bcdf-d94475f03fe9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8029,
		analog=>(open),
		io=>(tmpIO_0__Rear_Echo_Pin_0_net_0),
		siovref=>(tmpSIOVREF__Rear_Echo_Pin_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Echo_Pin_0_net_0);
Rear_Echo_Intr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8008);
\Rear_Echo_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_7952,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\);
\Rear_Echo_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_8114,
		clock=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Rear_Echo_Timer:TimerUDB:status_3\,
			\Rear_Echo_Timer:TimerUDB:status_2\, \Rear_Echo_Timer:TimerUDB:capt_int_temp\, \Rear_Echo_Timer:TimerUDB:status_tc\),
		interrupt=>Net_8008);
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_8114, \Rear_Echo_Timer:TimerUDB:trig_reg\, \Rear_Echo_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Rear_Echo_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Rear_Echo_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Rear_Echo_Timer:TimerUDB:nc3\,
		f0_blk_stat=>\Rear_Echo_Timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cap_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Rear_Echo_Timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_8114, \Rear_Echo_Timer:TimerUDB:trig_reg\, \Rear_Echo_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Rear_Echo_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Rear_Echo_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Rear_Echo_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Rear_Echo_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cap_1\, \Rear_Echo_Timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Rear_Echo_Timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Front_Echo_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_7952,
		enable=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clock_out=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\);
\Front_Echo_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_8113,
		clock=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Front_Echo_Timer:TimerUDB:status_3\,
			\Front_Echo_Timer:TimerUDB:status_2\, \Front_Echo_Timer:TimerUDB:capt_fifo_load\, \Front_Echo_Timer:TimerUDB:status_tc\),
		interrupt=>Net_7954);
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_8113, \Front_Echo_Timer:TimerUDB:trig_reg\, \Front_Echo_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Front_Echo_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Front_Echo_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Front_Echo_Timer:TimerUDB:nc3\,
		f0_blk_stat=>\Front_Echo_Timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cap_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Front_Echo_Timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_8113, \Front_Echo_Timer:TimerUDB:trig_reg\, \Front_Echo_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Front_Echo_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Front_Echo_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Front_Echo_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Front_Echo_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Front_Echo_Timer:TimerUDB:sT16:timerdp:cap_1\, \Front_Echo_Timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Front_Echo_Timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Front_Echo_Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"51daf91d-e4ec-4017-9509-eeb1df081f93",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8116,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_Pin_1_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_Pin_1_net_0);
Front_Echo_Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"17338855-e3c9-4c07-ba03-0bfc0fa6d6a5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8117,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_Pin_2_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_Pin_2_net_0);
Front_Echo_Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"35f45373-cc61-45fa-b70b-965722bd8192",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8118,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_Pin_3_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_Pin_3_net_0);
Front_Echo_Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eb564e36-69f4-4dde-8a68-00c36a75bbcc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8119,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_Pin_4_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_Pin_4_net_0);
Front_Echo_Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"23082f61-1591-4b0c-bd80-dfccd87264a8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8120,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_Pin_5_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_Pin_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_Pin_5_net_0);
Front_Echo_Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"76fcec6c-3314-4cde-88a2-7a07894281e1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8121,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_Pin_6_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_Pin_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_Pin_6_net_0);
Front_Echo_Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b78d5658-9d0a-4635-898d-98f5620bc3fc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8122,
		analog=>(open),
		io=>(tmpIO_0__Front_Echo_Pin_7_net_0),
		siovref=>(tmpSIOVREF__Front_Echo_Pin_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_Echo_Pin_7_net_0);
Rear_Echo_Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d75ca7e3-b0e2-415b-96a9-2e8cf706a246",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8028,
		analog=>(open),
		io=>(tmpIO_0__Rear_Echo_Pin_1_net_0),
		siovref=>(tmpSIOVREF__Rear_Echo_Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Echo_Pin_1_net_0);
Rear_Echo_Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"93bfbafe-d9da-4cfd-ae58-353c9a1a2ae6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8027,
		analog=>(open),
		io=>(tmpIO_0__Rear_Echo_Pin_2_net_0),
		siovref=>(tmpSIOVREF__Rear_Echo_Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Echo_Pin_2_net_0);
Rear_Echo_Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be4e6a75-1bf2-43b7-81af-e5593ac0d04f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8026,
		analog=>(open),
		io=>(tmpIO_0__Rear_Echo_Pin_3_net_0),
		siovref=>(tmpSIOVREF__Rear_Echo_Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Echo_Pin_3_net_0);
Rear_Echo_Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"26046f87-1e8f-420a-a64d-6250dc8d64eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8025,
		analog=>(open),
		io=>(tmpIO_0__Rear_Echo_Pin_4_net_0),
		siovref=>(tmpSIOVREF__Rear_Echo_Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Echo_Pin_4_net_0);
Rear_Echo_Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aaeca139-a7a8-4bf6-a5ca-52b1561ec1d1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8024,
		analog=>(open),
		io=>(tmpIO_0__Rear_Echo_Pin_5_net_0),
		siovref=>(tmpSIOVREF__Rear_Echo_Pin_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Echo_Pin_5_net_0);
Rear_Echo_Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c18da192-5cb0-496c-b706-1a60738f418a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8023,
		analog=>(open),
		io=>(tmpIO_0__Rear_Echo_Pin_6_net_0),
		siovref=>(tmpSIOVREF__Rear_Echo_Pin_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Echo_Pin_6_net_0);
Rear_Echo_Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7e9675a9-cf03-40e8-9274-47ce35798251",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>Net_8022,
		analog=>(open),
		io=>(tmpIO_0__Rear_Echo_Pin_7_net_0),
		siovref=>(tmpSIOVREF__Rear_Echo_Pin_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_Echo_Pin_7_net_0);
\Front_ADC_SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Front_ADC_SAR:Net_248\,
		signal2=>\Front_ADC_SAR:Net_233\);
\Front_ADC_SAR:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8525);
\Front_ADC_SAR:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0756e9a7-d6b4-4048-a869-dcddf53cf832/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Front_ADC_SAR:Net_376\,
		dig_domain_out=>open);
\Front_ADC_SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_4398,
		vminus=>\Front_ADC_SAR:Net_126\,
		ext_pin=>\Front_ADC_SAR:Net_215\,
		vrefhi_out=>\Front_ADC_SAR:Net_257\,
		vref=>\Front_ADC_SAR:Net_248\,
		clock=>\Front_ADC_SAR:Net_376\,
		pump_clock=>\Front_ADC_SAR:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\Front_ADC_SAR:Net_252\,
		next_out=>Net_7792,
		data_out=>(\Front_ADC_SAR:Net_207_11\, \Front_ADC_SAR:Net_207_10\, \Front_ADC_SAR:Net_207_9\, \Front_ADC_SAR:Net_207_8\,
			\Front_ADC_SAR:Net_207_7\, \Front_ADC_SAR:Net_207_6\, \Front_ADC_SAR:Net_207_5\, \Front_ADC_SAR:Net_207_4\,
			\Front_ADC_SAR:Net_207_3\, \Front_ADC_SAR:Net_207_2\, \Front_ADC_SAR:Net_207_1\, \Front_ADC_SAR:Net_207_0\),
		eof_udb=>Net_8525);
\Front_ADC_SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Front_ADC_SAR:Net_215\,
		signal2=>\Front_ADC_SAR:Net_209\);
\Front_ADC_SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Front_ADC_SAR:Net_126\,
		signal2=>\Front_ADC_SAR:Net_149\);
\Front_ADC_SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Front_ADC_SAR:Net_209\);
\Front_ADC_SAR:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\Front_ADC_SAR:Net_233\);
\Front_ADC_SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Front_ADC_SAR:Net_257\,
		signal2=>\Front_ADC_SAR:Net_149\);
\Front_ADC_SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Front_ADC_SAR:Net_255\);
\Front_ADC_SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Front_ADC_SAR:Net_368\);
Front_AMuxSeq:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>8,
		hw_control=>'0',
		one_active=>'1',
		init_mux_sel=>"00000000",
		api_type=>1,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_8535, Net_8534, Net_8533, Net_8532,
			Net_8531, Net_8530, Net_8529, Net_8528),
		hw_ctrl_en=>(others => zero),
		vout=>Net_4398);
Infrared_Pin_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_0_net_0),
		analog=>Net_8528,
		io=>(tmpIO_0__Infrared_Pin_0_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_0_net_0);
Infrared_Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"956746c4-76c4-4f09-996f-9b3f65f58f79",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_1_net_0),
		analog=>Net_8529,
		io=>(tmpIO_0__Infrared_Pin_1_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_1_net_0);
Infrared_Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7c3a20e-75b3-4407-9af3-e596da33a29a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_2_net_0),
		analog=>Net_8530,
		io=>(tmpIO_0__Infrared_Pin_2_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_2_net_0);
Infrared_Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e35ec469-2cda-422e-b4e8-4dd233fd0a8b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_3_net_0),
		analog=>Net_8531,
		io=>(tmpIO_0__Infrared_Pin_3_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_3_net_0);
Infrared_Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b4ba0633-cc6f-4341-a5d4-2680e5ded486",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_4_net_0),
		analog=>Net_8532,
		io=>(tmpIO_0__Infrared_Pin_4_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_4_net_0);
Infrared_Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d9d66d1a-e83a-4336-b612-2adf1a423591",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_5_net_0),
		analog=>Net_8533,
		io=>(tmpIO_0__Infrared_Pin_5_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_5_net_0);
Infrared_Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9d0f6511-7e85-4f35-ab17-6166fabe38c9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_6_net_0),
		analog=>Net_8534,
		io=>(tmpIO_0__Infrared_Pin_6_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_6_net_0);
Infrared_Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe925c55-46a8-42d2-ba9a-912ea4e6c392",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_7_net_0),
		analog=>Net_8535,
		io=>(tmpIO_0__Infrared_Pin_7_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_7_net_0);
\Rear_ADC_SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Rear_ADC_SAR:Net_248\,
		signal2=>\Rear_ADC_SAR:Net_233\);
\Rear_ADC_SAR:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8538);
\Rear_ADC_SAR:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"97666d86-e39f-45e7-8382-b22d4d1aaf61/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Rear_ADC_SAR:Net_376\,
		dig_domain_out=>open);
\Rear_ADC_SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_5169,
		vminus=>\Rear_ADC_SAR:Net_126\,
		ext_pin=>\Rear_ADC_SAR:Net_215\,
		vrefhi_out=>\Rear_ADC_SAR:Net_257\,
		vref=>\Rear_ADC_SAR:Net_248\,
		clock=>\Rear_ADC_SAR:Net_376\,
		pump_clock=>\Rear_ADC_SAR:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\Rear_ADC_SAR:Net_252\,
		next_out=>Net_7860,
		data_out=>(\Rear_ADC_SAR:Net_207_11\, \Rear_ADC_SAR:Net_207_10\, \Rear_ADC_SAR:Net_207_9\, \Rear_ADC_SAR:Net_207_8\,
			\Rear_ADC_SAR:Net_207_7\, \Rear_ADC_SAR:Net_207_6\, \Rear_ADC_SAR:Net_207_5\, \Rear_ADC_SAR:Net_207_4\,
			\Rear_ADC_SAR:Net_207_3\, \Rear_ADC_SAR:Net_207_2\, \Rear_ADC_SAR:Net_207_1\, \Rear_ADC_SAR:Net_207_0\),
		eof_udb=>Net_8538);
\Rear_ADC_SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Rear_ADC_SAR:Net_215\,
		signal2=>\Rear_ADC_SAR:Net_209\);
\Rear_ADC_SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Rear_ADC_SAR:Net_126\,
		signal2=>\Rear_ADC_SAR:Net_149\);
\Rear_ADC_SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Rear_ADC_SAR:Net_209\);
\Rear_ADC_SAR:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\Rear_ADC_SAR:Net_233\);
\Rear_ADC_SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Rear_ADC_SAR:Net_257\,
		signal2=>\Rear_ADC_SAR:Net_149\);
\Rear_ADC_SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Rear_ADC_SAR:Net_255\);
\Rear_ADC_SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Rear_ADC_SAR:Net_368\);
Rear_AMuxSeq:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>8,
		hw_control=>'0',
		one_active=>'1',
		init_mux_sel=>"00000000",
		api_type=>1,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_8548, Net_8547, Net_8546, Net_8545,
			Net_8544, Net_8543, Net_8542, Net_8541),
		hw_ctrl_en=>(others => zero),
		vout=>Net_5169);
Infrared_Pin_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"84d494ef-e7bc-42e8-a1a9-88e5e4a431d4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_8_net_0),
		analog=>Net_8541,
		io=>(tmpIO_0__Infrared_Pin_8_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_8_net_0);
Infrared_Pin_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf291f87-dc7e-4582-acc9-2c323b6ef579",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_9_net_0),
		analog=>Net_8542,
		io=>(tmpIO_0__Infrared_Pin_9_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_9_net_0);
Infrared_Pin_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d70a705b-c49f-474f-af46-7c4f6c4a3135",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_10_net_0),
		analog=>Net_8543,
		io=>(tmpIO_0__Infrared_Pin_10_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_10_net_0);
Infrared_Pin_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4d6e92af-cd05-416c-985f-cb5390dffbdf",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_11_net_0),
		analog=>Net_8544,
		io=>(tmpIO_0__Infrared_Pin_11_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_11_net_0);
Infrared_Pin_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2050ae9-06ee-4a1d-9946-0bcc8eb73926",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_12_net_0),
		analog=>Net_8545,
		io=>(tmpIO_0__Infrared_Pin_12_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_12_net_0);
Infrared_Pin_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"158ef2f5-8041-4bb2-86f0-048fa733f11a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_13_net_0),
		analog=>Net_8546,
		io=>(tmpIO_0__Infrared_Pin_13_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_13_net_0);
Infrared_Pin_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe9b76d7-1fc8-438d-a862-359a696d58f3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_14_net_0),
		analog=>Net_8547,
		io=>(tmpIO_0__Infrared_Pin_14_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_14_net_0);
Infrared_Pin_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bc95391e-b772-407d-8fd1-c6695395c29a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Infrared_Pin_15_net_0),
		analog=>Net_8548,
		io=>(tmpIO_0__Infrared_Pin_15_net_0),
		siovref=>(tmpSIOVREF__Infrared_Pin_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Infrared_Pin_15_net_0);
Front_EOS_Intr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_7792);
Rear_EOS_Intr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_7860);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_8551,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_95\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8551);
\Front_CliffDetect:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_8822,
		vminus=>Net_8824,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>Net_8834);
Front_CliffMux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_8837, Net_8836),
		hw_ctrl_en=>(others => zero),
		vout=>Net_8822);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_8824);
Front_LeftCliffDetect:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"08d43ead-b8ff-465c-84f5-7e98c9ac5056",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Front_LeftCliffDetect_net_0),
		analog=>Net_8836,
		io=>(tmpIO_0__Front_LeftCliffDetect_net_0),
		siovref=>(tmpSIOVREF__Front_LeftCliffDetect_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_LeftCliffDetect_net_0);
Front_RightCliffDetect:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"06a52144-e5cc-4ba7-b5d6-ebe22fc718b2",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Front_RightCliffDetect_net_0),
		analog=>Net_8837,
		io=>(tmpIO_0__Front_RightCliffDetect_net_0),
		siovref=>(tmpSIOVREF__Front_RightCliffDetect_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Front_RightCliffDetect_net_0);
Front_CliffDetect_Isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8834);
\Rear_CliffDetect:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_8838,
		vminus=>Net_8840,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>Net_8839);
Rear_CliffMux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_8843, Net_8842),
		hw_ctrl_en=>(others => zero),
		vout=>Net_8838);
vRef_2:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_8840);
Rear_LeftCliffDetect:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6234f23c-0ca9-4190-84bb-e0b5725033c9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Rear_LeftCliffDetect_net_0),
		analog=>Net_8842,
		io=>(tmpIO_0__Rear_LeftCliffDetect_net_0),
		siovref=>(tmpSIOVREF__Rear_LeftCliffDetect_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_LeftCliffDetect_net_0);
Rear_RightCliffDetect:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bdfae646-2c48-4271-a6c3-36698df32bb5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Left_HB25_PWM_Pin_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Rear_RightCliffDetect_net_0),
		analog=>Net_8843,
		io=>(tmpIO_0__Rear_RightCliffDetect_net_0),
		siovref=>(tmpSIOVREF__Rear_RightCliffDetect_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Left_HB25_PWM_Pin_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rear_RightCliffDetect_net_0);
Rear_CliffDetect_Isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8839);
cydff_1:cy_dff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clk=>Net_1584,
		q=>tmpOE__bufoe_1_net_0);
\Left_HB25_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:min_kill_reg\);
\Left_HB25_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:prevCapture\);
\Left_HB25_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:trig_last\);
\Left_HB25_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>tmpOE__bufoe_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:runmode_enable\);
\Left_HB25_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:sc_kill_tmp\);
\Left_HB25_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:ltch_kill_reg\);
\Left_HB25_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:dith_count_1\);
\Left_HB25_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:dith_count_0\);
\Left_HB25_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:pwm_i\,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1537);
\Left_HB25_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:pwm1_i_reg\);
\Left_HB25_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:pwm2_i_reg\);
\Left_HB25_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Left_HB25_PWM:PWMUDB:tc_i_reg\\D\,
		clk=>\Left_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_HB25_PWM:PWMUDB:tc_i_reg\);
cydff_2:cy_dff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		clk=>Net_51,
		q=>tmpOE__bufoe_2_net_0);
\Right_HB25_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:min_kill_reg\);
\Right_HB25_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:prevCapture\);
\Right_HB25_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:trig_last\);
\Right_HB25_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>tmpOE__bufoe_2_net_0,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:runmode_enable\);
\Right_HB25_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:sc_kill_tmp\);
\Right_HB25_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Left_HB25_PWM_Pin_net_0,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:ltch_kill_reg\);
\Right_HB25_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:dith_count_1\);
\Right_HB25_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:dith_count_0\);
\Right_HB25_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:pwm_i\,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_39);
\Right_HB25_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:pwm1_i_reg\);
\Right_HB25_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:pwm2_i_reg\);
\Right_HB25_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Right_HB25_PWM:PWMUDB:tc_i_reg\\D\,
		clk=>\Right_HB25_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_HB25_PWM:PWMUDB:tc_i_reg\);
\Left_QuadDec:Net_1251\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Net_1251\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:Net_1251\);
\Left_QuadDec:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:prevCapture\);
\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:overflow\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:overflow_reg_i\);
\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:status_1\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:underflow_reg_i\);
\Left_QuadDec:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:reload_tc\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Net_1275\);
\Left_QuadDec:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:prevCompare\);
\Left_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Net_1264\);
\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Net_1203\,
		clk=>\Left_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_QuadDec:Cnt16:CounterUDB:count_stored_i\);
\Left_QuadDec:Net_1203\:cy_dff
	PORT MAP(d=>\Left_QuadDec:Net_1203\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:Net_1203\);
\Left_QuadDec:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_A_filt\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_A_filt\);
\Left_QuadDec:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:quad_B_filt\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:quad_B_filt\);
\Left_QuadDec:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:state_2\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:Net_1260\);
\Left_QuadDec:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:state_3\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:error\);
\Left_QuadDec:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:state_1\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:state_1\);
\Left_QuadDec:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Left_QuadDec:bQuadDec:state_0\\D\,
		clk=>\Left_QuadDec:bQuadDec:sync_clock\,
		q=>\Left_QuadDec:bQuadDec:state_0\);
\Right_QuadDec:Net_1251\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Net_1251\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:Net_1251\);
\Right_QuadDec:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:prevCapture\);
\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:overflow\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:overflow_reg_i\);
\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:status_1\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:underflow_reg_i\);
\Right_QuadDec:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:reload_tc\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Net_1275\);
\Right_QuadDec:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:prevCompare\);
\Right_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Net_1264\);
\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Net_1203\,
		clk=>\Right_QuadDec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_QuadDec:Cnt16:CounterUDB:count_stored_i\);
\Right_QuadDec:Net_1203\:cy_dff
	PORT MAP(d=>\Right_QuadDec:Net_1203\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:Net_1203\);
\Right_QuadDec:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_A_filt\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_A_filt\);
\Right_QuadDec:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:quad_B_filt\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:quad_B_filt\);
\Right_QuadDec:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:state_2\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:Net_1260\);
\Right_QuadDec:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:state_3\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:error\);
\Right_QuadDec:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:state_1\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:state_1\);
\Right_QuadDec:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Right_QuadDec:bQuadDec:state_0\\D\,
		clk=>\Right_QuadDec:bQuadDec:sync_clock\,
		q=>\Right_QuadDec:bQuadDec:state_0\);
\Rear_Echo_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_8007,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:capture_last\);
\Rear_Echo_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>Net_8007,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:run_mode\);
\Rear_Echo_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Rear_Echo_Timer:TimerUDB:status_tc\,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:tc_reg_i\);
\Rear_Echo_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Rear_Echo_Timer:TimerUDB:capt_fifo_load\,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:capture_out_reg_i\);
\Rear_Echo_Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Rear_Echo_Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN3_1);
\Rear_Echo_Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Rear_Echo_Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN3_0);
\Rear_Echo_Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Rear_Echo_Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:capt_int_temp\);
\Rear_Echo_Timer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Rear_Echo_Timer:TimerUDB:runmode_enable\\D\,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:timer_enable\);
\Rear_Echo_Timer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Rear_Echo_Timer:TimerUDB:trig_disable\\D\,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:trig_disable\);
\Rear_Echo_Timer:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_8007,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:trig_last\);
\Rear_Echo_Timer:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\Rear_Echo_Timer:TimerUDB:trig_rise_detected\\D\,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:trig_rise_detected\);
\Rear_Echo_Timer:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\Rear_Echo_Timer:TimerUDB:trig_fall_detected\\D\,
		clk=>\Rear_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Rear_Echo_Timer:TimerUDB:trig_fall_detected\);
\Front_Echo_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_8089,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Front_Echo_Timer:TimerUDB:capture_last\);
\Front_Echo_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>Net_8089,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Front_Echo_Timer:TimerUDB:run_mode\);
\Front_Echo_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Front_Echo_Timer:TimerUDB:status_tc\,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Front_Echo_Timer:TimerUDB:tc_reg_i\);
\Front_Echo_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Front_Echo_Timer:TimerUDB:capt_fifo_load\,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Front_Echo_Timer:TimerUDB:capture_out_reg_i\);
\Front_Echo_Timer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Front_Echo_Timer:TimerUDB:runmode_enable\\D\,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Front_Echo_Timer:TimerUDB:timer_enable\);
\Front_Echo_Timer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Front_Echo_Timer:TimerUDB:trig_disable\\D\,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Front_Echo_Timer:TimerUDB:trig_disable\);
\Front_Echo_Timer:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_8089,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Front_Echo_Timer:TimerUDB:trig_last\);
\Front_Echo_Timer:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\Front_Echo_Timer:TimerUDB:trig_rise_detected\\D\,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Front_Echo_Timer:TimerUDB:trig_rise_detected\);
\Front_Echo_Timer:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\Front_Echo_Timer:TimerUDB:trig_fall_detected\\D\,
		clk=>\Front_Echo_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Front_Echo_Timer:TimerUDB:trig_fall_detected\);

END R_T_L;
