# Reading D:/Quartus/fpgalite/modelsim_ase/tcl/vsim/pref.tcl
# do encode3to8_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/Quartus/fpgalite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {encode3to8.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:54 on Sep 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." encode3to8.vo 
# -- Compiling module encode3to8
# 
# Top level modules:
# 	encode3to8
# End time: 10:31:54 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_vhdl/bai3 {D:/fpga_vhdl/bai3/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:54 on Sep 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpga_vhdl/bai3" D:/fpga_vhdl/bai3/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:31:54 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:31:54 on Sep 11,2025
# Loading work.testbench
# Loading work.encode3to8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 0 | sel1=0 sel2=0 sel3=0 | out=10000000
# Time: 10000 | sel1=0 sel2=0 sel3=1 | out=01000000
# Time: 20000 | sel1=0 sel2=1 sel3=0 | out=00100000
# Time: 30000 | sel1=0 sel2=1 sel3=1 | out=00010000
# Time: 40000 | sel1=1 sel2=0 sel3=0 | out=00001000
# Time: 50000 | sel1=1 sel2=0 sel3=1 | out=00000100
# Time: 60000 | sel1=1 sel2=1 sel3=0 | out=00000010
# Time: 70000 | sel1=1 sel2=1 sel3=1 | out=00000001
# Time: 80000 | sel1=0 sel2=0 sel3=0 | out=10000000
# ** Note: $finish    : D:/fpga_vhdl/bai3/testbench.v(61)
#    Time: 100 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/fpga_vhdl/bai3/testbench.v line 61
# End time: 10:58:25 on Sep 11,2025, Elapsed time: 0:26:31
# Errors: 0, Warnings: 0
