/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ss */
#define ss__0__INTTYPE CYREG_PICU2_INTTYPE3
#define ss__0__MASK 0x08u
#define ss__0__PC CYREG_PRT2_PC3
#define ss__0__PORT 2u
#define ss__0__SHIFT 3u
#define ss__AG CYREG_PRT2_AG
#define ss__AMUX CYREG_PRT2_AMUX
#define ss__BIE CYREG_PRT2_BIE
#define ss__BIT_MASK CYREG_PRT2_BIT_MASK
#define ss__BYP CYREG_PRT2_BYP
#define ss__CTL CYREG_PRT2_CTL
#define ss__DM0 CYREG_PRT2_DM0
#define ss__DM1 CYREG_PRT2_DM1
#define ss__DM2 CYREG_PRT2_DM2
#define ss__DR CYREG_PRT2_DR
#define ss__INP_DIS CYREG_PRT2_INP_DIS
#define ss__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ss__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ss__LCD_EN CYREG_PRT2_LCD_EN
#define ss__MASK 0x08u
#define ss__PORT 2u
#define ss__PRT CYREG_PRT2_PRT
#define ss__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ss__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ss__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ss__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ss__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ss__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ss__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ss__PS CYREG_PRT2_PS
#define ss__SHIFT 3u
#define ss__SLW CYREG_PRT2_SLW

/* DIR */
#define DIR__0__INTTYPE CYREG_PICU0_INTTYPE6
#define DIR__0__MASK 0x40u
#define DIR__0__PC CYREG_PRT0_PC6
#define DIR__0__PORT 0u
#define DIR__0__SHIFT 6u
#define DIR__AG CYREG_PRT0_AG
#define DIR__AMUX CYREG_PRT0_AMUX
#define DIR__BIE CYREG_PRT0_BIE
#define DIR__BIT_MASK CYREG_PRT0_BIT_MASK
#define DIR__BYP CYREG_PRT0_BYP
#define DIR__CTL CYREG_PRT0_CTL
#define DIR__DM0 CYREG_PRT0_DM0
#define DIR__DM1 CYREG_PRT0_DM1
#define DIR__DM2 CYREG_PRT0_DM2
#define DIR__DR CYREG_PRT0_DR
#define DIR__INP_DIS CYREG_PRT0_INP_DIS
#define DIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DIR__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DIR__LCD_EN CYREG_PRT0_LCD_EN
#define DIR__MASK 0x40u
#define DIR__PORT 0u
#define DIR__PRT CYREG_PRT0_PRT
#define DIR__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DIR__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DIR__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DIR__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DIR__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DIR__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DIR__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DIR__PS CYREG_PRT0_PS
#define DIR__SHIFT 6u
#define DIR__SLW CYREG_PRT0_SLW
#define DIR_IN__0__INTTYPE CYREG_PICU12_INTTYPE3
#define DIR_IN__0__MASK 0x08u
#define DIR_IN__0__PC CYREG_PRT12_PC3
#define DIR_IN__0__PORT 12u
#define DIR_IN__0__SHIFT 3u
#define DIR_IN__AG CYREG_PRT12_AG
#define DIR_IN__BIE CYREG_PRT12_BIE
#define DIR_IN__BIT_MASK CYREG_PRT12_BIT_MASK
#define DIR_IN__BYP CYREG_PRT12_BYP
#define DIR_IN__DM0 CYREG_PRT12_DM0
#define DIR_IN__DM1 CYREG_PRT12_DM1
#define DIR_IN__DM2 CYREG_PRT12_DM2
#define DIR_IN__DR CYREG_PRT12_DR
#define DIR_IN__INP_DIS CYREG_PRT12_INP_DIS
#define DIR_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define DIR_IN__MASK 0x08u
#define DIR_IN__PORT 12u
#define DIR_IN__PRT CYREG_PRT12_PRT
#define DIR_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DIR_IN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DIR_IN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DIR_IN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DIR_IN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DIR_IN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DIR_IN__PS CYREG_PRT12_PS
#define DIR_IN__SHIFT 3u
#define DIR_IN__SIO_CFG CYREG_PRT12_SIO_CFG
#define DIR_IN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DIR_IN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DIR_IN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DIR_IN__SLW CYREG_PRT12_SLW

/* MS1 */
#define MS1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define MS1__0__MASK 0x08u
#define MS1__0__PC CYREG_PRT0_PC3
#define MS1__0__PORT 0u
#define MS1__0__SHIFT 3u
#define MS1__AG CYREG_PRT0_AG
#define MS1__AMUX CYREG_PRT0_AMUX
#define MS1__BIE CYREG_PRT0_BIE
#define MS1__BIT_MASK CYREG_PRT0_BIT_MASK
#define MS1__BYP CYREG_PRT0_BYP
#define MS1__CTL CYREG_PRT0_CTL
#define MS1__DM0 CYREG_PRT0_DM0
#define MS1__DM1 CYREG_PRT0_DM1
#define MS1__DM2 CYREG_PRT0_DM2
#define MS1__DR CYREG_PRT0_DR
#define MS1__INP_DIS CYREG_PRT0_INP_DIS
#define MS1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MS1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MS1__LCD_EN CYREG_PRT0_LCD_EN
#define MS1__MASK 0x08u
#define MS1__PORT 0u
#define MS1__PRT CYREG_PRT0_PRT
#define MS1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MS1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MS1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MS1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MS1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MS1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MS1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MS1__PS CYREG_PRT0_PS
#define MS1__SHIFT 3u
#define MS1__SLW CYREG_PRT0_SLW

/* MS2 */
#define MS2__0__INTTYPE CYREG_PICU0_INTTYPE4
#define MS2__0__MASK 0x10u
#define MS2__0__PC CYREG_PRT0_PC4
#define MS2__0__PORT 0u
#define MS2__0__SHIFT 4u
#define MS2__AG CYREG_PRT0_AG
#define MS2__AMUX CYREG_PRT0_AMUX
#define MS2__BIE CYREG_PRT0_BIE
#define MS2__BIT_MASK CYREG_PRT0_BIT_MASK
#define MS2__BYP CYREG_PRT0_BYP
#define MS2__CTL CYREG_PRT0_CTL
#define MS2__DM0 CYREG_PRT0_DM0
#define MS2__DM1 CYREG_PRT0_DM1
#define MS2__DM2 CYREG_PRT0_DM2
#define MS2__DR CYREG_PRT0_DR
#define MS2__INP_DIS CYREG_PRT0_INP_DIS
#define MS2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MS2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MS2__LCD_EN CYREG_PRT0_LCD_EN
#define MS2__MASK 0x10u
#define MS2__PORT 0u
#define MS2__PRT CYREG_PRT0_PRT
#define MS2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MS2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MS2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MS2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MS2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MS2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MS2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MS2__PS CYREG_PRT0_PS
#define MS2__SHIFT 4u
#define MS2__SLW CYREG_PRT0_SLW

/* MS3 */
#define MS3__0__INTTYPE CYREG_PICU0_INTTYPE5
#define MS3__0__MASK 0x20u
#define MS3__0__PC CYREG_PRT0_PC5
#define MS3__0__PORT 0u
#define MS3__0__SHIFT 5u
#define MS3__AG CYREG_PRT0_AG
#define MS3__AMUX CYREG_PRT0_AMUX
#define MS3__BIE CYREG_PRT0_BIE
#define MS3__BIT_MASK CYREG_PRT0_BIT_MASK
#define MS3__BYP CYREG_PRT0_BYP
#define MS3__CTL CYREG_PRT0_CTL
#define MS3__DM0 CYREG_PRT0_DM0
#define MS3__DM1 CYREG_PRT0_DM1
#define MS3__DM2 CYREG_PRT0_DM2
#define MS3__DR CYREG_PRT0_DR
#define MS3__INP_DIS CYREG_PRT0_INP_DIS
#define MS3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MS3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MS3__LCD_EN CYREG_PRT0_LCD_EN
#define MS3__MASK 0x20u
#define MS3__PORT 0u
#define MS3__PRT CYREG_PRT0_PRT
#define MS3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MS3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MS3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MS3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MS3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MS3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MS3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MS3__PS CYREG_PRT0_PS
#define MS3__SHIFT 5u
#define MS3__SLW CYREG_PRT0_SLW

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SW1__0__MASK 0x04u
#define SW1__0__PC CYREG_PRT2_PC2
#define SW1__0__PORT 2u
#define SW1__0__SHIFT 2u
#define SW1__AG CYREG_PRT2_AG
#define SW1__AMUX CYREG_PRT2_AMUX
#define SW1__BIE CYREG_PRT2_BIE
#define SW1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW1__BYP CYREG_PRT2_BYP
#define SW1__CTL CYREG_PRT2_CTL
#define SW1__DM0 CYREG_PRT2_DM0
#define SW1__DM1 CYREG_PRT2_DM1
#define SW1__DM2 CYREG_PRT2_DM2
#define SW1__DR CYREG_PRT2_DR
#define SW1__INP_DIS CYREG_PRT2_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW1__LCD_EN CYREG_PRT2_LCD_EN
#define SW1__MASK 0x04u
#define SW1__PORT 2u
#define SW1__PRT CYREG_PRT2_PRT
#define SW1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW1__PS CYREG_PRT2_PS
#define SW1__SHIFT 2u
#define SW1__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* SPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB09_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB09_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB09_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB09_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB09_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB13_ST
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define SPIM_BSPIM_sR16_Dp_u0__A0_REG CYREG_B0_UDB12_A0
#define SPIM_BSPIM_sR16_Dp_u0__A1_REG CYREG_B0_UDB12_A1
#define SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define SPIM_BSPIM_sR16_Dp_u0__D0_REG CYREG_B0_UDB12_D0
#define SPIM_BSPIM_sR16_Dp_u0__D1_REG CYREG_B0_UDB12_D1
#define SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define SPIM_BSPIM_sR16_Dp_u0__F0_REG CYREG_B0_UDB12_F0
#define SPIM_BSPIM_sR16_Dp_u0__F1_REG CYREG_B0_UDB12_F1
#define SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define SPIM_BSPIM_sR16_Dp_u1__A0_REG CYREG_B0_UDB13_A0
#define SPIM_BSPIM_sR16_Dp_u1__A1_REG CYREG_B0_UDB13_A1
#define SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define SPIM_BSPIM_sR16_Dp_u1__D0_REG CYREG_B0_UDB13_D0
#define SPIM_BSPIM_sR16_Dp_u1__D1_REG CYREG_B0_UDB13_D1
#define SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define SPIM_BSPIM_sR16_Dp_u1__F0_REG CYREG_B0_UDB13_F0
#define SPIM_BSPIM_sR16_Dp_u1__F1_REG CYREG_B0_UDB13_F1
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB10_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB10_ST

/* STEP */
#define STEP__0__INTTYPE CYREG_PICU0_INTTYPE7
#define STEP__0__MASK 0x80u
#define STEP__0__PC CYREG_PRT0_PC7
#define STEP__0__PORT 0u
#define STEP__0__SHIFT 7u
#define STEP__AG CYREG_PRT0_AG
#define STEP__AMUX CYREG_PRT0_AMUX
#define STEP__BIE CYREG_PRT0_BIE
#define STEP__BIT_MASK CYREG_PRT0_BIT_MASK
#define STEP__BYP CYREG_PRT0_BYP
#define STEP__CTL CYREG_PRT0_CTL
#define STEP__DM0 CYREG_PRT0_DM0
#define STEP__DM1 CYREG_PRT0_DM1
#define STEP__DM2 CYREG_PRT0_DM2
#define STEP__DR CYREG_PRT0_DR
#define STEP__INP_DIS CYREG_PRT0_INP_DIS
#define STEP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define STEP__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define STEP__LCD_EN CYREG_PRT0_LCD_EN
#define STEP__MASK 0x80u
#define STEP__PORT 0u
#define STEP__PRT CYREG_PRT0_PRT
#define STEP__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define STEP__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define STEP__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define STEP__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define STEP__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define STEP__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define STEP__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define STEP__PS CYREG_PRT0_PS
#define STEP__SHIFT 7u
#define STEP__SLW CYREG_PRT0_SLW
#define STEP_IN__0__INTTYPE CYREG_PICU3_INTTYPE4
#define STEP_IN__0__MASK 0x10u
#define STEP_IN__0__PC CYREG_PRT3_PC4
#define STEP_IN__0__PORT 3u
#define STEP_IN__0__SHIFT 4u
#define STEP_IN__AG CYREG_PRT3_AG
#define STEP_IN__AMUX CYREG_PRT3_AMUX
#define STEP_IN__BIE CYREG_PRT3_BIE
#define STEP_IN__BIT_MASK CYREG_PRT3_BIT_MASK
#define STEP_IN__BYP CYREG_PRT3_BYP
#define STEP_IN__CTL CYREG_PRT3_CTL
#define STEP_IN__DM0 CYREG_PRT3_DM0
#define STEP_IN__DM1 CYREG_PRT3_DM1
#define STEP_IN__DM2 CYREG_PRT3_DM2
#define STEP_IN__DR CYREG_PRT3_DR
#define STEP_IN__INP_DIS CYREG_PRT3_INP_DIS
#define STEP_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define STEP_IN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define STEP_IN__LCD_EN CYREG_PRT3_LCD_EN
#define STEP_IN__MASK 0x10u
#define STEP_IN__PORT 3u
#define STEP_IN__PRT CYREG_PRT3_PRT
#define STEP_IN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define STEP_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define STEP_IN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define STEP_IN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define STEP_IN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define STEP_IN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define STEP_IN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define STEP_IN__PS CYREG_PRT3_PS
#define STEP_IN__SHIFT 4u
#define STEP_IN__SLW CYREG_PRT3_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* miso */
#define miso__0__INTTYPE CYREG_PICU2_INTTYPE0
#define miso__0__MASK 0x01u
#define miso__0__PC CYREG_PRT2_PC0
#define miso__0__PORT 2u
#define miso__0__SHIFT 0u
#define miso__AG CYREG_PRT2_AG
#define miso__AMUX CYREG_PRT2_AMUX
#define miso__BIE CYREG_PRT2_BIE
#define miso__BIT_MASK CYREG_PRT2_BIT_MASK
#define miso__BYP CYREG_PRT2_BYP
#define miso__CTL CYREG_PRT2_CTL
#define miso__DM0 CYREG_PRT2_DM0
#define miso__DM1 CYREG_PRT2_DM1
#define miso__DM2 CYREG_PRT2_DM2
#define miso__DR CYREG_PRT2_DR
#define miso__INP_DIS CYREG_PRT2_INP_DIS
#define miso__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define miso__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define miso__LCD_EN CYREG_PRT2_LCD_EN
#define miso__MASK 0x01u
#define miso__PORT 2u
#define miso__PRT CYREG_PRT2_PRT
#define miso__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define miso__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define miso__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define miso__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define miso__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define miso__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define miso__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define miso__PS CYREG_PRT2_PS
#define miso__SHIFT 0u
#define miso__SLW CYREG_PRT2_SLW

/* mosi */
#define mosi__0__INTTYPE CYREG_PICU2_INTTYPE1
#define mosi__0__MASK 0x02u
#define mosi__0__PC CYREG_PRT2_PC1
#define mosi__0__PORT 2u
#define mosi__0__SHIFT 1u
#define mosi__AG CYREG_PRT2_AG
#define mosi__AMUX CYREG_PRT2_AMUX
#define mosi__BIE CYREG_PRT2_BIE
#define mosi__BIT_MASK CYREG_PRT2_BIT_MASK
#define mosi__BYP CYREG_PRT2_BYP
#define mosi__CTL CYREG_PRT2_CTL
#define mosi__DM0 CYREG_PRT2_DM0
#define mosi__DM1 CYREG_PRT2_DM1
#define mosi__DM2 CYREG_PRT2_DM2
#define mosi__DR CYREG_PRT2_DR
#define mosi__INP_DIS CYREG_PRT2_INP_DIS
#define mosi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define mosi__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define mosi__LCD_EN CYREG_PRT2_LCD_EN
#define mosi__MASK 0x02u
#define mosi__PORT 2u
#define mosi__PRT CYREG_PRT2_PRT
#define mosi__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define mosi__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define mosi__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define mosi__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define mosi__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define mosi__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define mosi__PS CYREG_PRT2_PS
#define mosi__SHIFT 1u
#define mosi__SLW CYREG_PRT2_SLW

/* sclk */
#define sclk__0__INTTYPE CYREG_PICU2_INTTYPE4
#define sclk__0__MASK 0x10u
#define sclk__0__PC CYREG_PRT2_PC4
#define sclk__0__PORT 2u
#define sclk__0__SHIFT 4u
#define sclk__AG CYREG_PRT2_AG
#define sclk__AMUX CYREG_PRT2_AMUX
#define sclk__BIE CYREG_PRT2_BIE
#define sclk__BIT_MASK CYREG_PRT2_BIT_MASK
#define sclk__BYP CYREG_PRT2_BYP
#define sclk__CTL CYREG_PRT2_CTL
#define sclk__DM0 CYREG_PRT2_DM0
#define sclk__DM1 CYREG_PRT2_DM1
#define sclk__DM2 CYREG_PRT2_DM2
#define sclk__DR CYREG_PRT2_DR
#define sclk__INP_DIS CYREG_PRT2_INP_DIS
#define sclk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define sclk__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define sclk__LCD_EN CYREG_PRT2_LCD_EN
#define sclk__MASK 0x10u
#define sclk__PORT 2u
#define sclk__PRT CYREG_PRT2_PRT
#define sclk__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define sclk__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define sclk__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define sclk__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define sclk__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define sclk__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define sclk__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define sclk__PS CYREG_PRT2_PS
#define sclk__SHIFT 4u
#define sclk__SLW CYREG_PRT2_SLW

/* tick */
#define tick__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define tick__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define tick__INTC_MASK 0x01u
#define tick__INTC_NUMBER 0u
#define tick__INTC_PRIOR_NUM 7u
#define tick__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define tick__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define tick__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x02u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x04u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x04u
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x06u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x40u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x40u
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x04u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x10u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x10u
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x05u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x20u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x20u
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x01u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x02u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x02u

/* I2C_1 */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x03u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x08u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x08u

/* StepDir */
#define StepDir_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define StepDir_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define StepDir_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define StepDir_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define StepDir_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define StepDir_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define StepDir_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define StepDir_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB07_A0
#define StepDir_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB07_A1
#define StepDir_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define StepDir_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB07_D0
#define StepDir_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB07_D1
#define StepDir_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define StepDir_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB07_F0
#define StepDir_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB07_F1
#define StepDir_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define StepDir_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define StepDir_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define StepDir_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define StepDir_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define StepDir_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define StepDir_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define StepDir_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB08_A0
#define StepDir_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB08_A1
#define StepDir_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define StepDir_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB08_D0
#define StepDir_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB08_D1
#define StepDir_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define StepDir_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB08_F0
#define StepDir_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB08_F1
#define StepDir_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define StepDir_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define StepDir_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define StepDir_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define StepDir_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define StepDir_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define StepDir_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define StepDir_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB09_A0
#define StepDir_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB09_A1
#define StepDir_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define StepDir_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB09_D0
#define StepDir_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB09_D1
#define StepDir_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define StepDir_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB09_F0
#define StepDir_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB09_F1
#define StepDir_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define StepDir_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define StepDir_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define StepDir_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define StepDir_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define StepDir_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define StepDir_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define StepDir_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB10_A0
#define StepDir_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB10_A1
#define StepDir_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define StepDir_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB10_D0
#define StepDir_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB10_D1
#define StepDir_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define StepDir_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define StepDir_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB10_F0
#define StepDir_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB10_F1
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define StepDir_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define StepDir_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define StepDir_CounterUDB_sSTSReg_stsreg__0__POS 0
#define StepDir_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define StepDir_CounterUDB_sSTSReg_stsreg__1__POS 1
#define StepDir_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define StepDir_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define StepDir_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define StepDir_CounterUDB_sSTSReg_stsreg__2__POS 2
#define StepDir_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define StepDir_CounterUDB_sSTSReg_stsreg__3__POS 3
#define StepDir_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define StepDir_CounterUDB_sSTSReg_stsreg__5__POS 5
#define StepDir_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define StepDir_CounterUDB_sSTSReg_stsreg__6__POS 6
#define StepDir_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define StepDir_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define StepDir_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define StepDir_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define StepDir_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define StepDir_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define StepDir_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define StepDir_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB04_ST

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* Step_reg */
#define Step_reg_Sync_ctrl_reg__0__MASK 0x01u
#define Step_reg_Sync_ctrl_reg__0__POS 0
#define Step_reg_Sync_ctrl_reg__1__MASK 0x02u
#define Step_reg_Sync_ctrl_reg__1__POS 1
#define Step_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Step_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Step_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Step_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Step_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Step_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Step_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Step_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Step_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Step_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Step_reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Step_reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Step_reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define Step_reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Step_reg_Sync_ctrl_reg__MASK 0x03u
#define Step_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Step_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Step_reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* sw1_read */
#define sw1_read_sts_sts_reg__0__MASK 0x01u
#define sw1_read_sts_sts_reg__0__POS 0
#define sw1_read_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define sw1_read_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define sw1_read_sts_sts_reg__MASK 0x01u
#define sw1_read_sts_sts_reg__MASK_REG CYREG_B0_UDB08_MSK
#define sw1_read_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define sw1_read_sts_sts_reg__STATUS_REG CYREG_B0_UDB08_ST

/* x_ref_in */
#define x_ref_in__0__INTTYPE CYREG_PICU3_INTTYPE3
#define x_ref_in__0__MASK 0x08u
#define x_ref_in__0__PC CYREG_PRT3_PC3
#define x_ref_in__0__PORT 3u
#define x_ref_in__0__SHIFT 3u
#define x_ref_in__AG CYREG_PRT3_AG
#define x_ref_in__AMUX CYREG_PRT3_AMUX
#define x_ref_in__BIE CYREG_PRT3_BIE
#define x_ref_in__BIT_MASK CYREG_PRT3_BIT_MASK
#define x_ref_in__BYP CYREG_PRT3_BYP
#define x_ref_in__CTL CYREG_PRT3_CTL
#define x_ref_in__DM0 CYREG_PRT3_DM0
#define x_ref_in__DM1 CYREG_PRT3_DM1
#define x_ref_in__DM2 CYREG_PRT3_DM2
#define x_ref_in__DR CYREG_PRT3_DR
#define x_ref_in__INP_DIS CYREG_PRT3_INP_DIS
#define x_ref_in__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define x_ref_in__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define x_ref_in__LCD_EN CYREG_PRT3_LCD_EN
#define x_ref_in__MASK 0x08u
#define x_ref_in__PORT 3u
#define x_ref_in__PRT CYREG_PRT3_PRT
#define x_ref_in__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define x_ref_in__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define x_ref_in__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define x_ref_in__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define x_ref_in__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define x_ref_in__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define x_ref_in__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define x_ref_in__PS CYREG_PRT3_PS
#define x_ref_in__SHIFT 3u
#define x_ref_in__SLW CYREG_PRT3_SLW

/* Direction */
#define Direction_Sync_ctrl_reg__0__MASK 0x01u
#define Direction_Sync_ctrl_reg__0__POS 0
#define Direction_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Direction_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Direction_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Direction_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Direction_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Direction_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Direction_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Direction_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Direction_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Direction_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Direction_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Direction_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define Direction_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Direction_Sync_ctrl_reg__MASK 0x01u
#define Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Direction_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* Microstep */
#define Microstep_Sync_ctrl_reg__0__MASK 0x01u
#define Microstep_Sync_ctrl_reg__0__POS 0
#define Microstep_Sync_ctrl_reg__1__MASK 0x02u
#define Microstep_Sync_ctrl_reg__1__POS 1
#define Microstep_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Microstep_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Microstep_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Microstep_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Microstep_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Microstep_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Microstep_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Microstep_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Microstep_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Microstep_Sync_ctrl_reg__2__MASK 0x04u
#define Microstep_Sync_ctrl_reg__2__POS 2
#define Microstep_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Microstep_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Microstep_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Microstep_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Microstep_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Microstep_Sync_ctrl_reg__MASK 0x07u
#define Microstep_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Microstep_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Microstep_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* ShiftReg_1 */
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B0_UDB02_A0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B0_UDB02_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B0_UDB02_D0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B0_UDB02_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B0_UDB02_F0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B0_UDB02_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B0_UDB03_A0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B0_UDB03_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B0_UDB03_D0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B0_UDB03_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B0_UDB03_F0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B0_UDB03_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B0_UDB04_A0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B0_UDB04_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B0_UDB04_D0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B0_UDB04_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B0_UDB04_F0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B0_UDB04_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B0_UDB05_A0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B0_UDB05_A1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B0_UDB05_D0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B0_UDB05_D1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B0_UDB05_F0
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B0_UDB05_F1
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_1_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define ShiftReg_1_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_1_bSR_StsReg__3__POS 3
#define ShiftReg_1_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_1_bSR_StsReg__4__POS 4
#define ShiftReg_1_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_1_bSR_StsReg__5__POS 5
#define ShiftReg_1_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_1_bSR_StsReg__6__POS 6
#define ShiftReg_1_bSR_StsReg__MASK 0x78u
#define ShiftReg_1_bSR_StsReg__MASK_REG CYREG_B0_UDB05_MSK
#define ShiftReg_1_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_1_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ShiftReg_1_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define ShiftReg_1_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define ShiftReg_1_bSR_StsReg__STATUS_REG CYREG_B0_UDB05_ST
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB05_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB05_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Interrupt_t */
#define Interrupt_t__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Interrupt_t__0__MASK 0x80u
#define Interrupt_t__0__PC CYREG_PRT3_PC7
#define Interrupt_t__0__PORT 3u
#define Interrupt_t__0__SHIFT 7u
#define Interrupt_t__AG CYREG_PRT3_AG
#define Interrupt_t__AMUX CYREG_PRT3_AMUX
#define Interrupt_t__BIE CYREG_PRT3_BIE
#define Interrupt_t__BIT_MASK CYREG_PRT3_BIT_MASK
#define Interrupt_t__BYP CYREG_PRT3_BYP
#define Interrupt_t__CTL CYREG_PRT3_CTL
#define Interrupt_t__DM0 CYREG_PRT3_DM0
#define Interrupt_t__DM1 CYREG_PRT3_DM1
#define Interrupt_t__DM2 CYREG_PRT3_DM2
#define Interrupt_t__DR CYREG_PRT3_DR
#define Interrupt_t__INP_DIS CYREG_PRT3_INP_DIS
#define Interrupt_t__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Interrupt_t__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Interrupt_t__LCD_EN CYREG_PRT3_LCD_EN
#define Interrupt_t__MASK 0x80u
#define Interrupt_t__PORT 3u
#define Interrupt_t__PRT CYREG_PRT3_PRT
#define Interrupt_t__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Interrupt_t__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Interrupt_t__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Interrupt_t__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Interrupt_t__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Interrupt_t__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Interrupt_t__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Interrupt_t__PS CYREG_PRT3_PS
#define Interrupt_t__SHIFT 7u
#define Interrupt_t__SLW CYREG_PRT3_SLW

/* ADC_DelSig_1 */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "StepperTorqueControl"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
