// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_0837_vsc_0_vscale_core_polyphase (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        SrcYUV422_dout,
        SrcYUV422_empty_n,
        SrcYUV422_read,
        vfltCoeff_address0,
        vfltCoeff_ce0,
        vfltCoeff_q0,
        OutYUV_din,
        OutYUV_full_n,
        OutYUV_write,
        HeightIn_dout,
        HeightIn_empty_n,
        HeightIn_read,
        Width_dout,
        Width_empty_n,
        Width_read,
        HeightOut_dout,
        HeightOut_empty_n,
        HeightOut_read,
        LineRate_dout,
        LineRate_empty_n,
        LineRate_read,
        Width_out_din,
        Width_out_full_n,
        Width_out_write,
        HeightOut_out_din,
        HeightOut_out_full_n,
        HeightOut_out_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_state4 = 6'd4;
parameter    ap_ST_fsm_state5 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_state16 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [23:0] SrcYUV422_dout;
input   SrcYUV422_empty_n;
output   SrcYUV422_read;
output  [8:0] vfltCoeff_address0;
output   vfltCoeff_ce0;
input  [15:0] vfltCoeff_q0;
output  [23:0] OutYUV_din;
input   OutYUV_full_n;
output   OutYUV_write;
input  [9:0] HeightIn_dout;
input   HeightIn_empty_n;
output   HeightIn_read;
input  [10:0] Width_dout;
input   Width_empty_n;
output   Width_read;
input  [9:0] HeightOut_dout;
input   HeightOut_empty_n;
output   HeightOut_read;
input  [31:0] LineRate_dout;
input   LineRate_empty_n;
output   LineRate_read;
output  [10:0] Width_out_din;
input   Width_out_full_n;
output   Width_out_write;
output  [9:0] HeightOut_out_din;
input   HeightOut_out_full_n;
output   HeightOut_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg SrcYUV422_read;
reg vfltCoeff_ce0;
reg OutYUV_write;
reg HeightIn_read;
reg Width_read;
reg HeightOut_read;
reg LineRate_read;
reg Width_out_write;
reg HeightOut_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    SrcYUV422_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln299_reg_2157;
reg   [0:0] brmerge221_i_reg_2118;
reg   [0:0] cmp81_i_reg_2095;
reg    OutYUV_blk_n;
reg    ap_enable_reg_pp1_iter9;
reg   [0:0] OutputWriteEn_reg_2086;
reg    HeightIn_blk_n;
reg    Width_blk_n;
reg    HeightOut_blk_n;
reg    LineRate_blk_n;
reg    Width_out_blk_n;
reg    HeightOut_out_blk_n;
reg   [8:0] indvar_flatten_reg_511;
reg   [6:0] i_reg_522;
reg   [2:0] j_reg_533;
reg   [10:0] x_reg_610;
reg   [7:0] PixArray_val_V_5_2_0_i_reg_621;
reg   [7:0] PixArrayVal_val_V_1_reg_631;
reg   [7:0] PixArrayVal_val_V_0_reg_641;
reg   [7:0] PixArray_val_V_5_2_1_i_reg_678;
reg   [7:0] PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg;
wire    ap_block_state6_pp1_stage0_iter0;
reg    ap_predicate_op203_read_state7;
reg    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_state8_pp1_stage0_iter2;
wire    ap_block_state9_pp1_stage0_iter3;
wire    ap_block_state10_pp1_stage0_iter4;
wire    ap_block_state11_pp1_stage0_iter5;
wire    ap_block_state12_pp1_stage0_iter6;
wire    ap_block_state13_pp1_stage0_iter7;
wire    ap_block_state14_pp1_stage0_iter8;
reg    ap_block_state15_pp1_stage0_iter9;
reg    ap_block_pp1_stage0_11001;
reg   [7:0] PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_5_2_1_i_reg_678_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_5_1_1_i_reg_689;
reg   [7:0] PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg;
reg   [7:0] PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_5_1_1_i_reg_689_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_5_0_1_i_reg_700;
reg   [7:0] PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg;
reg   [7:0] PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_5_0_1_i_reg_700_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_4_2_0_i_reg_711;
reg   [7:0] PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg;
reg   [7:0] PixArray_val_V_4_2_0_i_reg_711_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_4_1_0_i_reg_721;
reg   [7:0] PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg;
reg   [7:0] PixArray_val_V_4_1_0_i_reg_721_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_4_0_0_i_reg_731;
reg   [7:0] PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg;
reg   [7:0] PixArray_val_V_4_0_0_i_reg_731_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_3_2_0_i_reg_741;
reg   [7:0] PixArray_val_V_3_2_0_i_reg_741_pp1_iter3_reg;
reg   [7:0] PixArray_val_V_3_1_0_i_reg_751;
reg   [7:0] PixArray_val_V_3_1_0_i_reg_751_pp1_iter3_reg;
reg   [7:0] PixArray_val_V_3_0_0_i_reg_761;
reg   [7:0] PixArray_val_V_3_0_0_i_reg_761_pp1_iter3_reg;
reg   [7:0] PixArray_val_V_2_2_0_i_reg_771;
reg   [7:0] PixArray_val_V_2_1_0_i_reg_781;
reg   [7:0] PixArray_val_V_2_0_0_i_reg_791;
reg   [10:0] InPixels_reg_2003;
reg   [31:0] Rate_reg_2008;
wire   [31:0] zext_ln222_fu_828_p1;
reg   [31:0] zext_ln222_reg_2013;
wire   [16:0] zext_ln225_fu_832_p1;
reg   [16:0] zext_ln225_reg_2018;
wire   [9:0] YLoopSize_fu_850_p2;
reg   [9:0] YLoopSize_reg_2023;
wire   [8:0] add_ln250_1_fu_856_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln250_fu_862_p2;
reg   [0:0] icmp_ln250_reg_2033;
wire   [2:0] select_ln250_fu_880_p3;
reg   [2:0] select_ln250_reg_2037;
wire   [6:0] select_ln250_1_fu_888_p3;
reg   [6:0] select_ln250_1_reg_2041;
wire   [2:0] add_ln253_fu_941_p2;
wire   [9:0] y_1_fu_956_p2;
reg   [9:0] y_1_reg_2057;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln260_fu_962_p2;
wire   [31:0] offset_4_fu_1085_p3;
reg   [31:0] offset_4_reg_2066;
wire   [7:0] Phase_fu_1093_p3;
reg   [7:0] Phase_reg_2071;
wire   [31:0] WriteLocNext_2_fu_1101_p3;
reg   [31:0] WriteLocNext_2_reg_2076;
wire   [15:0] PixArrayLoc_3_fu_1109_p3;
reg   [15:0] PixArrayLoc_3_reg_2081;
wire   [0:0] OutputWriteEn_fu_1117_p2;
wire   [0:0] GetNewLine_2_fu_1123_p3;
reg   [0:0] GetNewLine_2_reg_2090;
wire   [0:0] cmp81_i_fu_1167_p2;
wire   [0:0] cmp106_i_fu_1172_p2;
reg   [0:0] cmp106_i_reg_2099;
wire   [0:0] brmerge221_i_fu_1178_p2;
reg   [5:0] FiltCoeff_0_addr_1_reg_2122;
reg   [5:0] FiltCoeff_1_addr_1_reg_2127;
reg   [5:0] FiltCoeff_2_addr_1_reg_2132;
reg   [5:0] FiltCoeff_3_addr_1_reg_2137;
reg   [5:0] FiltCoeff_4_addr_1_reg_2142;
reg   [5:0] FiltCoeff_5_addr_1_reg_2147;
wire   [10:0] x_1_fu_1184_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln299_fu_1190_p2;
reg   [0:0] icmp_ln299_reg_2157_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_0_addr_reg_2161;
reg   [10:0] LineBuf_val_V_1_addr_reg_2167;
reg   [10:0] LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_2_addr_reg_2173;
reg   [10:0] LineBuf_val_V_2_addr_reg_2173_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_3_addr_reg_2179;
reg   [10:0] LineBuf_val_V_3_addr_reg_2179_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_4_addr_reg_2185;
reg   [10:0] LineBuf_val_V_4_addr_reg_2185_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_5_addr_reg_2191;
reg   [10:0] LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg;
wire   [7:0] PixArray_val_V_5_0_1_fu_1205_p1;
reg   [7:0] PixArray_val_V_5_0_1_reg_2197;
reg   [7:0] PixArray_val_V_5_1_2_reg_2204;
reg   [7:0] PixArray_val_V_5_2_2_reg_2211;
wire   [7:0] PixArray_val_V_4_0_fu_1232_p1;
reg   [7:0] PixArray_val_V_4_0_reg_2218;
reg   [7:0] PixArray_val_V_4_1_reg_2225;
reg   [7:0] PixArray_val_V_4_2_reg_2232;
wire   [7:0] PixArray_val_V_3_0_fu_1256_p1;
reg   [7:0] PixArray_val_V_3_0_reg_2239;
reg   [7:0] PixArray_val_V_3_1_reg_2246;
reg   [7:0] PixArray_val_V_3_2_reg_2253;
wire   [7:0] PixArray_val_V_2_0_fu_1280_p1;
reg   [7:0] PixArray_val_V_2_0_reg_2260;
reg   [7:0] PixArray_val_V_2_1_reg_2267;
reg   [7:0] PixArray_val_V_2_2_reg_2274;
wire   [7:0] PixArray_val_V_1_0_fu_1304_p1;
reg   [7:0] PixArray_val_V_1_0_reg_2281;
reg   [7:0] PixArray_val_V_1_1_reg_2287;
reg   [7:0] PixArray_val_V_1_2_reg_2293;
wire  signed [23:0] sext_ln215_fu_1389_p1;
wire  signed [23:0] sext_ln215_1_fu_1550_p1;
wire  signed [23:0] sext_ln215_2_fu_1566_p1;
wire  signed [23:0] sext_ln215_3_fu_1585_p1;
wire  signed [23:0] sext_ln215_4_fu_1610_p1;
wire  signed [25:0] grp_fu_1895_p3;
reg    ap_enable_reg_pp1_iter6;
wire  signed [23:0] sext_ln215_5_fu_1632_p1;
wire  signed [25:0] grp_fu_1903_p3;
wire  signed [25:0] grp_fu_1911_p3;
wire  signed [26:0] grp_fu_1946_p3;
reg    ap_enable_reg_pp1_iter8;
wire  signed [26:0] grp_fu_1954_p3;
wire  signed [26:0] grp_fu_1962_p3;
reg    ap_block_state1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state6;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter7;
reg   [5:0] FiltCoeff_0_address0;
reg    FiltCoeff_0_ce0;
reg    FiltCoeff_0_we0;
wire   [15:0] FiltCoeff_0_q0;
reg   [5:0] FiltCoeff_1_address0;
reg    FiltCoeff_1_ce0;
reg    FiltCoeff_1_we0;
wire   [15:0] FiltCoeff_1_q0;
reg   [5:0] FiltCoeff_2_address0;
reg    FiltCoeff_2_ce0;
reg    FiltCoeff_2_we0;
wire   [15:0] FiltCoeff_2_q0;
reg   [5:0] FiltCoeff_3_address0;
reg    FiltCoeff_3_ce0;
reg    FiltCoeff_3_we0;
wire   [15:0] FiltCoeff_3_q0;
reg   [5:0] FiltCoeff_4_address0;
reg    FiltCoeff_4_ce0;
reg    FiltCoeff_4_we0;
wire   [15:0] FiltCoeff_4_q0;
reg   [5:0] FiltCoeff_5_address0;
reg    FiltCoeff_5_ce0;
reg    FiltCoeff_5_we0;
wire   [15:0] FiltCoeff_5_q0;
wire   [10:0] LineBuf_val_V_0_address0;
reg    LineBuf_val_V_0_ce0;
reg    LineBuf_val_V_0_we0;
wire   [10:0] LineBuf_val_V_0_address1;
reg    LineBuf_val_V_0_ce1;
wire   [23:0] LineBuf_val_V_0_q1;
wire   [10:0] LineBuf_val_V_1_address0;
reg    LineBuf_val_V_1_ce0;
reg    LineBuf_val_V_1_we0;
wire   [23:0] LineBuf_val_V_1_d0;
wire   [10:0] LineBuf_val_V_1_address1;
reg    LineBuf_val_V_1_ce1;
wire   [23:0] LineBuf_val_V_1_q1;
wire   [10:0] LineBuf_val_V_2_address0;
reg    LineBuf_val_V_2_ce0;
reg    LineBuf_val_V_2_we0;
wire   [23:0] LineBuf_val_V_2_d0;
wire   [10:0] LineBuf_val_V_2_address1;
reg    LineBuf_val_V_2_ce1;
wire   [23:0] LineBuf_val_V_2_q1;
wire   [10:0] LineBuf_val_V_3_address0;
reg    LineBuf_val_V_3_ce0;
reg    LineBuf_val_V_3_we0;
wire   [23:0] LineBuf_val_V_3_d0;
wire   [10:0] LineBuf_val_V_3_address1;
reg    LineBuf_val_V_3_ce1;
wire   [23:0] LineBuf_val_V_3_q1;
wire   [10:0] LineBuf_val_V_4_address0;
reg    LineBuf_val_V_4_ce0;
reg    LineBuf_val_V_4_we0;
wire   [23:0] LineBuf_val_V_4_d0;
wire   [10:0] LineBuf_val_V_4_address1;
reg    LineBuf_val_V_4_ce1;
wire   [23:0] LineBuf_val_V_4_q1;
wire   [10:0] LineBuf_val_V_5_address0;
reg    LineBuf_val_V_5_ce0;
reg    LineBuf_val_V_5_we0;
wire   [23:0] LineBuf_val_V_5_d0;
wire   [10:0] LineBuf_val_V_5_address1;
reg    LineBuf_val_V_5_ce1;
wire   [23:0] LineBuf_val_V_5_q1;
reg   [6:0] ap_phi_mux_i_phi_fu_526_p4;
wire    ap_block_pp0_stage0;
reg   [9:0] y_reg_544;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state4;
reg   [0:0] GetNewLine_reg_555;
reg   [15:0] PixArrayLoc_reg_566;
reg   [31:0] WriteLocNext_3_reg_577;
reg   [7:0] PhaseV_reg_588;
reg   [31:0] offset_reg_599;
reg   [7:0] ap_phi_mux_PixArray_val_V_5_2_0_i_phi_fu_624_p4;
wire   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_0_i_reg_621;
reg   [7:0] ap_phi_mux_PixArrayVal_val_V_1_phi_fu_634_p4;
wire   [7:0] ap_phi_reg_pp1_iter1_PixArrayVal_val_V_1_reg_631;
reg   [7:0] ap_phi_mux_PixArrayVal_val_V_0_phi_fu_644_p4;
wire   [7:0] PixArray_val_V_5_0_fu_1358_p1;
wire   [7:0] ap_phi_reg_pp1_iter1_PixArrayVal_val_V_0_reg_641;
reg   [7:0] ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4;
wire   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_0_2_0_i_reg_651;
reg   [7:0] ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4;
wire   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_0_1_0_i_reg_660;
reg   [7:0] ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4;
wire   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_0_0_0_i_reg_669;
wire   [7:0] PixArray_val_V_0_0_fu_1331_p1;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_2_1_i_reg_678;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_1_i_reg_678;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_1_1_i_reg_689;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_1_1_i_reg_689;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_0_1_i_reg_700;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_0_1_i_reg_700;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_4_2_0_i_reg_711;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_4_2_0_i_reg_711;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_4_1_0_i_reg_721;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_4_1_0_i_reg_721;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_4_0_0_i_reg_731;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_4_0_0_i_reg_731;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_3_2_0_i_reg_741;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_3_2_0_i_reg_741;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_3_1_0_i_reg_751;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_3_1_0_i_reg_751;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_3_0_0_i_reg_761;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_3_0_0_i_reg_761;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_2_2_0_i_reg_771;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_2_2_0_i_reg_771;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_2_1_0_i_reg_781;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_2_1_0_i_reg_781;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_2_0_0_i_reg_791;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_2_0_0_i_reg_791;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_1_2_0_i_reg_801;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_1_2_0_i_reg_801;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_801;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_1_1_0_i_reg_810;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_1_1_0_i_reg_810;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_810;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_1_0_0_i_reg_819;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_1_0_0_i_reg_819;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_819;
wire   [63:0] zext_ln255_2_fu_936_p1;
wire   [63:0] zext_ln250_fu_947_p1;
wire   [63:0] idxprom5_i_i_fu_1147_p1;
wire   [63:0] idxprom5_i51_i_fu_1195_p1;
reg    ap_block_pp1_stage0_01001;
wire   [0:0] icmp_ln225_fu_836_p2;
wire   [9:0] TotalLines_fu_842_p3;
wire   [0:0] icmp_ln253_fu_874_p2;
wire   [6:0] add_ln250_fu_868_p2;
wire   [5:0] trunc_ln255_fu_896_p1;
wire   [7:0] tmp_1_fu_908_p3;
wire   [8:0] tmp_cast_fu_900_p3;
wire   [8:0] zext_ln255_fu_916_p1;
wire   [8:0] sub_ln255_fu_920_p2;
wire   [8:0] zext_ln255_1_fu_926_p1;
wire   [8:0] add_ln255_fu_930_p2;
wire   [5:0] trunc_ln_fu_973_p4;
wire   [15:0] tmp_fu_987_p4;
wire   [0:0] GetNewLine_1_fu_997_p2;
wire   [31:0] offset_1_fu_1009_p2;
wire   [15:0] PixArrayLoc_1_fu_1003_p2;
wire   [31:0] offset_2_fu_1015_p3;
wire   [15:0] tmp_2_fu_1031_p4;
wire   [0:0] icmp_ln288_fu_1041_p2;
wire   [0:0] icmp_ln288_1_fu_1047_p2;
wire   [0:0] and_ln288_fu_1052_p2;
wire   [31:0] offset_3_fu_1058_p2;
wire   [31:0] WriteLocNext_fu_1063_p2;
wire   [0:0] icmp_ln269_fu_967_p2;
wire   [31:0] select_ln288_fu_1069_p3;
wire   [7:0] zext_ln242_fu_983_p1;
wire   [31:0] select_ln288_1_fu_1077_p3;
wire   [15:0] PixArrayLoc_2_fu_1023_p3;
wire   [7:0] tmp_3_fu_1131_p4;
wire   [16:0] PixArrayLoc_2_cast_i_fu_1157_p1;
wire   [16:0] add79_i_fu_1161_p2;
wire   [0:0] icmp124_fu_1141_p2;
wire   [7:0] PixArray_val_V_0_2_2_fu_1413_p3;
wire   [7:0] PixArrayVal_val_V_1_2_fu_1401_p3;
wire   [7:0] PixArrayVal_val_V_0_2_fu_1407_p3;
wire   [7:0] PixArray_val_V_1_2_1_fu_1442_p3;
wire   [7:0] PixArrayVal_val_V_1_4_fu_1430_p3;
wire   [7:0] PixArrayVal_val_V_0_4_fu_1436_p3;
wire   [7:0] PixArray_val_V_2_2_1_fu_1471_p3;
wire   [7:0] PixArrayVal_val_V_1_6_fu_1459_p3;
wire   [7:0] PixArrayVal_val_V_0_6_fu_1465_p3;
wire   [7:0] PixArray_val_V_3_2_1_fu_1500_p3;
wire   [7:0] PixArrayVal_val_V_1_8_fu_1488_p3;
wire   [7:0] PixArrayVal_val_V_0_8_fu_1494_p3;
wire   [7:0] PixArray_val_V_4_2_1_fu_1529_p3;
wire   [7:0] PixArrayVal_val_V_1_10_fu_1517_p3;
wire   [7:0] PixArrayVal_val_V_0_10_fu_1523_p3;
wire  signed [23:0] grp_fu_1841_p3;
wire  signed [23:0] grp_fu_1850_p3;
wire  signed [23:0] grp_fu_1859_p3;
wire  signed [24:0] grp_fu_1868_p3;
wire  signed [24:0] grp_fu_1877_p3;
wire  signed [24:0] grp_fu_1886_p3;
wire  signed [25:0] grp_fu_1919_p3;
wire  signed [25:0] grp_fu_1928_p3;
wire  signed [25:0] grp_fu_1937_p3;
wire  signed [26:0] grp_fu_1970_p3;
wire   [6:0] tmp_5_fu_1660_p4;
wire   [0:0] tmp_4_fu_1653_p3;
wire   [0:0] xor_ln301_fu_1684_p2;
wire   [0:0] icmp_ln401_fu_1669_p2;
wire   [0:0] or_ln301_fu_1698_p2;
wire   [7:0] select_ln301_3_fu_1690_p3;
wire   [7:0] trunc_ln2_fu_1675_p4;
wire  signed [26:0] grp_fu_1981_p3;
wire   [6:0] tmp_7_fu_1719_p4;
wire   [0:0] tmp_6_fu_1712_p3;
wire   [0:0] xor_ln301_1_fu_1743_p2;
wire   [0:0] icmp_ln401_1_fu_1728_p2;
wire   [0:0] or_ln301_1_fu_1757_p2;
wire   [7:0] select_ln301_4_fu_1749_p3;
wire   [7:0] trunc_ln301_1_fu_1734_p4;
wire  signed [26:0] grp_fu_1992_p3;
wire   [6:0] tmp_9_fu_1778_p4;
wire   [0:0] tmp_8_fu_1771_p3;
wire   [0:0] xor_ln301_2_fu_1802_p2;
wire   [0:0] icmp_ln401_2_fu_1787_p2;
wire   [0:0] or_ln301_2_fu_1816_p2;
wire   [7:0] select_ln301_5_fu_1808_p3;
wire   [7:0] trunc_ln301_2_fu_1793_p4;
wire   [7:0] select_ln301_2_fu_1822_p3;
wire   [7:0] select_ln301_1_fu_1763_p3;
wire   [7:0] select_ln301_fu_1704_p3;
wire   [7:0] grp_fu_1841_p0;
wire  signed [15:0] grp_fu_1841_p1;
wire   [12:0] grp_fu_1841_p2;
wire   [7:0] grp_fu_1850_p0;
wire  signed [15:0] grp_fu_1850_p1;
wire   [12:0] grp_fu_1850_p2;
wire   [7:0] grp_fu_1859_p0;
wire  signed [15:0] grp_fu_1859_p1;
wire   [12:0] grp_fu_1859_p2;
wire   [7:0] grp_fu_1868_p0;
wire  signed [15:0] grp_fu_1868_p1;
wire   [7:0] grp_fu_1877_p0;
wire  signed [15:0] grp_fu_1877_p1;
wire   [7:0] grp_fu_1886_p0;
wire  signed [15:0] grp_fu_1886_p1;
wire   [7:0] grp_fu_1895_p0;
wire  signed [15:0] grp_fu_1895_p1;
wire   [7:0] grp_fu_1903_p0;
wire  signed [15:0] grp_fu_1903_p1;
wire   [7:0] grp_fu_1911_p0;
wire  signed [15:0] grp_fu_1911_p1;
wire   [7:0] grp_fu_1919_p0;
wire  signed [15:0] grp_fu_1919_p1;
wire   [7:0] grp_fu_1928_p0;
wire  signed [15:0] grp_fu_1928_p1;
wire   [7:0] grp_fu_1937_p0;
wire  signed [15:0] grp_fu_1937_p1;
wire   [7:0] grp_fu_1946_p0;
wire  signed [15:0] grp_fu_1946_p1;
wire   [7:0] grp_fu_1954_p0;
wire  signed [15:0] grp_fu_1954_p1;
wire   [7:0] grp_fu_1962_p0;
wire  signed [15:0] grp_fu_1962_p1;
wire   [7:0] grp_fu_1970_p0;
wire  signed [15:0] grp_fu_1970_p1;
wire   [7:0] grp_fu_1981_p0;
wire  signed [15:0] grp_fu_1981_p1;
wire   [7:0] grp_fu_1992_p0;
wire  signed [15:0] grp_fu_1992_p1;
reg    grp_fu_1841_ce;
reg    grp_fu_1850_ce;
reg    grp_fu_1859_ce;
reg    grp_fu_1868_ce;
reg    grp_fu_1877_ce;
reg    grp_fu_1886_ce;
reg    grp_fu_1895_ce;
reg    grp_fu_1903_ce;
reg    grp_fu_1911_ce;
reg    grp_fu_1919_ce;
reg    grp_fu_1928_ce;
reg    grp_fu_1937_ce;
reg    grp_fu_1946_ce;
reg    grp_fu_1954_ce;
reg    grp_fu_1962_ce;
reg    grp_fu_1970_ce;
reg    grp_fu_1981_ce;
reg    grp_fu_1992_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_block_pp1;
reg    ap_enable_operation_161;
reg    ap_enable_state6_pp1_iter0_stage0;
reg    ap_enable_operation_177;
reg    ap_enable_state7_pp1_iter1_stage0;
reg    ap_predicate_op207_store_state7;
reg    ap_enable_operation_207;
reg    ap_enable_operation_163;
reg    ap_enable_operation_181;
reg    ap_predicate_op249_store_state8;
reg    ap_enable_operation_249;
reg    ap_enable_state8_pp1_iter2_stage0;
reg    ap_enable_operation_165;
reg    ap_enable_operation_185;
reg    ap_predicate_op244_store_state8;
reg    ap_enable_operation_244;
reg    ap_enable_operation_167;
reg    ap_enable_operation_189;
reg    ap_predicate_op239_store_state8;
reg    ap_enable_operation_239;
reg    ap_enable_operation_169;
reg    ap_enable_operation_193;
reg    ap_predicate_op234_store_state8;
reg    ap_enable_operation_234;
reg    ap_enable_operation_171;
reg    ap_enable_operation_197;
reg    ap_predicate_op229_store_state8;
reg    ap_enable_operation_229;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [23:0] grp_fu_1841_p00;
wire   [23:0] grp_fu_1850_p00;
wire   [23:0] grp_fu_1859_p00;
wire   [23:0] grp_fu_1868_p00;
wire   [23:0] grp_fu_1877_p00;
wire   [23:0] grp_fu_1886_p00;
wire   [23:0] grp_fu_1895_p00;
wire   [23:0] grp_fu_1903_p00;
wire   [23:0] grp_fu_1911_p00;
wire   [23:0] grp_fu_1919_p00;
wire   [23:0] grp_fu_1928_p00;
wire   [23:0] grp_fu_1937_p00;
wire   [23:0] grp_fu_1946_p00;
wire   [23:0] grp_fu_1954_p00;
wire   [23:0] grp_fu_1962_p00;
wire   [23:0] grp_fu_1970_p00;
wire   [23:0] grp_fu_1981_p00;
wire   [23:0] grp_fu_1992_p00;
reg    ap_condition_102;
reg    ap_condition_676;
reg    ap_condition_673;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
end

bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_0_address0),
    .ce0(FiltCoeff_0_ce0),
    .we0(FiltCoeff_0_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_0_q0)
);

bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_1_address0),
    .ce0(FiltCoeff_1_ce0),
    .we0(FiltCoeff_1_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_1_q0)
);

bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_2_address0),
    .ce0(FiltCoeff_2_ce0),
    .we0(FiltCoeff_2_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_2_q0)
);

bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_3_address0),
    .ce0(FiltCoeff_3_ce0),
    .we0(FiltCoeff_3_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_3_q0)
);

bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_4_address0),
    .ce0(FiltCoeff_4_ce0),
    .we0(FiltCoeff_4_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_4_q0)
);

bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_5_address0),
    .ce0(FiltCoeff_5_ce0),
    .we0(FiltCoeff_5_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_5_q0)
);

bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
LineBuf_val_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_0_address0),
    .ce0(LineBuf_val_V_0_ce0),
    .we0(LineBuf_val_V_0_we0),
    .d0(SrcYUV422_dout),
    .address1(LineBuf_val_V_0_address1),
    .ce1(LineBuf_val_V_0_ce1),
    .q1(LineBuf_val_V_0_q1)
);

bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
LineBuf_val_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_1_address0),
    .ce0(LineBuf_val_V_1_ce0),
    .we0(LineBuf_val_V_1_we0),
    .d0(LineBuf_val_V_1_d0),
    .address1(LineBuf_val_V_1_address1),
    .ce1(LineBuf_val_V_1_ce1),
    .q1(LineBuf_val_V_1_q1)
);

bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
LineBuf_val_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_2_address0),
    .ce0(LineBuf_val_V_2_ce0),
    .we0(LineBuf_val_V_2_we0),
    .d0(LineBuf_val_V_2_d0),
    .address1(LineBuf_val_V_2_address1),
    .ce1(LineBuf_val_V_2_ce1),
    .q1(LineBuf_val_V_2_q1)
);

bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
LineBuf_val_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_3_address0),
    .ce0(LineBuf_val_V_3_ce0),
    .we0(LineBuf_val_V_3_we0),
    .d0(LineBuf_val_V_3_d0),
    .address1(LineBuf_val_V_3_address1),
    .ce1(LineBuf_val_V_3_ce1),
    .q1(LineBuf_val_V_3_q1)
);

bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
LineBuf_val_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_4_address0),
    .ce0(LineBuf_val_V_4_ce0),
    .we0(LineBuf_val_V_4_we0),
    .d0(LineBuf_val_V_4_d0),
    .address1(LineBuf_val_V_4_address1),
    .ce1(LineBuf_val_V_4_ce1),
    .q1(LineBuf_val_V_4_q1)
);

bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
LineBuf_val_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_5_address0),
    .ce0(LineBuf_val_V_5_ce0),
    .we0(LineBuf_val_V_5_we0),
    .d0(LineBuf_val_V_5_d0),
    .address1(LineBuf_val_V_5_address1),
    .ce1(LineBuf_val_V_5_ce1),
    .q1(LineBuf_val_V_5_q1)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1841_p0),
    .din1(grp_fu_1841_p1),
    .din2(grp_fu_1841_p2),
    .ce(grp_fu_1841_ce),
    .dout(grp_fu_1841_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1850_p0),
    .din1(grp_fu_1850_p1),
    .din2(grp_fu_1850_p2),
    .ce(grp_fu_1850_ce),
    .dout(grp_fu_1850_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1859_p0),
    .din1(grp_fu_1859_p1),
    .din2(grp_fu_1859_p2),
    .ce(grp_fu_1859_ce),
    .dout(grp_fu_1859_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1868_p0),
    .din1(grp_fu_1868_p1),
    .din2(grp_fu_1841_p3),
    .ce(grp_fu_1868_ce),
    .dout(grp_fu_1868_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1877_p0),
    .din1(grp_fu_1877_p1),
    .din2(grp_fu_1850_p3),
    .ce(grp_fu_1877_ce),
    .dout(grp_fu_1877_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1886_p0),
    .din1(grp_fu_1886_p1),
    .din2(grp_fu_1859_p3),
    .ce(grp_fu_1886_ce),
    .dout(grp_fu_1886_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1895_p0),
    .din1(grp_fu_1895_p1),
    .din2(grp_fu_1868_p3),
    .ce(grp_fu_1895_ce),
    .dout(grp_fu_1895_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1903_p0),
    .din1(grp_fu_1903_p1),
    .din2(grp_fu_1877_p3),
    .ce(grp_fu_1903_ce),
    .dout(grp_fu_1903_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1911_p0),
    .din1(grp_fu_1911_p1),
    .din2(grp_fu_1886_p3),
    .ce(grp_fu_1911_ce),
    .dout(grp_fu_1911_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1919_p0),
    .din1(grp_fu_1919_p1),
    .din2(grp_fu_1895_p3),
    .ce(grp_fu_1919_ce),
    .dout(grp_fu_1919_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1928_p0),
    .din1(grp_fu_1928_p1),
    .din2(grp_fu_1903_p3),
    .ce(grp_fu_1928_ce),
    .dout(grp_fu_1928_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1937_p0),
    .din1(grp_fu_1937_p1),
    .din2(grp_fu_1911_p3),
    .ce(grp_fu_1937_ce),
    .dout(grp_fu_1937_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1946_p0),
    .din1(grp_fu_1946_p1),
    .din2(grp_fu_1919_p3),
    .ce(grp_fu_1946_ce),
    .dout(grp_fu_1946_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1954_p0),
    .din1(grp_fu_1954_p1),
    .din2(grp_fu_1928_p3),
    .ce(grp_fu_1954_ce),
    .dout(grp_fu_1954_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1962_p0),
    .din1(grp_fu_1962_p1),
    .din2(grp_fu_1937_p3),
    .ce(grp_fu_1962_ce),
    .dout(grp_fu_1962_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1970_p0),
    .din1(grp_fu_1970_p1),
    .din2(grp_fu_1946_p3),
    .ce(grp_fu_1970_ce),
    .dout(grp_fu_1970_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1981_p0),
    .din1(grp_fu_1981_p1),
    .din2(grp_fu_1954_p3),
    .ce(grp_fu_1981_ce),
    .dout(grp_fu_1981_p3)
);

bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1992_p0),
    .din1(grp_fu_1992_p1),
    .din2(grp_fu_1962_p3),
    .ce(grp_fu_1992_ce),
    .dout(grp_fu_1992_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln260_fu_962_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state6))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln260_fu_962_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state6)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state6);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end else if (((icmp_ln260_fu_962_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp1_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        GetNewLine_reg_555 <= 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        GetNewLine_reg_555 <= GetNewLine_2_reg_2090;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        PhaseV_reg_588 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        PhaseV_reg_588 <= Phase_reg_2071;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        PixArrayLoc_reg_566 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        PixArrayLoc_reg_566 <= PixArrayLoc_3_reg_2081;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if ((1'b1 == ap_condition_676)) begin
            PixArrayVal_val_V_0_reg_641 <= PixArray_val_V_5_0_1_fu_1205_p1;
        end else if ((1'b1 == ap_condition_102)) begin
            PixArrayVal_val_V_0_reg_641 <= PixArray_val_V_5_0_fu_1358_p1;
        end else if ((1'b1 == 1'b1)) begin
            PixArrayVal_val_V_0_reg_641 <= ap_phi_reg_pp1_iter1_PixArrayVal_val_V_0_reg_641;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if ((1'b1 == ap_condition_676)) begin
            PixArrayVal_val_V_1_reg_631 <= {{LineBuf_val_V_0_q1[15:8]}};
        end else if ((1'b1 == ap_condition_102)) begin
            PixArrayVal_val_V_1_reg_631 <= {{SrcYUV422_dout[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            PixArrayVal_val_V_1_reg_631 <= ap_phi_reg_pp1_iter1_PixArrayVal_val_V_1_reg_631;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if ((1'b1 == ap_condition_676)) begin
            PixArray_val_V_5_2_0_i_reg_621 <= {{LineBuf_val_V_0_q1[23:16]}};
        end else if ((1'b1 == ap_condition_102)) begin
            PixArray_val_V_5_2_0_i_reg_621 <= {{SrcYUV422_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            PixArray_val_V_5_2_0_i_reg_621 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_0_i_reg_621;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        WriteLocNext_3_reg_577 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        WriteLocNext_3_reg_577 <= WriteLocNext_2_reg_2076;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_819 <= PixArray_val_V_1_0_fu_1304_p1;
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_819 <= PixArray_val_V_2_0_fu_1280_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_819 <= ap_phi_reg_pp1_iter1_PixArray_val_V_1_0_0_i_reg_819;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_810 <= {{LineBuf_val_V_4_q1[15:8]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_810 <= {{LineBuf_val_V_3_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_810 <= ap_phi_reg_pp1_iter1_PixArray_val_V_1_1_0_i_reg_810;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_801 <= {{LineBuf_val_V_4_q1[23:16]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_801 <= {{LineBuf_val_V_3_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_801 <= ap_phi_reg_pp1_iter1_PixArray_val_V_1_2_0_i_reg_801;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791 <= PixArray_val_V_2_0_fu_1280_p1;
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791 <= PixArray_val_V_3_0_fu_1256_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791 <= ap_phi_reg_pp1_iter1_PixArray_val_V_2_0_0_i_reg_791;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781 <= {{LineBuf_val_V_3_q1[15:8]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781 <= {{LineBuf_val_V_2_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781 <= ap_phi_reg_pp1_iter1_PixArray_val_V_2_1_0_i_reg_781;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771 <= {{LineBuf_val_V_3_q1[23:16]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771 <= {{LineBuf_val_V_2_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771 <= ap_phi_reg_pp1_iter1_PixArray_val_V_2_2_0_i_reg_771;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761 <= PixArray_val_V_3_0_fu_1256_p1;
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761 <= PixArray_val_V_4_0_fu_1232_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761 <= ap_phi_reg_pp1_iter1_PixArray_val_V_3_0_0_i_reg_761;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751 <= {{LineBuf_val_V_2_q1[15:8]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751 <= {{LineBuf_val_V_1_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751 <= ap_phi_reg_pp1_iter1_PixArray_val_V_3_1_0_i_reg_751;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741 <= {{LineBuf_val_V_2_q1[23:16]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741 <= {{LineBuf_val_V_1_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741 <= ap_phi_reg_pp1_iter1_PixArray_val_V_3_2_0_i_reg_741;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731 <= PixArray_val_V_4_0_fu_1232_p1;
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731 <= PixArray_val_V_5_0_1_fu_1205_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731 <= ap_phi_reg_pp1_iter1_PixArray_val_V_4_0_0_i_reg_731;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721 <= {{LineBuf_val_V_1_q1[15:8]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721 <= {{LineBuf_val_V_0_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721 <= ap_phi_reg_pp1_iter1_PixArray_val_V_4_1_0_i_reg_721;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711 <= {{LineBuf_val_V_1_q1[23:16]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711 <= {{LineBuf_val_V_0_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711 <= ap_phi_reg_pp1_iter1_PixArray_val_V_4_2_0_i_reg_711;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700 <= PixArray_val_V_5_0_1_fu_1205_p1;
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700 <= ap_phi_mux_PixArrayVal_val_V_0_phi_fu_644_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_0_1_i_reg_700;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689 <= {{LineBuf_val_V_0_q1[15:8]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689 <= ap_phi_mux_PixArrayVal_val_V_1_phi_fu_634_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_1_1_i_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if (((brmerge221_i_reg_2118 == 1'd0) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678 <= {{LineBuf_val_V_0_q1[23:16]}};
        end else if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678 <= ap_phi_mux_PixArray_val_V_5_2_0_i_phi_fu_624_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_1_i_reg_678;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln250_reg_2033 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_522 <= select_ln250_1_reg_2041;
    end else if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_522 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln250_fu_862_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_511 <= add_ln250_1_fu_856_p2;
    end else if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_511 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln250_fu_862_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_533 <= add_ln253_fu_941_p2;
    end else if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_533 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        offset_reg_599 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        offset_reg_599 <= offset_4_reg_2066;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln299_fu_1190_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_reg_610 <= x_1_fu_1184_p2;
    end else if (((icmp_ln260_fu_962_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        x_reg_610 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        y_reg_544 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        y_reg_544 <= y_1_reg_2057;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln260_fu_962_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        FiltCoeff_0_addr_1_reg_2122 <= idxprom5_i_i_fu_1147_p1;
        FiltCoeff_1_addr_1_reg_2127 <= idxprom5_i_i_fu_1147_p1;
        FiltCoeff_2_addr_1_reg_2132 <= idxprom5_i_i_fu_1147_p1;
        FiltCoeff_3_addr_1_reg_2137 <= idxprom5_i_i_fu_1147_p1;
        FiltCoeff_4_addr_1_reg_2142 <= idxprom5_i_i_fu_1147_p1;
        FiltCoeff_5_addr_1_reg_2147 <= idxprom5_i_i_fu_1147_p1;
        GetNewLine_2_reg_2090 <= GetNewLine_2_fu_1123_p3;
        OutputWriteEn_reg_2086 <= OutputWriteEn_fu_1117_p2;
        Phase_reg_2071 <= Phase_fu_1093_p3;
        PixArrayLoc_3_reg_2081 <= PixArrayLoc_3_fu_1109_p3;
        WriteLocNext_2_reg_2076 <= WriteLocNext_2_fu_1101_p3;
        brmerge221_i_reg_2118 <= brmerge221_i_fu_1178_p2;
        cmp106_i_reg_2099 <= cmp106_i_fu_1172_p2;
        cmp81_i_reg_2095 <= cmp81_i_fu_1167_p2;
        offset_4_reg_2066 <= offset_4_fu_1085_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        InPixels_reg_2003 <= Width_dout;
        Rate_reg_2008 <= LineRate_dout;
        YLoopSize_reg_2023 <= YLoopSize_fu_850_p2;
        zext_ln222_reg_2013[9 : 0] <= zext_ln222_fu_828_p1[9 : 0];
        zext_ln225_reg_2018[9 : 0] <= zext_ln225_fu_832_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln299_fu_1190_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_0_addr_reg_2161 <= idxprom5_i51_i_fu_1195_p1;
        LineBuf_val_V_1_addr_reg_2167 <= idxprom5_i51_i_fu_1195_p1;
        LineBuf_val_V_2_addr_reg_2173 <= idxprom5_i51_i_fu_1195_p1;
        LineBuf_val_V_3_addr_reg_2179 <= idxprom5_i51_i_fu_1195_p1;
        LineBuf_val_V_4_addr_reg_2185 <= idxprom5_i51_i_fu_1195_p1;
        LineBuf_val_V_5_addr_reg_2191 <= idxprom5_i51_i_fu_1195_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg <= LineBuf_val_V_1_addr_reg_2167;
        LineBuf_val_V_2_addr_reg_2173_pp1_iter1_reg <= LineBuf_val_V_2_addr_reg_2173;
        LineBuf_val_V_3_addr_reg_2179_pp1_iter1_reg <= LineBuf_val_V_3_addr_reg_2179;
        LineBuf_val_V_4_addr_reg_2185_pp1_iter1_reg <= LineBuf_val_V_4_addr_reg_2185;
        LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg <= LineBuf_val_V_5_addr_reg_2191;
        icmp_ln299_reg_2157 <= icmp_ln299_fu_1190_p2;
        icmp_ln299_reg_2157_pp1_iter1_reg <= icmp_ln299_reg_2157;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln299_reg_2157 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        PixArray_val_V_1_0_reg_2281 <= PixArray_val_V_1_0_fu_1304_p1;
        PixArray_val_V_1_1_reg_2287 <= {{LineBuf_val_V_4_q1[15:8]}};
        PixArray_val_V_1_2_reg_2293 <= {{LineBuf_val_V_4_q1[23:16]}};
        PixArray_val_V_2_0_reg_2260 <= PixArray_val_V_2_0_fu_1280_p1;
        PixArray_val_V_2_1_reg_2267 <= {{LineBuf_val_V_3_q1[15:8]}};
        PixArray_val_V_2_2_reg_2274 <= {{LineBuf_val_V_3_q1[23:16]}};
        PixArray_val_V_3_0_reg_2239 <= PixArray_val_V_3_0_fu_1256_p1;
        PixArray_val_V_3_1_reg_2246 <= {{LineBuf_val_V_2_q1[15:8]}};
        PixArray_val_V_3_2_reg_2253 <= {{LineBuf_val_V_2_q1[23:16]}};
        PixArray_val_V_4_0_reg_2218 <= PixArray_val_V_4_0_fu_1232_p1;
        PixArray_val_V_4_1_reg_2225 <= {{LineBuf_val_V_1_q1[15:8]}};
        PixArray_val_V_4_2_reg_2232 <= {{LineBuf_val_V_1_q1[23:16]}};
        PixArray_val_V_5_0_1_reg_2197 <= PixArray_val_V_5_0_1_fu_1205_p1;
        PixArray_val_V_5_1_2_reg_2204 <= {{LineBuf_val_V_0_q1[15:8]}};
        PixArray_val_V_5_2_2_reg_2211 <= {{LineBuf_val_V_0_q1[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        PixArray_val_V_2_0_0_i_reg_791 <= ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791;
        PixArray_val_V_2_1_0_i_reg_781 <= ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781;
        PixArray_val_V_2_2_0_i_reg_771 <= ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771;
        PixArray_val_V_3_0_0_i_reg_761 <= ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761;
        PixArray_val_V_3_1_0_i_reg_751 <= ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751;
        PixArray_val_V_3_2_0_i_reg_741 <= ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741;
        PixArray_val_V_4_0_0_i_reg_731 <= ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731;
        PixArray_val_V_4_1_0_i_reg_721 <= ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721;
        PixArray_val_V_4_2_0_i_reg_711 <= ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711;
        PixArray_val_V_5_0_1_i_reg_700 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700;
        PixArray_val_V_5_1_1_i_reg_689 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689;
        PixArray_val_V_5_2_1_i_reg_678 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        PixArray_val_V_3_0_0_i_reg_761_pp1_iter3_reg <= PixArray_val_V_3_0_0_i_reg_761;
        PixArray_val_V_3_1_0_i_reg_751_pp1_iter3_reg <= PixArray_val_V_3_1_0_i_reg_751;
        PixArray_val_V_3_2_0_i_reg_741_pp1_iter3_reg <= PixArray_val_V_3_2_0_i_reg_741;
        PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg <= PixArray_val_V_4_0_0_i_reg_731;
        PixArray_val_V_4_0_0_i_reg_731_pp1_iter4_reg <= PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg;
        PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg <= PixArray_val_V_4_1_0_i_reg_721;
        PixArray_val_V_4_1_0_i_reg_721_pp1_iter4_reg <= PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg;
        PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg <= PixArray_val_V_4_2_0_i_reg_711;
        PixArray_val_V_4_2_0_i_reg_711_pp1_iter4_reg <= PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg;
        PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg <= PixArray_val_V_5_0_1_i_reg_700;
        PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg <= PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg;
        PixArray_val_V_5_0_1_i_reg_700_pp1_iter5_reg <= PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg;
        PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg <= PixArray_val_V_5_1_1_i_reg_689;
        PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg <= PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg;
        PixArray_val_V_5_1_1_i_reg_689_pp1_iter5_reg <= PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg;
        PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg <= PixArray_val_V_5_2_1_i_reg_678;
        PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg <= PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg;
        PixArray_val_V_5_2_1_i_reg_678_pp1_iter5_reg <= PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_PixArray_val_V_1_0_0_i_reg_819 <= ap_phi_reg_pp1_iter0_PixArray_val_V_1_0_0_i_reg_819;
        ap_phi_reg_pp1_iter1_PixArray_val_V_1_1_0_i_reg_810 <= ap_phi_reg_pp1_iter0_PixArray_val_V_1_1_0_i_reg_810;
        ap_phi_reg_pp1_iter1_PixArray_val_V_1_2_0_i_reg_801 <= ap_phi_reg_pp1_iter0_PixArray_val_V_1_2_0_i_reg_801;
        ap_phi_reg_pp1_iter1_PixArray_val_V_2_0_0_i_reg_791 <= ap_phi_reg_pp1_iter0_PixArray_val_V_2_0_0_i_reg_791;
        ap_phi_reg_pp1_iter1_PixArray_val_V_2_1_0_i_reg_781 <= ap_phi_reg_pp1_iter0_PixArray_val_V_2_1_0_i_reg_781;
        ap_phi_reg_pp1_iter1_PixArray_val_V_2_2_0_i_reg_771 <= ap_phi_reg_pp1_iter0_PixArray_val_V_2_2_0_i_reg_771;
        ap_phi_reg_pp1_iter1_PixArray_val_V_3_0_0_i_reg_761 <= ap_phi_reg_pp1_iter0_PixArray_val_V_3_0_0_i_reg_761;
        ap_phi_reg_pp1_iter1_PixArray_val_V_3_1_0_i_reg_751 <= ap_phi_reg_pp1_iter0_PixArray_val_V_3_1_0_i_reg_751;
        ap_phi_reg_pp1_iter1_PixArray_val_V_3_2_0_i_reg_741 <= ap_phi_reg_pp1_iter0_PixArray_val_V_3_2_0_i_reg_741;
        ap_phi_reg_pp1_iter1_PixArray_val_V_4_0_0_i_reg_731 <= ap_phi_reg_pp1_iter0_PixArray_val_V_4_0_0_i_reg_731;
        ap_phi_reg_pp1_iter1_PixArray_val_V_4_1_0_i_reg_721 <= ap_phi_reg_pp1_iter0_PixArray_val_V_4_1_0_i_reg_721;
        ap_phi_reg_pp1_iter1_PixArray_val_V_4_2_0_i_reg_711 <= ap_phi_reg_pp1_iter0_PixArray_val_V_4_2_0_i_reg_711;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_0_1_i_reg_700 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_0_1_i_reg_700;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_1_1_i_reg_689 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_1_1_i_reg_689;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_1_i_reg_678 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_2_1_i_reg_678;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln250_reg_2033 <= icmp_ln250_fu_862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln250_fu_862_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln250_1_reg_2041 <= select_ln250_1_fu_888_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln250_fu_862_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln250_reg_2037 <= select_ln250_fu_880_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        y_1_reg_2057 <= y_1_fu_956_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FiltCoeff_0_address0 = FiltCoeff_0_addr_1_reg_2122;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_0_address0 = zext_ln250_fu_947_p1;
    end else begin
        FiltCoeff_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FiltCoeff_0_ce0 = 1'b1;
    end else begin
        FiltCoeff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln250_reg_2037 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_0_we0 = 1'b1;
    end else begin
        FiltCoeff_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FiltCoeff_1_address0 = FiltCoeff_1_addr_1_reg_2127;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_1_address0 = zext_ln250_fu_947_p1;
    end else begin
        FiltCoeff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FiltCoeff_1_ce0 = 1'b1;
    end else begin
        FiltCoeff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln250_reg_2037 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_1_we0 = 1'b1;
    end else begin
        FiltCoeff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        FiltCoeff_2_address0 = FiltCoeff_2_addr_1_reg_2132;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_2_address0 = zext_ln250_fu_947_p1;
    end else begin
        FiltCoeff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        FiltCoeff_2_ce0 = 1'b1;
    end else begin
        FiltCoeff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln250_reg_2037 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_2_we0 = 1'b1;
    end else begin
        FiltCoeff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        FiltCoeff_3_address0 = FiltCoeff_3_addr_1_reg_2137;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_3_address0 = zext_ln250_fu_947_p1;
    end else begin
        FiltCoeff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)))) begin
        FiltCoeff_3_ce0 = 1'b1;
    end else begin
        FiltCoeff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln250_reg_2037 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_3_we0 = 1'b1;
    end else begin
        FiltCoeff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        FiltCoeff_4_address0 = FiltCoeff_4_addr_1_reg_2142;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_4_address0 = zext_ln250_fu_947_p1;
    end else begin
        FiltCoeff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        FiltCoeff_4_ce0 = 1'b1;
    end else begin
        FiltCoeff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln250_reg_2037 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_4_we0 = 1'b1;
    end else begin
        FiltCoeff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        FiltCoeff_5_address0 = FiltCoeff_5_addr_1_reg_2147;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_5_address0 = zext_ln250_fu_947_p1;
    end else begin
        FiltCoeff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1)))) begin
        FiltCoeff_5_ce0 = 1'b1;
    end else begin
        FiltCoeff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((select_ln250_reg_2037 == 3'd5) | ((select_ln250_reg_2037 == 3'd6) | (select_ln250_reg_2037 == 3'd7))))) begin
        FiltCoeff_5_we0 = 1'b1;
    end else begin
        FiltCoeff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightIn_blk_n = HeightIn_empty_n;
    end else begin
        HeightIn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightIn_read = 1'b1;
    end else begin
        HeightIn_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_blk_n = HeightOut_empty_n;
    end else begin
        HeightOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_out_blk_n = HeightOut_out_full_n;
    end else begin
        HeightOut_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_out_write = 1'b1;
    end else begin
        HeightOut_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_read = 1'b1;
    end else begin
        HeightOut_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_0_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_0_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (cmp81_i_reg_2095 == 1'd1))) begin
        LineBuf_val_V_0_we0 = 1'b1;
    end else begin
        LineBuf_val_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_1_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_1_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_1_we0 = 1'b1;
    end else begin
        LineBuf_val_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_2_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_2_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_2_we0 = 1'b1;
    end else begin
        LineBuf_val_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_3_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_3_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_3_we0 = 1'b1;
    end else begin
        LineBuf_val_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_4_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_4_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_4_we0 = 1'b1;
    end else begin
        LineBuf_val_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_5_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_5_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_5_we0 = 1'b1;
    end else begin
        LineBuf_val_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        LineRate_blk_n = LineRate_empty_n;
    end else begin
        LineRate_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        LineRate_read = 1'b1;
    end else begin
        LineRate_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == OutputWriteEn_reg_2086) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter9 == 1'b1))) begin
        OutYUV_blk_n = OutYUV_full_n;
    end else begin
        OutYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == OutputWriteEn_reg_2086) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter9 == 1'b1))) begin
        OutYUV_write = 1'b1;
    end else begin
        OutYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (cmp81_i_reg_2095 == 1'd1))) begin
        SrcYUV422_blk_n = SrcYUV422_empty_n;
    end else begin
        SrcYUV422_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op203_read_state7 == 1'b1))) begin
        SrcYUV422_read = 1'b1;
    end else begin
        SrcYUV422_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_blk_n = Width_empty_n;
    end else begin
        Width_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_out_blk_n = Width_out_full_n;
    end else begin
        Width_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_out_write = 1'b1;
    end else begin
        Width_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_read = 1'b1;
    end else begin
        Width_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln250_fu_862_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln299_fu_1190_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln260_fu_962_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
        if ((cmp81_i_reg_2095 == 1'd0)) begin
            ap_phi_mux_PixArrayVal_val_V_0_phi_fu_644_p4 = PixArray_val_V_5_0_1_fu_1205_p1;
        end else if ((cmp81_i_reg_2095 == 1'd1)) begin
            ap_phi_mux_PixArrayVal_val_V_0_phi_fu_644_p4 = PixArray_val_V_5_0_fu_1358_p1;
        end else begin
            ap_phi_mux_PixArrayVal_val_V_0_phi_fu_644_p4 = ap_phi_reg_pp1_iter1_PixArrayVal_val_V_0_reg_641;
        end
    end else begin
        ap_phi_mux_PixArrayVal_val_V_0_phi_fu_644_p4 = ap_phi_reg_pp1_iter1_PixArrayVal_val_V_0_reg_641;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
        if ((cmp81_i_reg_2095 == 1'd0)) begin
            ap_phi_mux_PixArrayVal_val_V_1_phi_fu_634_p4 = {{LineBuf_val_V_0_q1[15:8]}};
        end else if ((cmp81_i_reg_2095 == 1'd1)) begin
            ap_phi_mux_PixArrayVal_val_V_1_phi_fu_634_p4 = {{SrcYUV422_dout[15:8]}};
        end else begin
            ap_phi_mux_PixArrayVal_val_V_1_phi_fu_634_p4 = ap_phi_reg_pp1_iter1_PixArrayVal_val_V_1_reg_631;
        end
    end else begin
        ap_phi_mux_PixArrayVal_val_V_1_phi_fu_634_p4 = ap_phi_reg_pp1_iter1_PixArrayVal_val_V_1_reg_631;
    end
end

always @ (*) begin
    if ((icmp_ln299_reg_2157 == 1'd0)) begin
        if ((brmerge221_i_reg_2118 == 1'd0)) begin
            ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4 = PixArray_val_V_0_0_fu_1331_p1;
        end else if ((brmerge221_i_reg_2118 == 1'd1)) begin
            ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4 = PixArray_val_V_1_0_fu_1304_p1;
        end else begin
            ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4 = ap_phi_reg_pp1_iter1_PixArray_val_V_0_0_0_i_reg_669;
        end
    end else begin
        ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4 = ap_phi_reg_pp1_iter1_PixArray_val_V_0_0_0_i_reg_669;
    end
end

always @ (*) begin
    if ((icmp_ln299_reg_2157 == 1'd0)) begin
        if ((brmerge221_i_reg_2118 == 1'd0)) begin
            ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4 = {{LineBuf_val_V_5_q1[15:8]}};
        end else if ((brmerge221_i_reg_2118 == 1'd1)) begin
            ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4 = {{LineBuf_val_V_4_q1[15:8]}};
        end else begin
            ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4 = ap_phi_reg_pp1_iter1_PixArray_val_V_0_1_0_i_reg_660;
        end
    end else begin
        ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4 = ap_phi_reg_pp1_iter1_PixArray_val_V_0_1_0_i_reg_660;
    end
end

always @ (*) begin
    if ((icmp_ln299_reg_2157 == 1'd0)) begin
        if ((brmerge221_i_reg_2118 == 1'd0)) begin
            ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4 = {{LineBuf_val_V_5_q1[23:16]}};
        end else if ((brmerge221_i_reg_2118 == 1'd1)) begin
            ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4 = {{LineBuf_val_V_4_q1[23:16]}};
        end else begin
            ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4 = ap_phi_reg_pp1_iter1_PixArray_val_V_0_2_0_i_reg_651;
        end
    end else begin
        ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4 = ap_phi_reg_pp1_iter1_PixArray_val_V_0_2_0_i_reg_651;
    end
end

always @ (*) begin
    if (((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0))) begin
        if ((cmp81_i_reg_2095 == 1'd0)) begin
            ap_phi_mux_PixArray_val_V_5_2_0_i_phi_fu_624_p4 = {{LineBuf_val_V_0_q1[23:16]}};
        end else if ((cmp81_i_reg_2095 == 1'd1)) begin
            ap_phi_mux_PixArray_val_V_5_2_0_i_phi_fu_624_p4 = {{SrcYUV422_dout[23:16]}};
        end else begin
            ap_phi_mux_PixArray_val_V_5_2_0_i_phi_fu_624_p4 = ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_0_i_reg_621;
        end
    end else begin
        ap_phi_mux_PixArray_val_V_5_2_0_i_phi_fu_624_p4 = ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_0_i_reg_621;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln250_reg_2033 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_526_p4 = select_ln250_1_reg_2041;
    end else begin
        ap_phi_mux_i_phi_fu_526_p4 = i_reg_522;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1841_ce = 1'b1;
    end else begin
        grp_fu_1841_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1850_ce = 1'b1;
    end else begin
        grp_fu_1850_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1859_ce = 1'b1;
    end else begin
        grp_fu_1859_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1868_ce = 1'b1;
    end else begin
        grp_fu_1868_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1877_ce = 1'b1;
    end else begin
        grp_fu_1877_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1886_ce = 1'b1;
    end else begin
        grp_fu_1886_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1895_ce = 1'b1;
    end else begin
        grp_fu_1895_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1903_ce = 1'b1;
    end else begin
        grp_fu_1903_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1911_ce = 1'b1;
    end else begin
        grp_fu_1911_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1919_ce = 1'b1;
    end else begin
        grp_fu_1919_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1928_ce = 1'b1;
    end else begin
        grp_fu_1928_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1937_ce = 1'b1;
    end else begin
        grp_fu_1937_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1946_ce = 1'b1;
    end else begin
        grp_fu_1946_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1954_ce = 1'b1;
    end else begin
        grp_fu_1954_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1962_ce = 1'b1;
    end else begin
        grp_fu_1962_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1970_ce = 1'b1;
    end else begin
        grp_fu_1970_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1981_ce = 1'b1;
    end else begin
        grp_fu_1981_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1992_ce = 1'b1;
    end else begin
        grp_fu_1992_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln260_fu_962_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        vfltCoeff_ce0 = 1'b1;
    end else begin
        vfltCoeff_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln250_fu_862_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln250_fu_862_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln260_fu_962_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln299_fu_1190_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln299_fu_1190_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GetNewLine_1_fu_997_p2 = ((tmp_fu_987_p4 != 16'd0) ? 1'b1 : 1'b0);

assign GetNewLine_2_fu_1123_p3 = ((icmp_ln269_fu_967_p2[0:0] == 1'b1) ? GetNewLine_1_fu_997_p2 : GetNewLine_reg_555);

assign HeightOut_out_din = HeightOut_dout;

assign LineBuf_val_V_0_address0 = LineBuf_val_V_0_addr_reg_2161;

assign LineBuf_val_V_0_address1 = idxprom5_i51_i_fu_1195_p1;

assign LineBuf_val_V_1_address0 = LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg;

assign LineBuf_val_V_1_address1 = idxprom5_i51_i_fu_1195_p1;

assign LineBuf_val_V_1_d0 = {{{PixArray_val_V_4_2_1_fu_1529_p3}, {PixArrayVal_val_V_1_10_fu_1517_p3}}, {PixArrayVal_val_V_0_10_fu_1523_p3}};

assign LineBuf_val_V_2_address0 = LineBuf_val_V_2_addr_reg_2173_pp1_iter1_reg;

assign LineBuf_val_V_2_address1 = idxprom5_i51_i_fu_1195_p1;

assign LineBuf_val_V_2_d0 = {{{PixArray_val_V_3_2_1_fu_1500_p3}, {PixArrayVal_val_V_1_8_fu_1488_p3}}, {PixArrayVal_val_V_0_8_fu_1494_p3}};

assign LineBuf_val_V_3_address0 = LineBuf_val_V_3_addr_reg_2179_pp1_iter1_reg;

assign LineBuf_val_V_3_address1 = idxprom5_i51_i_fu_1195_p1;

assign LineBuf_val_V_3_d0 = {{{PixArray_val_V_2_2_1_fu_1471_p3}, {PixArrayVal_val_V_1_6_fu_1459_p3}}, {PixArrayVal_val_V_0_6_fu_1465_p3}};

assign LineBuf_val_V_4_address0 = LineBuf_val_V_4_addr_reg_2185_pp1_iter1_reg;

assign LineBuf_val_V_4_address1 = idxprom5_i51_i_fu_1195_p1;

assign LineBuf_val_V_4_d0 = {{{PixArray_val_V_1_2_1_fu_1442_p3}, {PixArrayVal_val_V_1_4_fu_1430_p3}}, {PixArrayVal_val_V_0_4_fu_1436_p3}};

assign LineBuf_val_V_5_address0 = LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg;

assign LineBuf_val_V_5_address1 = idxprom5_i51_i_fu_1195_p1;

assign LineBuf_val_V_5_d0 = {{{PixArray_val_V_0_2_2_fu_1413_p3}, {PixArrayVal_val_V_1_2_fu_1401_p3}}, {PixArrayVal_val_V_0_2_fu_1407_p3}};

assign OutYUV_din = {{{select_ln301_2_fu_1822_p3}, {select_ln301_1_fu_1763_p3}}, {select_ln301_fu_1704_p3}};

assign OutputWriteEn_fu_1117_p2 = (icmp_ln269_fu_967_p2 & and_ln288_fu_1052_p2);

assign Phase_fu_1093_p3 = ((icmp_ln269_fu_967_p2[0:0] == 1'b1) ? zext_ln242_fu_983_p1 : PhaseV_reg_588);

assign PixArrayLoc_1_fu_1003_p2 = (PixArrayLoc_reg_566 + 16'd1);

assign PixArrayLoc_2_cast_i_fu_1157_p1 = PixArrayLoc_3_fu_1109_p3;

assign PixArrayLoc_2_fu_1023_p3 = ((GetNewLine_1_fu_997_p2[0:0] == 1'b1) ? PixArrayLoc_1_fu_1003_p2 : PixArrayLoc_reg_566);

assign PixArrayLoc_3_fu_1109_p3 = ((icmp_ln269_fu_967_p2[0:0] == 1'b1) ? PixArrayLoc_2_fu_1023_p3 : PixArrayLoc_reg_566);

assign PixArrayVal_val_V_0_10_fu_1523_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_0_reg_641 : PixArray_val_V_5_0_1_reg_2197);

assign PixArrayVal_val_V_0_2_fu_1407_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_0_reg_641 : PixArray_val_V_1_0_reg_2281);

assign PixArrayVal_val_V_0_4_fu_1436_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_0_reg_641 : PixArray_val_V_2_0_reg_2260);

assign PixArrayVal_val_V_0_6_fu_1465_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_0_reg_641 : PixArray_val_V_3_0_reg_2239);

assign PixArrayVal_val_V_0_8_fu_1494_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_0_reg_641 : PixArray_val_V_4_0_reg_2218);

assign PixArrayVal_val_V_1_10_fu_1517_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_1_reg_631 : PixArray_val_V_5_1_2_reg_2204);

assign PixArrayVal_val_V_1_2_fu_1401_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_1_reg_631 : PixArray_val_V_1_1_reg_2287);

assign PixArrayVal_val_V_1_4_fu_1430_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_1_reg_631 : PixArray_val_V_2_1_reg_2267);

assign PixArrayVal_val_V_1_6_fu_1459_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_1_reg_631 : PixArray_val_V_3_1_reg_2246);

assign PixArrayVal_val_V_1_8_fu_1488_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArrayVal_val_V_1_reg_631 : PixArray_val_V_4_1_reg_2225);

assign PixArray_val_V_0_0_fu_1331_p1 = LineBuf_val_V_5_q1[7:0];

assign PixArray_val_V_0_2_2_fu_1413_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArray_val_V_5_2_0_i_reg_621 : PixArray_val_V_1_2_reg_2293);

assign PixArray_val_V_1_0_fu_1304_p1 = LineBuf_val_V_4_q1[7:0];

assign PixArray_val_V_1_2_1_fu_1442_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArray_val_V_5_2_0_i_reg_621 : PixArray_val_V_2_2_reg_2274);

assign PixArray_val_V_2_0_fu_1280_p1 = LineBuf_val_V_3_q1[7:0];

assign PixArray_val_V_2_2_1_fu_1471_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArray_val_V_5_2_0_i_reg_621 : PixArray_val_V_3_2_reg_2253);

assign PixArray_val_V_3_0_fu_1256_p1 = LineBuf_val_V_2_q1[7:0];

assign PixArray_val_V_3_2_1_fu_1500_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArray_val_V_5_2_0_i_reg_621 : PixArray_val_V_4_2_reg_2232);

assign PixArray_val_V_4_0_fu_1232_p1 = LineBuf_val_V_1_q1[7:0];

assign PixArray_val_V_4_2_1_fu_1529_p3 = ((cmp106_i_reg_2099[0:0] == 1'b1) ? PixArray_val_V_5_2_0_i_reg_621 : PixArray_val_V_5_2_2_reg_2211);

assign PixArray_val_V_5_0_1_fu_1205_p1 = LineBuf_val_V_0_q1[7:0];

assign PixArray_val_V_5_0_fu_1358_p1 = SrcYUV422_dout[7:0];

assign TotalLines_fu_842_p3 = ((icmp_ln225_fu_836_p2[0:0] == 1'b1) ? HeightOut_dout : HeightIn_dout);

assign Width_out_din = Width_dout;

assign WriteLocNext_2_fu_1101_p3 = ((icmp_ln269_fu_967_p2[0:0] == 1'b1) ? select_ln288_1_fu_1077_p3 : WriteLocNext_3_reg_577);

assign WriteLocNext_fu_1063_p2 = (WriteLocNext_3_reg_577 + 32'd1);

assign YLoopSize_fu_850_p2 = (TotalLines_fu_842_p3 + 10'd3);

assign add79_i_fu_1161_p2 = (PixArrayLoc_2_cast_i_fu_1157_p1 + 17'd3);

assign add_ln250_1_fu_856_p2 = (indvar_flatten_reg_511 + 9'd1);

assign add_ln250_fu_868_p2 = (ap_phi_mux_i_phi_fu_526_p4 + 7'd1);

assign add_ln253_fu_941_p2 = (select_ln250_fu_880_p3 + 3'd1);

assign add_ln255_fu_930_p2 = (sub_ln255_fu_920_p2 + zext_ln255_1_fu_926_p1);

assign and_ln288_fu_1052_p2 = (icmp_ln288_fu_1041_p2 & icmp_ln288_1_fu_1047_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1 = ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == SrcYUV422_empty_n) & (ap_predicate_op203_read_state7 == 1'b1)) | ((1'd1 == OutputWriteEn_reg_2086) & (1'b0 == OutYUV_full_n) & (ap_enable_reg_pp1_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == SrcYUV422_empty_n) & (ap_predicate_op203_read_state7 == 1'b1)) | ((1'd1 == OutputWriteEn_reg_2086) & (1'b0 == OutYUV_full_n) & (ap_enable_reg_pp1_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == SrcYUV422_empty_n) & (ap_predicate_op203_read_state7 == 1'b1)) | ((1'd1 == OutputWriteEn_reg_2086) & (1'b0 == OutYUV_full_n) & (ap_enable_reg_pp1_iter9 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state10_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp1_stage0_iter9 = ((1'd1 == OutputWriteEn_reg_2086) & (1'b0 == OutYUV_full_n));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp1_stage0_iter1 = ((1'b0 == SrcYUV422_empty_n) & (ap_predicate_op203_read_state7 == 1'b1));
end

assign ap_block_state8_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_102 = ((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0) & (cmp81_i_reg_2095 == 1'd1));
end

always @ (*) begin
    ap_condition_673 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_676 = ((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0) & (cmp81_i_reg_2095 == 1'd0));
end

always @ (*) begin
    ap_enable_operation_161 = (icmp_ln299_fu_1190_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_163 = (icmp_ln299_fu_1190_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_165 = (icmp_ln299_fu_1190_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_167 = (icmp_ln299_fu_1190_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_169 = (icmp_ln299_fu_1190_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_171 = (icmp_ln299_fu_1190_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_177 = (icmp_ln299_reg_2157 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_181 = (icmp_ln299_reg_2157 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_185 = (icmp_ln299_reg_2157 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_189 = (icmp_ln299_reg_2157 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_193 = (icmp_ln299_reg_2157 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_197 = (icmp_ln299_reg_2157 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_207 = (ap_predicate_op207_store_state7 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_229 = (ap_predicate_op229_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_234 = (ap_predicate_op234_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_239 = (ap_predicate_op239_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_244 = (ap_predicate_op244_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_249 = (ap_predicate_op249_store_state8 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_enable_state6_pp1_iter0_stage0 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_enable_state7_pp1_iter1_stage0 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_enable_state8_pp1_iter2_stage0 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_phi_reg_pp1_iter0_PixArray_val_V_1_0_0_i_reg_819 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_1_1_0_i_reg_810 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_1_2_0_i_reg_801 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_2_0_0_i_reg_791 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_2_1_0_i_reg_781 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_2_2_0_i_reg_771 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_3_0_0_i_reg_761 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_3_1_0_i_reg_751 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_3_2_0_i_reg_741 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_4_0_0_i_reg_731 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_4_1_0_i_reg_721 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_4_2_0_i_reg_711 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_0_1_i_reg_700 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_1_1_i_reg_689 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_2_1_i_reg_678 = 'bx;

assign ap_phi_reg_pp1_iter1_PixArrayVal_val_V_0_reg_641 = 'bx;

assign ap_phi_reg_pp1_iter1_PixArrayVal_val_V_1_reg_631 = 'bx;

assign ap_phi_reg_pp1_iter1_PixArray_val_V_0_0_0_i_reg_669 = 'bx;

assign ap_phi_reg_pp1_iter1_PixArray_val_V_0_1_0_i_reg_660 = 'bx;

assign ap_phi_reg_pp1_iter1_PixArray_val_V_0_2_0_i_reg_651 = 'bx;

assign ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_0_i_reg_621 = 'bx;

always @ (*) begin
    ap_predicate_op203_read_state7 = ((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0) & (cmp81_i_reg_2095 == 1'd1));
end

always @ (*) begin
    ap_predicate_op207_store_state7 = ((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157 == 1'd0) & (cmp81_i_reg_2095 == 1'd1));
end

always @ (*) begin
    ap_predicate_op229_store_state8 = ((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op234_store_state8 = ((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op239_store_state8 = ((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op244_store_state8 = ((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op249_store_state8 = ((brmerge221_i_reg_2118 == 1'd1) & (icmp_ln299_reg_2157_pp1_iter1_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign brmerge221_i_fu_1178_p2 = (icmp124_fu_1141_p2 | GetNewLine_2_fu_1123_p3);

assign cmp106_i_fu_1172_p2 = ((y_reg_544 == 10'd0) ? 1'b1 : 1'b0);

assign cmp81_i_fu_1167_p2 = ((add79_i_fu_1161_p2 < zext_ln225_reg_2018) ? 1'b1 : 1'b0);

assign grp_fu_1841_p0 = grp_fu_1841_p00;

assign grp_fu_1841_p00 = ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4;

assign grp_fu_1841_p1 = sext_ln215_fu_1389_p1;

assign grp_fu_1841_p2 = 24'd2048;

assign grp_fu_1850_p0 = grp_fu_1850_p00;

assign grp_fu_1850_p00 = ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4;

assign grp_fu_1850_p1 = sext_ln215_fu_1389_p1;

assign grp_fu_1850_p2 = 24'd2048;

assign grp_fu_1859_p0 = grp_fu_1859_p00;

assign grp_fu_1859_p00 = ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4;

assign grp_fu_1859_p1 = sext_ln215_fu_1389_p1;

assign grp_fu_1859_p2 = 24'd2048;

assign grp_fu_1868_p0 = grp_fu_1868_p00;

assign grp_fu_1868_p00 = ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_819;

assign grp_fu_1868_p1 = sext_ln215_1_fu_1550_p1;

assign grp_fu_1877_p0 = grp_fu_1877_p00;

assign grp_fu_1877_p00 = ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_810;

assign grp_fu_1877_p1 = sext_ln215_1_fu_1550_p1;

assign grp_fu_1886_p0 = grp_fu_1886_p00;

assign grp_fu_1886_p00 = ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_801;

assign grp_fu_1886_p1 = sext_ln215_1_fu_1550_p1;

assign grp_fu_1895_p0 = grp_fu_1895_p00;

assign grp_fu_1895_p00 = PixArray_val_V_2_0_0_i_reg_791;

assign grp_fu_1895_p1 = sext_ln215_2_fu_1566_p1;

assign grp_fu_1903_p0 = grp_fu_1903_p00;

assign grp_fu_1903_p00 = PixArray_val_V_2_1_0_i_reg_781;

assign grp_fu_1903_p1 = sext_ln215_2_fu_1566_p1;

assign grp_fu_1911_p0 = grp_fu_1911_p00;

assign grp_fu_1911_p00 = PixArray_val_V_2_2_0_i_reg_771;

assign grp_fu_1911_p1 = sext_ln215_2_fu_1566_p1;

assign grp_fu_1919_p0 = grp_fu_1919_p00;

assign grp_fu_1919_p00 = PixArray_val_V_3_0_0_i_reg_761_pp1_iter3_reg;

assign grp_fu_1919_p1 = sext_ln215_3_fu_1585_p1;

assign grp_fu_1928_p0 = grp_fu_1928_p00;

assign grp_fu_1928_p00 = PixArray_val_V_3_1_0_i_reg_751_pp1_iter3_reg;

assign grp_fu_1928_p1 = sext_ln215_3_fu_1585_p1;

assign grp_fu_1937_p0 = grp_fu_1937_p00;

assign grp_fu_1937_p00 = PixArray_val_V_3_2_0_i_reg_741_pp1_iter3_reg;

assign grp_fu_1937_p1 = sext_ln215_3_fu_1585_p1;

assign grp_fu_1946_p0 = grp_fu_1946_p00;

assign grp_fu_1946_p00 = PixArray_val_V_4_0_0_i_reg_731_pp1_iter4_reg;

assign grp_fu_1946_p1 = sext_ln215_4_fu_1610_p1;

assign grp_fu_1954_p0 = grp_fu_1954_p00;

assign grp_fu_1954_p00 = PixArray_val_V_4_1_0_i_reg_721_pp1_iter4_reg;

assign grp_fu_1954_p1 = sext_ln215_4_fu_1610_p1;

assign grp_fu_1962_p0 = grp_fu_1962_p00;

assign grp_fu_1962_p00 = PixArray_val_V_4_2_0_i_reg_711_pp1_iter4_reg;

assign grp_fu_1962_p1 = sext_ln215_4_fu_1610_p1;

assign grp_fu_1970_p0 = grp_fu_1970_p00;

assign grp_fu_1970_p00 = PixArray_val_V_5_0_1_i_reg_700_pp1_iter5_reg;

assign grp_fu_1970_p1 = sext_ln215_5_fu_1632_p1;

assign grp_fu_1981_p0 = grp_fu_1981_p00;

assign grp_fu_1981_p00 = PixArray_val_V_5_1_1_i_reg_689_pp1_iter5_reg;

assign grp_fu_1981_p1 = sext_ln215_5_fu_1632_p1;

assign grp_fu_1992_p0 = grp_fu_1992_p00;

assign grp_fu_1992_p00 = PixArray_val_V_5_2_1_i_reg_678_pp1_iter5_reg;

assign grp_fu_1992_p1 = sext_ln215_5_fu_1632_p1;

assign icmp124_fu_1141_p2 = ((tmp_3_fu_1131_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_836_p2 = ((HeightOut_dout > HeightIn_dout) ? 1'b1 : 1'b0);

assign icmp_ln250_fu_862_p2 = ((indvar_flatten_reg_511 == 9'd384) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_874_p2 = ((j_reg_533 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln260_fu_962_p2 = ((y_reg_544 < YLoopSize_reg_2023) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_967_p2 = ((y_reg_544 > 10'd2) ? 1'b1 : 1'b0);

assign icmp_ln288_1_fu_1047_p2 = ((WriteLocNext_3_reg_577 < zext_ln222_reg_2013) ? 1'b1 : 1'b0);

assign icmp_ln288_fu_1041_p2 = ((tmp_2_fu_1031_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_1190_p2 = ((x_reg_610 == InPixels_reg_2003) ? 1'b1 : 1'b0);

assign icmp_ln401_1_fu_1728_p2 = (($signed(tmp_7_fu_1719_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln401_2_fu_1787_p2 = (($signed(tmp_9_fu_1778_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln401_fu_1669_p2 = (($signed(tmp_5_fu_1660_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign idxprom5_i51_i_fu_1195_p1 = x_reg_610;

assign idxprom5_i_i_fu_1147_p1 = Phase_fu_1093_p3;

assign offset_1_fu_1009_p2 = ($signed(offset_reg_599) + $signed(32'd4294901760));

assign offset_2_fu_1015_p3 = ((GetNewLine_1_fu_997_p2[0:0] == 1'b1) ? offset_1_fu_1009_p2 : offset_reg_599);

assign offset_3_fu_1058_p2 = (offset_2_fu_1015_p3 + Rate_reg_2008);

assign offset_4_fu_1085_p3 = ((icmp_ln269_fu_967_p2[0:0] == 1'b1) ? select_ln288_fu_1069_p3 : offset_reg_599);

assign or_ln301_1_fu_1757_p2 = (tmp_6_fu_1712_p3 | icmp_ln401_1_fu_1728_p2);

assign or_ln301_2_fu_1816_p2 = (tmp_8_fu_1771_p3 | icmp_ln401_2_fu_1787_p2);

assign or_ln301_fu_1698_p2 = (tmp_4_fu_1653_p3 | icmp_ln401_fu_1669_p2);

assign select_ln250_1_fu_888_p3 = ((icmp_ln253_fu_874_p2[0:0] == 1'b1) ? add_ln250_fu_868_p2 : ap_phi_mux_i_phi_fu_526_p4);

assign select_ln250_fu_880_p3 = ((icmp_ln253_fu_874_p2[0:0] == 1'b1) ? 3'd0 : j_reg_533);

assign select_ln288_1_fu_1077_p3 = ((and_ln288_fu_1052_p2[0:0] == 1'b1) ? WriteLocNext_fu_1063_p2 : WriteLocNext_3_reg_577);

assign select_ln288_fu_1069_p3 = ((and_ln288_fu_1052_p2[0:0] == 1'b1) ? offset_3_fu_1058_p2 : offset_2_fu_1015_p3);

assign select_ln301_1_fu_1763_p3 = ((or_ln301_1_fu_1757_p2[0:0] == 1'b1) ? select_ln301_4_fu_1749_p3 : trunc_ln301_1_fu_1734_p4);

assign select_ln301_2_fu_1822_p3 = ((or_ln301_2_fu_1816_p2[0:0] == 1'b1) ? select_ln301_5_fu_1808_p3 : trunc_ln301_2_fu_1793_p4);

assign select_ln301_3_fu_1690_p3 = ((xor_ln301_fu_1684_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_4_fu_1749_p3 = ((xor_ln301_1_fu_1743_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_5_fu_1808_p3 = ((xor_ln301_2_fu_1802_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_fu_1704_p3 = ((or_ln301_fu_1698_p2[0:0] == 1'b1) ? select_ln301_3_fu_1690_p3 : trunc_ln2_fu_1675_p4);

assign sext_ln215_1_fu_1550_p1 = $signed(FiltCoeff_1_q0);

assign sext_ln215_2_fu_1566_p1 = $signed(FiltCoeff_2_q0);

assign sext_ln215_3_fu_1585_p1 = $signed(FiltCoeff_3_q0);

assign sext_ln215_4_fu_1610_p1 = $signed(FiltCoeff_4_q0);

assign sext_ln215_5_fu_1632_p1 = $signed(FiltCoeff_5_q0);

assign sext_ln215_fu_1389_p1 = $signed(FiltCoeff_0_q0);

assign start_out = real_start;

assign sub_ln255_fu_920_p2 = (tmp_cast_fu_900_p3 - zext_ln255_fu_916_p1);

assign tmp_1_fu_908_p3 = {{select_ln250_1_fu_888_p3}, {1'd0}};

assign tmp_2_fu_1031_p4 = {{offset_2_fu_1015_p3[31:16]}};

assign tmp_3_fu_1131_p4 = {{y_reg_544[9:2]}};

assign tmp_4_fu_1653_p3 = grp_fu_1970_p3[32'd26];

assign tmp_5_fu_1660_p4 = {{grp_fu_1970_p3[26:20]}};

assign tmp_6_fu_1712_p3 = grp_fu_1981_p3[32'd26];

assign tmp_7_fu_1719_p4 = {{grp_fu_1981_p3[26:20]}};

assign tmp_8_fu_1771_p3 = grp_fu_1992_p3[32'd26];

assign tmp_9_fu_1778_p4 = {{grp_fu_1992_p3[26:20]}};

assign tmp_cast_fu_900_p3 = {{trunc_ln255_fu_896_p1}, {3'd0}};

assign tmp_fu_987_p4 = {{offset_reg_599[31:16]}};

assign trunc_ln255_fu_896_p1 = select_ln250_1_fu_888_p3[5:0];

assign trunc_ln2_fu_1675_p4 = {{grp_fu_1970_p3[19:12]}};

assign trunc_ln301_1_fu_1734_p4 = {{grp_fu_1981_p3[19:12]}};

assign trunc_ln301_2_fu_1793_p4 = {{grp_fu_1992_p3[19:12]}};

assign trunc_ln_fu_973_p4 = {{offset_reg_599[15:10]}};

assign vfltCoeff_address0 = zext_ln255_2_fu_936_p1;

assign x_1_fu_1184_p2 = (x_reg_610 + 11'd1);

assign xor_ln301_1_fu_1743_p2 = (tmp_6_fu_1712_p3 ^ 1'd1);

assign xor_ln301_2_fu_1802_p2 = (tmp_8_fu_1771_p3 ^ 1'd1);

assign xor_ln301_fu_1684_p2 = (tmp_4_fu_1653_p3 ^ 1'd1);

assign y_1_fu_956_p2 = (y_reg_544 + 10'd1);

assign zext_ln222_fu_828_p1 = HeightOut_dout;

assign zext_ln225_fu_832_p1 = HeightIn_dout;

assign zext_ln242_fu_983_p1 = trunc_ln_fu_973_p4;

assign zext_ln250_fu_947_p1 = select_ln250_1_reg_2041;

assign zext_ln255_1_fu_926_p1 = select_ln250_fu_880_p3;

assign zext_ln255_2_fu_936_p1 = add_ln255_fu_930_p2;

assign zext_ln255_fu_916_p1 = tmp_1_fu_908_p3;

always @ (posedge ap_clk) begin
    zext_ln222_reg_2013[31:10] <= 22'b0000000000000000000000;
    zext_ln225_reg_2018[16:10] <= 7'b0000000;
end

endmodule //bd_0837_vsc_0_vscale_core_polyphase
