{
  "Top": "hw_conv",
  "RtlTop": "hw_conv",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -display_name=hw_conv",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "134217728",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hw_conv",
    "Version": "1.0",
    "DisplayName": "Hw_conv",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/lab5_template\/vhls\/convolution.cpp",
      "..\/..\/lab5_template\/vhls\/image.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/hw_conv_lbuf_0.vhd",
      "impl\/vhdl\/hw_conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hw_conv_lbuf_0.v",
      "impl\/verilog\/hw_conv.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/ece1195\/labs\/lab5\/Lab_5\/solution1\/.autopilot\/db\/hw_conv.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "sin sout",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "sin": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "sin",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "sout": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "sout",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "sin_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "sin_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "sin_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "sin_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "sin_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "sin_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "sin_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "sin_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "sin_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "sout_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "sout_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "sout_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "sout_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "sout_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "sout_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "sout_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "sout_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "sout_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "sin_V_data_V": {
      "interfaceRef": "sin",
      "dir": "in"
    },
    "sin_V_dest_V": {
      "interfaceRef": "sin",
      "dir": "in"
    },
    "sin_V_keep_V": {
      "interfaceRef": "sin",
      "dir": "in"
    },
    "sin_V_strb_V": {
      "interfaceRef": "sin",
      "dir": "in"
    },
    "sin_V_user_V": {
      "interfaceRef": "sin",
      "dir": "in"
    },
    "sin_V_last_V": {
      "interfaceRef": "sin",
      "dir": "in"
    },
    "sin_V_id_V": {
      "interfaceRef": "sin",
      "dir": "in"
    },
    "sout_V_data_V": {
      "interfaceRef": "sout",
      "dir": "out",
      "firstOutLatency": "510"
    },
    "sout_V_dest_V": {
      "interfaceRef": "sout",
      "dir": "out",
      "firstOutLatency": "510"
    },
    "sout_V_keep_V": {
      "interfaceRef": "sout",
      "dir": "out",
      "firstOutLatency": "510"
    },
    "sout_V_strb_V": {
      "interfaceRef": "sout",
      "dir": "out",
      "firstOutLatency": "510"
    },
    "sout_V_user_V": {
      "interfaceRef": "sout",
      "dir": "out",
      "firstOutLatency": "510"
    },
    "sout_V_last_V": {
      "interfaceRef": "sout",
      "dir": "out",
      "firstOutLatency": "510"
    },
    "sout_V_id_V": {
      "interfaceRef": "sout",
      "dir": "out",
      "firstOutLatency": "510"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "hw_conv"},
    "Metrics": {"hw_conv": {
        "Latency": {
          "LatencyBest": "134217728",
          "LatencyAvg": "134217728",
          "LatencyWorst": "134217728",
          "PipelineII": "134217729",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.808"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "262657",
            "Latency": "134217727",
            "PipelineII": "",
            "PipelineDepth": "511"
          }],
        "Area": {
          "BRAM_18K": "2",
          "FF": "8868",
          "LUT": "13504",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "hw_conv",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-04-17 18:16:17 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
