The following files were generated for 'v_cfa_v6_01_a_u0' in directory
D:\fpga_project\usart_fpga_2\ipcore_dir\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * v_cfa_v6_01_a_u0.xco

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * v_cfa_v6_01_a_u0.ngc

Obfuscate Netlist Generator:
   Please see the core data sheet.

   * v_cfa_v6_01_a_u0.ngc

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * v_cfa_v6_01_a_u0.veo

TCL Flow Generator:
   Structural simulation model generator

   * v_cfa_v6_01_a_u0.v

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * v_cfa_v6_01_a_u0.asy

Coregen XMDF Generator:
   XMDF generator

   * v_cfa_v6_01_a_u0_xmdf.tcl

Synthesis ISE Generator:
   Please see the core data sheet.

   * v_cfa_v6_01_a_u0.gise
   * v_cfa_v6_01_a_u0.xise

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * v_cfa_v6_01_a_u0.gise
   * v_cfa_v6_01_a_u0.xise

Deliver Readme:
   Readme file for the IP.

   * v_cfa_v6_01_a_u0_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * v_cfa_v6_01_a_u0_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

