(NETLIST)
(FOR DRAWING: C:/Users/tang-zhipeng/Project/220407_S4N_SLT/03_PCB/07/R-CarS4N_SLT_BOARD_Base_S4_220411-1_07013.brd)
(GENERATED BY: ALLEGRO 17.2 S074 (3918676))
(Wed Jul 13 17:55:57 2022)
$PACKAGES
5PB1102PGGI ! 5PB1102_5PB1102PGGI_5PB1102PGGI ! 5PB1102PGGI ; U148 
'08B0-1X1T-36-F' ! '08B0-1X1T-36-F_08B0-1X1T-36-F_0' ! '08B0-1X1T-36-F' ; ,
        CN16 
9FGV0641 ! 9FGV0841AKILF_3_9FGV0641_9FGV06 ! 9FGV0641AKILF ; U12 
10SVPC270M ! CE_10SVPC270M_270UF ! 270uF ; E3 E5 
'22-04-1031' ! 'HEADER 2_1_22-04-1031_22-04-103' ! '22-04-1031' ; CN8 
25SVPF47M ! CE_25SVPF47M_47UF ! 47uF ; E2 E4 
1101M2S3AQE2 ! 'SW MAG-SPDT_0_1101M2S3AQE2_1101' ! 1101M2S3AQE2 ; SW43 
1608 ! 'C_1608_2.2UF' ! '2.2uF' ; C447 C1048 
2920L500_16MR ! FUSE_2920L500_16MR_5A/12V ! 5A/12V ; EH17 EH18 
'53259-0429' ! '53259-0429_0_53259-0429_53259-0' ! '53259-0429' ; CN7 
AG009DGQ3 ! RSS130N03_AG009DGQ3_AG009DGQ3 ! AG009DGQ3 ; U42 U43 U132 U134 
AVRL101D3R3FTA ! 'VARISTOR SYM_AVRL101D3R3FTA_AVR' ! AVRL101D3R3FTA ; ZR1 ,
        ZR2 ZR3 ZR4 
'B3F-1000' ! 'SW PUSHBUTTON-SPST-2_B3F-1000_B' ! 'B3F-1000' ; SW27 SW50 
'B360B-13-F' ! 'RKZXXB2KJ_B360B-13-F_B360B-13-F' ! 'B360B-13-F' ; D5 D9 
BLM18AG601SH1D ! 'L_BLM18AG601SH1D_600OHM@100MHZ' ! '600ohm@100MHz' ; L13 ,
        L39 L40 
BLM18KG260TH1 ! L_BLM18KG260TH1_BLM18KG260TH1 ! BLM18KG260TH1 ; L21 L23 L25 
'BR24G01FVM-3GTTR' ! 'R1EX24002ATAS0G#U0_BR24G01FVM-3' ! 'BR24G01FVM-3GTTR' ,
        ; U5 U126 
'BZX84-A12' ! 'BZX84-A12_BZX84-A12_BZX84-A12' ! 'BZX84-A12' ; D2 D7 
CAPC1005_050X020N ! 'C_CAPC1005_050X020N_0.1UF' ! '0.1uF' ; C471 C473 C477 ,
        C713 C715 C796 
CAPC1005_050X020N ! C_CAPC1005_050X020N_1UF ! 1uF ; C475 C476 
CAPC2012_125X050N ! 'C_CAPC2012_125X050N_4.7UF' ! '4.7uF' ; C797 
CAPC2012_125X050N ! C_CAPC2012_125X050N_10UF ! 10uF ; C472 C474 
'CAS-120A1' ! 'CAS-120A1[1-2]_CAS-120A1_CAS-12' ! 'CAS-120A1' ; SW42 
CHIP1005 ! 'C_CHIP1005_0.1UF' ! '0.1uF' ; C1 C2 C3 C4 C7 C10 C11 C23 C25 ,
        C26 C30 C35 C36 C38 C42 C45 C51 C54 C58 C60 C64 C70 C74 C79 C80 C83 ,
        C88 C127 C157 C160 C161 C162 C163 C164 C165 C166 C167 C170 C171 ,
        C172 C174 C175 C177 C179 C181 C182 C183 C184 C185 C186 C187 C189 ,
        C190 C191 C193 C194 C195 C196 C204 C205 C206 C207 C208 C209 C210 ,
        C211 C212 C213 C215 C216 C218 C223 C227 C228 C229 C230 C233 C234 ,
        C235 C236 C254 C255 C257 C262 C263 C266 C270 C274 C284 C288 C293 ,
        C297 C299 C304 C306 C307 C309 C313 C314 C315 C316 C317 C318 C319 ,
        C320 C321 C322 C323 C324 C329 C330 C331 C332 C333 C334 C335 C336 ,
        C337 C338 C339 C340 C341 C342 C343 C344 C345 C346 C347 C348 C349 ,
        C350 C351 C352 C353 C354 C355 C356 C357 C358 C359 C360 C361 C362 ,
        C363 C364 C365 C366 C367 C368 C369 C382 C383 C384 C385 C386 C387 ,
        C388 C389 C390 C391 C392 C401 C402 C403 C404 C405 C406 C407 C408 ,
        C409 C410 C411 C412 C413 C416 C417 C418 C419 C420 C421 C422 C423 ,
        C424 C425 C426 C427 C428 C429 C430 C431 C432 C433 C434 C435 C436 ,
        C437 C438 C439 C440 C441 C442 C457 C458 C459 C460 C461 C462 C463 ,
        C464 C465 C466 C467 C468 C469 C470 C478 C480 C481 C482 C483 C496 ,
        C505 C506 C507 C508 C509 C510 C512 C513 C515 C518 C527 C530 C532 ,
        C533 C534 C537 C542 C543 C548 C552 C554 C559 C561 C565 C571 C577 ,
        C581 C586 C587 C590 C595 C651 C652 C668 C671 C672 C673 C674 C675 ,
        C676 C677 C678 C681 C682 C683 C685 C686 C688 C690 C692 C693 C694 ,
        C695 C696 C697 C698 C700 C701 C702 C704 C705 C706 C707 C708 C709 ,
        C710 C711 C712 C716 C721 C722 C724 C725 C727 C728 C729 C731 C732 ,
        C734 C736 C737 C738 C741 C743 C746 C753 C756 C761 C762 C764 C765 ,
        C766 C768 C770 C775 C778 C779 C783 C793 C812 C813 C814 C815 C818 ,
        C819 C820 C821 C836 C837 C839 C847 C849 C852 C855 C859 C869 C873 ,
        C878 C881 C882 C885 C889 C891 C892 C894 C897 C898 C899 C900 C901 ,
        C902 C903 C904 C905 C906 C907 C908 C909 C914 C915 C916 C917 C918 ,
        C919 C920 C921 C922 C923 C924 C925 C926 C927 C928 C929 C930 C931 ,
        C932 C933 C934 C935 C936 C937 C938 C939 C940 C941 C942 C943 C944 ,
        C945 C946 C947 C948 C949 C950 C951 C952 C953 C954 C955 C956 C957 ,
        C958 C959 C960 C961 C962 C963 C964 C965 C966 C971 C973 C974 C975 ,
        C977 C981 C982 C984 C985 C986 C987 C988 C989 C990 C991 C992 C993 ,
        C994 C995 C996 C997 C998 C999 C1000 C1001 C1002 C1003 C1004 C1005 ,
        C1006 C1007 C1008 C1009 C1010 C1011 C1012 C1013 C1014 C1015 C1018 ,
        C1019 C1020 C1021 C1022 C1023 C1024 C1025 C1026 C1027 C1028 C1029 ,
        C1030 C1031 C1032 C1033 C1034 C1035 C1036 C1037 C1038 C1039 C1040 ,
        C1041 C1042 C1043 C1044 C1233 C1234 C1236 C1237 C1238 C1239 C1240 ,
        C1241 C1242 C1252 C1253 C1254 C1257 C1258 C1260 C1261 C1264 
CHIP1005 ! 'C_CHIP1005_0.1UF*' ! '0.1uF*' ; C27 C29 C31 C81 C90 C91 C95 C96 ,
        C97 C117 C118 C144 C145 C536 C538 C588 C597 C624 C625 C749 C758 ,
        C759 
CHIP1005 ! 'C_CHIP1005_0.01UF' ! '0.01uF' ; C39 C55 C71 C82 C107 C109 C110 ,
        C126 C498 C499 C500 C501 C502 C503 C535 C545 C549 C578 C589 C607 ,
        C610 C614 C616 C617 C618 C619 C622 C626 C641 C771 C772 C773 C781 ,
        C1243 C1244 C1245 C1246 C1247 C1248 C1249 C1250 C1251 C1266 C1267 ,
        C1268 C1269 C1270 C1271 C2002 C2003 C2004 
CHIP1005 ! 'C_CHIP1005_0.22UF' ! '0.22uF' ; C8 C9 C12 C13 C14 C15 C16 C17 ,
        C68 C103 C104 C106 C516 C517 C519 C520 C521 C522 C523 C524 C575 ,
        C604 C608 C611 C620 
CHIP1005 ! 'C_CHIP1005_0.022UF' ! '0.022uF' ; C47 C53 C66 C76 C113 C114 ,
        C556 C562 C573 C583 C605 
CHIP1005 ! 'C_CHIP1005_0.47UF' ! '0.47uF' ; C22 C24 C32 C33 C105 C531 C539 ,
        C540 C603 C609 C612 C613 
CHIP1005 ! 'C_CHIP1005_0.047UF' ! '0.047uF' ; C108 C251 C834 
CHIP1005 ! 'C_CHIP1005_0.068UF' ! '0.068uF' ; C484 C485 C486 C487 C488 C489 ,
        C490 C491 C492 C493 C494 C495 
CHIP1005 ! C_CHIP1005_1UF ! 1uF ; C20 C21 C41 C50 C56 C57 C63 C73 C78 C98 ,
        C99 C100 C101 C102 C111 C112 C115 C119 C120 C146 C147 C148 C149 ,
        C150 C151 C155 C156 C158 C159 C168 C169 C173 C176 C178 C180 C188 ,
        C192 C203 C214 C276 C277 C278 C279 C285 C286 C287 C291 C292 C526 ,
        C529 C550 C553 C558 C564 C570 C580 C585 C606 C615 C657 C658 C659 ,
        C660 C661 C662 C666 C667 C669 C670 C679 C680 C684 C687 C689 C691 ,
        C699 C703 C740 C755 C861 C862 C863 C864 C870 C871 C872 C876 C877 
CHIP1005 ! C_CHIP1005_10PF ! 10pF ; C217 C219 C220 C224 C791 C792 C806 C811 
CHIP1005 ! 'C_CHIP1005_10PF*' ! '10pF*' ; C305 C785 C786 C788 C789 C888 
CHIP1005 ! C_CHIP1005_100PF ! 100pF ; C311 C799 C896 C983 
CHIP1005 ! 'C_CHIP1005_100PF*' ! '100pF*' ; C742 
CHIP1005 ! C_CHIP1005_220PF ! 220pF ; C308 C569 C893 
CHIP1005 ! 'C_CHIP1005_220PF*' ! '220pF*' ; C123 C294 C630 C879 
CHIP1005 ! C_CHIP1005_330PF ! 330pF ; C141 C142 C568 C648 C649 
CHIP1005 ! C_CHIP1005_470PF ! 470pF ; C128 C129 C130 C133 C135 C136 C138 ,
        C140 C567 C598 C599 C633 C634 C636 C639 C644 C647 
CHIP1005 ! 'C_CHIP1005_470PF*' ! '470pF*' ; C258 C264 C267 C275 C843 C848 ,
        C850 C860 C2000 C2001 
CHIP1005 ! C_CHIP1005_680PF ! 680pF ; C645 
CHIP1005 ! C_CHIP1005_1000PF ! 1000pF ; C85 C92 C94 C116 C131 C132 C143 ,
        C231 C310 C592 C623 C635 C637 C638 C642 C650 C817 C895 C1314 
CHIP1005 ! C_CHIP1005_2200PF ! 2200pF ; C62 C137 C643 C801 
CHIP1005 ! C_CHIP1005_4700PF ! 4700pF ; C28 C44 C49 C61 C72 C86 C87 C93 ,
        C134 C546 C560 C579 C593 C594 C600 C601 C602 C621 C627 C640 
CHIP1005 ! 'C_CHIP1005_4700PF*' ! '4700pF*' ; C244 C841 
CHIP1005 ! C_CHIP1005_6800PF ! 6800pF ; C40 C48 C67 C77 C557 C563 C574 C584 
CHIP1005 ! 'C_CHIP1005_DNP*' ! 'DNP*' ; C232 C816 
CHIP1005 ! 'L_CHIP1005_2.0NH' ! '2.0nH' ; L3 L5 L8 L29 L30 L34 
CHIP1005 ! R_CHIP1005_0 ! 0 ; R30 R36 R46 R63 R77 R82 R86 R87 R90 R91 R93 ,
        R95 R99 R101 R103 R104 R105 R106 R107 R109 R110 R111 R145 R146 R147 ,
        R152 R153 R156 R160 R163 R164 R169 R170 R175 R180 R186 R193 R197 ,
        R198 R200 R202 R205 R206 R209 R210 R225 R230 R236 R242 R247 R248 ,
        R253 R254 R258 R259 R260 R262 R264 R272 R275 R276 R277 R278 R280 ,
        R285 R383 R390 R401 R402 R404 R406 R410 R426 R438 R445 R449 R451 ,
        R454 R455 R457 R459 R463 R465 R467 R468 R469 R470 R471 R473 R474 ,
        R475 R479 R495 R496 R497 R590 R592 R593 R594 R595 R598 R600 R601 ,
        R602 R603 R604 R607 R608 R629 R638 R639 R642 R646 R659 R663 R664 ,
        R665 R666 R668 R669 R670 R674 R675 R678 R679 R689 R690 R703 R704 ,
        R705 R707 R718 R719 R720 R724 R726 R730 R740 R748 R754 R757 R761 ,
        R762 R767 R768 R773 R776 R779 R783 R785 R787 R789 R792 R793 R796 ,
        R797 R812 R817 R823 R830 R834 R835 R840 R841 R845 R846 R847 R850 ,
        R851 R859 R862 R863 R864 R865 R867 R872 R886 R887 R889 R898 R903 ,
        R904 R908 R909 R920 R925 R1222 R1224 R1225 R1226 R1227 R1228 R1229 ,
        R1239 R1240 R1241 R1242 R1243 R1244 R1246 R1247 R1248 R1249 R1250 ,
        R1251 R1252 R1273 R1274 R1281 R1282 R1283 R1284 R1285 R1286 R1287 ,
        R1290 R1296 R1297 R1298 R1306 R1309 R1310 R1311 R1312 R1313 R1314 ,
        R1315 R1322 R1323 R1331 R1333 R1348 R1349 R1362 R1363 R1364 R1365 ,
        R1366 R1367 R1368 R1369 R1374 R1375 R1376 R1377 R1385 R1386 R1387 ,
        R1388 R1389 R1390 R1391 R1392 R1414 R1415 R1418 
CHIP1005 ! 'R_CHIP1005_0*' ! '0*' ; R37 R43 R64 R166 R171 R194 R199 R241 ,
        R246 R250 R270 R388 R398 R403 R427 R488 R612 R615 R616 R617 R618 ,
        R619 R620 R621 R622 R623 R624 R625 R626 R644 R656 R660 R697 R764 ,
        R769 R786 R828 R833 R837 R854 R857 R921 R1256 R1280 R1330 R1332 ,
        R1335 R1342 R1343 R1360 R1361 R1370 R1371 R1372 R1373 R1378 R1379 ,
        R1380 R1381 
CHIP1005 ! R_CHIP1005_1 ! 1 ; R83 R84 R85 R88 R132 R446 R447 R448 R452 R687 ,
        R696 R700 
CHIP1005 ! R_CHIP1005_1K ! 1K ; R68 R139 R140 R141 R150 R151 R173 R286 R429 ,
        R693 R694 R712 R713 R714 R723 R725 R771 R873 R1272 R1334 R1339 ,
        R1340 
CHIP1005 ! 'R_CHIP1005_1K*' ! '1K*' ; R129 R130 R131 R900 R901 
CHIP1005 ! 'R_CHIP1005_1M*' ! '1M*' ; R239 R826 
CHIP1005 ! 'R_CHIP1005_2.2K' ! '2.2K' ; R481 R733 R905 R907 R914 R915 R916 ,
        R919 
CHIP1005 ! 'R_CHIP1005_2.2K*' ! '2.2K*' ; R906 R910 R911 R912 R913 R917 ,
        R918 R922 R924 
CHIP1005 ! 'R_CHIP1005_2.61K' ! '2.61K' ; R729 
CHIP1005 ! 'R_CHIP1005_4.7K' ! '4.7K' ; R39 R40 R41 R42 R58 R59 R65 R66 R69 ,
        R70 R71 R72 R73 R179 R220 R221 R279 R394 R395 R396 R397 R412 R413 ,
        R423 R425 R430 R431 R432 R433 R434 R736 R745 R746 R775 R807 R808 ,
        R866 R902 R923 
CHIP1005 ! 'R_CHIP1005_4.7K*' ! '4.7K*' ; R45 R48 R49 R89 R408 R453 
CHIP1005 ! 'R_CHIP1005_6.49K' ! '6.49K' ; R899 
CHIP1005 ! R_CHIP1005_10 ! 10 ; R136 R137 R709 R710 
CHIP1005 ! R_CHIP1005_10K ! 10K ; R17 R18 R19 R20 R31 R32 R47 R79 R100 R102 ,
        R108 R112 R154 R155 R157 R158 R165 R174 R191 R227 R268 R391 R409 ,
        R472 R476 R489 R491 R492 R494 R574 R580 R588 R591 R596 R597 R599 ,
        R611 R613 R630 R631 R632 R633 R634 R635 R636 R637 R662 R701 R702 ,
        R750 R752 R753 R755 R763 R772 R814 R855 R896 R897 R1263 R1265 R1271 ,
        R1275 R1303 R1305 R1308 R1336 R1356 
CHIP1005 ! 'R_CHIP1005_10K*' ! '10K*' ; R34 R35 R38 R44 R257 R266 R393 R405 ,
        R407 R442 R487 R490 R493 R498 R640 R844 R853 
CHIP1005 ! R_CHIP1005_22 ! 22 ; R29 R389 R667 R673 R891 R893 R894 R1276 ,
        R1277 
CHIP1005 ! R_CHIP1005_24K ! 24K ; R482 
CHIP1005 ! R_CHIP1005_33 ! 33 ; R698 R888 R890 R892 R895 
CHIP1005 ! 'R_CHIP1005_47*' ! '47*' ; R97 R98 R461 R462 
CHIP1005 ! R_CHIP1005_47K ! 47K ; R172 R176 R192 R203 R207 R208 R249 R252 ,
        R261 R271 R282 R283 R581 R582 R583 R584 R585 R586 R587 R589 R605 ,
        R658 R731 R737 R742 R749 R770 R774 R781 R788 R790 R795 R836 R839 ,
        R848 R858 R869 R870 R1292 R1294 R1320 R1321 R1426 
CHIP1005 ! 'R_CHIP1005_47K*' ! '47K*' ; R161 R195 R196 R201 R204 R211 R244 ,
        R256 R265 R606 R647 R648 R649 R650 R652 R653 R654 R655 R657 R759 ,
        R782 R784 R791 R794 R798 R831 R843 R852 R926 R1291 R1293 
CHIP1005 ! R_CHIP1005_100 ! 100 ; R134 R284 R464 R466 R641 R871 R1344 R1345 ,
        R1346 R1347 
CHIP1005 ! 'R_CHIP1005_100*' ! '100*' ; R74 R76 R378 R435 R437 R440 
CHIP1005 ! R_CHIP1005_100K ! 100K ; R142 R143 R144 R148 R149 R183 R273 R281 ,
        R715 R716 R717 R721 R722 R739 R741 R747 R751 R778 R860 R868 R1257 ,
        R1278 R1279 
CHIP1005 ! 'R_CHIP1005_100K*' ! '100K*' ; R609 R610 R661 
CHIP1005 ! R_CHIP1005_150 ! 150 ; R880 R881 
CHIP1005 ! R_CHIP1005_200 ! 200 ; R75 R78 R382 R436 R439 R441 
CHIP1005 ! R_CHIP1005_200K ! 200K ; R477 
CHIP1005 ! R_CHIP1005_220 ! 220 ; R1383 R1384 
CHIP1005 ! R_CHIP1005_240 ! 240 ; R80 R81 R113 R114 R443 R444 R485 R486 
CHIP1005 ! R_CHIP1005_316K ! 316K ; R744 
CHIP1005 ! R_CHIP1005_453K ! 453K ; R274 R861 
CHIP1005 ! R_CHIP1005_464 ! 464 ; R732 
CHIP1005 ! R_CHIP1005_470K ! 470K ; R182 R188 R777 R780 
CHIP1005 ! R_CHIP1005_499 ! 499 ; R238 R824 
CHIP1005 ! R_CHIP1005_536 ! 536 ; R735 
CHIP1608 ! 'C_CHIP1608_2.2UF' ! '2.2uF' ; C720 C723 C726 C730 C733 C735 ,
        C976 
CHIP1608 ! C_CHIP1608_10UF ! 10uF ; C18 C19 C37 C43 C46 C52 C59 C65 C69 C75 ,
        C121 C122 C124 C125 C139 C525 C528 C544 C547 C551 C555 C572 C576 ,
        C582 C628 C629 C631 C632 C646 C739 C745 C748 C767 C769 C774 C776 ,
        C800 C972 C979 
CHIP1608 ! 'C_CHIP1608_10UF*' ! '10uF*' ; C751 C760 C763 
CHIP1608 ! C_CHIP1608_4700PF ! 4700pF ; C566 
CHIP1608 ! L_CHIP1608_BLM18AG102SH1D ! BLM18AG102SH1D ; L50 
CHIP1608 ! R_CHIP1608_0 ! 0 ; R92 R94 R456 R458 R579 R676 R680 
CHIP1608 ! R_CHIP1608_1K ! 1K ; R177 R178 
CHIP1608 ! 'R_CHIP1608_1K*' ! '1K*' ; R181 R184 R185 R187 R189 R190 
CHIP1608 ! 'R_CHIP1608_2.2*' ! '2.2*' ; R218 R805 
CHIP1608 ! 'R_CHIP1608_10*' ! '10*' ; R222 R224 R228 R231 R809 R811 R815 ,
        R818 
CHIP1608 ! 'R_CHIP1608_49.9' ! '49.9' ; R882 R883 R884 R885 
CHIP2012 ! 'C_CHIP2012_2.2UF' ! '2.2uF' ; C249 C250 C832 C833 
CHIP2012 ! 'C_CHIP2012_4.7UF' ! '4.7uF' ; C34 C84 C89 C280 C283 C289 C290 ,
        C295 C541 C591 C596 C653 C744 C747 C752 C754 C757 C777 C780 C782 ,
        C865 C868 C874 C875 C880 
CHIP2012 ! 'C_CHIP2012_4.7UF*' ! '4.7uF*' ; C750 
CHIP2012 ! C_CHIP2012_10UF ! 10uF ; C202 C245 C246 C247 C248 C256 C261 C265 ,
        C273 C798 C802 C808 C828 C829 C830 C831 C838 C846 C851 C858 
CHIP2012 ! 'C_CHIP2012_10UF*' ! '10uF*' ; C803 C807 
CHIP2012 ! C_CHIP2012_22UF ! 22uF ; C152 C663 
CHIP2012 ! 'C_CHIP2012_DNP*' ! 'DNP*' ; C260 C845 
CHIP2012 ! R_CHIP2012_0 ! 0 ; R96 R245 R251 R460 R628 R643 R645 R685 R686 ,
        R728 R832 R838 
CHIP2012 ! 'R_CHIP2012_0*' ! '0*' ; R651 R683 R684 R695 
CHIP2012 ! 'R_CHIP2012_0.005' ! '0.005' ; R223 R235 R255 R263 R810 R822 ,
        R842 R849 
CHIP2012 ! 'R_CHIP2012_8.2' ! '8.2' ; R232 R233 R819 R820 
CHIP3216 ! C_CHIP3216_47UF ! 47uF ; C153 C154 C240 C241 C242 C243 C664 C665 ,
        C825 C826 C827 C840 C1393 C1394 C1402 C1403 
CHIP3216 ! 'C_CHIP3216_DNP*' ! 'DNP*' ; C237 C238 C239 C822 C823 C824 
CHIP3216 ! R_CHIP3216_0 ! 0 ; R212 R799 
CHIP3216 ! 'R_CHIP3216_0*' ! '0*' ; R1295 
CHIP3216 ! 'R_CHIP3216_0.005' ! '0.005' ; R219 R226 R229 R269 R738 R743 ,
        R806 R813 R816 R856 
CHIP3225 ! C_CHIP3225_22UF ! 22uF ; C252 C259 C268 C298 C300 C301 C302 C654 ,
        C809 C842 C844 C853 C883 C884 C886 C890 C978 C980 
CHIP3225 ! 'C_CHIP3225_22UF*' ! '22uF*' ; C303 C810 C887 
CHIP3225 ! C_CHIP3225_47UF ! 47uF ; C253 C271 C272 C804 C835 C856 C857 
CHIP3225 ! 'C_CHIP3225_47UF*' ! '47uF*' ; C805 
CHIP3225 ! 'C_CHIP3225_DNP*' ! 'DNP*' ; C269 C854 
CHIP6432 ! 'R_CHIP6432_0.005' ! '0.005' ; R217 R804 
'CHS-02A' ! 'DIP-SW2_CHS-02A_CHS-02A' ! 'CHS-02A' ; SW4 SW25 
'CHS-08A' ! 'CHS-08A_CHS-08A_CHS-08A' ! 'CHS-08A' ; SW5 SW6 SW35 SW60 SW61 
'CHS-08A' ! 'SW_CHS-08A_CHS-08A_CHS-08A' ! 'CHS-08A' ; SW12 SW24 SW44 
'CON_HIROSE_FX2-52S-1_27SVL' ! 'CN_EXP_FX2-52S-1.27SVL_CON_HIRO' ,
        ! 'FX2-52S-1.27SVL' ; CN20 CN21 CN22 CN23 
'CON_HIROSUGI_PSM-410336-09' ! 'CN_PHD_9P_CON_HIROSUGI_PSM-4103' ,
        ! 'PSH-410256-09' ; CN2 CN10 CN11 
CP05 ! CHECK_CP05_CP ! CP ; CP1 CP2 CP3 CP4 CP5 CP6 CP7 CP8 CP11 CP12 CP16 ,
        CP17 CP20 CP21 CP22 CP23 CP27 CP28 CP29 CP30 CP31 CP32 CP33 CP34 ,
        CP35 CP36 CP37 CP38 CP39 CP40 CP41 CP42 CP43 CP44 CP45 CP46 CP47 ,
        CP48 CP49 CP50 CP51 CP52 CP53 CP54 CP55 CP56 CP57 CP64 CP65 CP69 ,
        CP70 CP73 CP74 CP75 CP76 CP80 
'CP2102N-A01-GQFN28' ! 'CP2102N_CP2102N-A01-GQFN28_CP21' ! CP2102N ; U15 
'DM3AT-SF-PEJM5' ! 'DM3AT-SF-PEJ_NEW_DM3AT-SF-PEJM5' ! 'DM3AT-SF-PEJM5' ; ,
        CN12 
DS90LT012AQMF ! DS90LT012AQ_DS90LT012AQMF_DS90L ! DS90LT012AQ ; U176 U177 
D_S4N_SOCKET_HOLE ! SOC_SOCKET_HOLE_2_D_S4N_SOCKET_ ,
        ! 'SoC_SOCKET_HOLE_E_3.2' ; SKT2 
EMZJ250ADA471MJA0G ! CE_EMZJ250ADA471MJA0G_470UF ! 470uF ; E1 
FLASH_8X6 ! S26KS512SDGBHI00_FLASH_8X6_S26K ! S26KS512SDPBHV02 ; U81 
FOOT1002A_A_1 ! 'WL8_FOOT1002A_A_1_THROUGH HOLE' ! 'Through Hole' ; TH1 TH2 ,
        TH5 TH6 
FOOT7045A_A_1 ! MAX16932_FOOT7045A_A_1_MAX16933 ! MAX16933 ; U41 U130 
G12AP ! 'SWITCH_G_12AP_G12AP_SWITCH(G-12' ! 'SWITCH(G-12AP)' ; SW41 
GCM21BC71E475KE36 ! 'C_GCM21BC71E475KE36_4.7UF' ! '4.7uF' ; C222 C226 C795 
GCM155R71A104KA55 ! 'CAP NP_GCM155R71A104KA55_0.1UF' ! '0.1uF' ; C221 C225 ,
        C794 
'HK-2-G' ! 'HK-2-G_HK-2-G_HK-2-G' ! 'HK-2-G' ; TP1 TP2 TP3 TP4 TP5 TP6 
HOLE_E ! 'HOLE_E_4.0_HOLE_E_HOLE_E_4.0' ! 'HOLE_E_4.0' ; EH1 EH2 EH3 EH4 ,
        EH5 EH6 EH7 EH8 EH9 EH10 EH11 EH12 EH13 EH26 
HPL505028F080MRD3P ! 'HPL505028_HPL505028F080MRD3P_0.' ! '0.08uH' ; L15 L44 
'HTST-110-01-S-DV' ! 'CON20A_HTST-110-01-S-DV_HTST-11' ! 'HTST-110-01-S-DV' ,
        ; CN1 CN9 
'HWP-2P-G' ! 'HWP-2P-G_HWP-2P-G_HWP-2P-G' ! 'HWP-2P-G' ; JP1 JP2 
ISL78233ARZ ! ISL78233_0_ISL78233ARZ_ISL78233 ! ISL78233ARZ ; U35 U120 
ISL78310ARAJZ ! ISL78310_0_ISL78310ARAJZ_ISL783 ! ISL78310ARAJZ ; U100 
ISL78322ARZ ! ISL78322_4_ISL78322ARZ_ISL78322 ! ISL78322ARZ ; U101 
KSZ8041RNLI ! KSZ8041RNXLI_KSZ8041RNLI_KSZ804 ! KSZ8041RNLI ; U127 
L ! 'L_L_1.5UH' ! '1.5uH' ; L26 L51 
LPDDR4 ! LPDDR4X_LPDDR4_LPDDR4X ! LPDDR4X ; U7 U79 
LT3021ES8_PBF ! 'LT3021ES8#PBF_LT3021ES8_PBF_TES' ! TEST_IC ; U77 
MCR01MZPJ102 ! R_MCR01MZPJ102_1K ! 1K ; R138 
MCR01MZPJ103 ! R_MCR01MZPJ103_10K ! 10K ; R135 
MCZ1210AH900L2TD0G ! MCZ1210A_MCZ1210AH900L2TD0G_MCZ ! MCZ1210AH900L2TD0G ; ,
        L14 L41 
MHQ1005P1N2BTD25 ! 'L_MHQ1005P1N2BTD25_1.2NH@100MHZ' ! '1.2nH@100MHz' ; L1 ,
        L2 L4 L6 L7 L9 L11 L12 L27 L28 L31 L32 L33 L35 L37 L38 
MHQ1005P1N3STD25 ! 'L_MHQ1005P1N3STD25_1.3NH' ! '1.3nH' ; L10 L36 
MNR04 ! 'RES_ARRAY2_MNR04_4.7K' ! '4.7K' ; NR9 NR10 NR12 NR14 NR17 NR18 ,
        NR21 NR22 
MNR04 ! RES_ARRAY2_MNR04_47K ! 47K ; NR7 NR8 NR11 NR13 NR15 NR16 NR19 NR20 
MNR14E0APJ103 ! RES_ARRAY2_MNR14E0APJ103_10K ! 10K ; NR1 NR2 NR3 NR4 NR5 ,
        NR6 
'MTFC32GAZAQHD-AAT' ! 'MTFC32GASAQHD-AAT_MTFC32GAZAQHD' ,
        ! 'MTFC32GAZAQHD-AAT' ; U89 
'MTFC128GAVATTC-AAT' ! 'UFS3.0_MTFC128GAVATTC-AAT_MTFC1' ,
        ! 'MTFC128GAVATTC-AAT' ; U94 
NFM31HK223R1H3 ! EMIFIL_NFM31HK223R1H3_NFM31HK22 ! NFM31HK223R1H3 ; L22 L24 
NL7SZ57DFT2G ! NL7SZ57_NL7SZ57DFT2G_NL7SZ57DFT ! 'NL7SZ57DFT2G*' ; U118 
NL7SZ57DFT2G ! NL7SZ57_NL7SZ57DFT2G_NL7SZ57D_1 ! NL7SZ57DFT2G ; U6 U36 U76 ,
        U121 
NX1612SA ! 'FA-238_NX1612SA_NX1612SA[25MHZ/' ! 'NX1612SA[25MHz/8pF/50ppm]' ,
        ; X4 
NX2016SA ! 'FA-238_NX2016SA_NX2016SA[50MHZ/' ! 'NX2016SA[50MHz/8pF/50ppm]' ,
        ; X9 X11 
NZ2016SHA ! 'SG-8002CE_NZ2016SHA_NZ2016SHA[2' ,
        ! 'NZ2016SHA[26.0000MHz/50ppm]*' ; X1 X5 
NZ2016SHA ! 'SG-8002CE_NZ2016SHA_NZ2016SHA[3' ,
        ! 'NZ2016SHA[32.768kHz/71ppm]' ; X3 X7 
NZ2016SHA ! 'SG-8002CE_NZ2016SHA_NZ2016SHA_1' ,
        ! 'NZ2016SHA[25.0000MHz/50ppm/3.3V]' ; X13 
NZ2016SHA ! 'SG-8002CE_NZ2016SHA_NZ2016SHA_2' ,
        ! 'NZ2016SHA[20.0000MHz/50ppm/1.8V]' ; X2 X6 
'ONE-POINT-GND' ! 'GND_ONE-POINT-GND_GND' ! GND ; GND2 GND3 GND5 GND6 
'ONE-POINT-GND' ! 'GND_POINT_ONE-POINT-GND_GND' ! GND ; GND1 GND4 
PI3PCIE3212ZBE ! PI3PCIE3212_1_PI3PCIE3212ZBE_PI ! PI3PCIE3212ZBE ; U68 U69 ,
        U96 U156 U157 U158 U173 U174 U175 
'PJ-063AH' ! 'PJ-063AH_PJ-063AH_PJ-063AH' ! 'PJ-063AH' ; CN6 
'PQFN050P500X475X090-32-EP310X310N' ! 'AD7490BCPZ_PQFN050P500X475X090-' ,
        ! AD7490BCPZ ; U58 
'QFN050P465X365X100-20_EP205X305' ! SN74CB3Q3245RGYR_QFN050P465X365 ,
        ! SN74CB3Q3245RGYR ; U82 
'QFN050P500X500X090-28-EP315X315N' ! 'CP2102N_QFN050P500X500X090-28-E' ,
        ! CP2102N ; U98 
'R-CARS4N_19MMPKG' ! 'R-CARS4N_19MMPKG_REV091_R-CARS4' ,
        ! 'R-CarS4N_19mmPKG_Rev091' ; U2 
'R-CARS4_23MMPKG' ! 'R-CARS4_23MMPKG_REV061_R-CARS4_' ,
        ! 'R-CarS4_23mmPKG_Rev0r61' ; U1 
'R-CARS4_SOC_SOCKET' ! 'SOC_SOCKET_HOLE_R-CARS4_SOC_SOC' ! SoC_SOCKET_HOLE ,
        ; SKT1 
RAA271005 ! RAA271005_RAA271005_RAA271005 ! RAA271005 ; U26 U111 
'RB520SM-30FH' ! 'RKZXXB2KJ_RB520SM-30FH_RB520SM-' ! 'RB520SM-30FH' ; D4 D8 
RBR5LAM40ATF ! RSZ501L_RBR5LAM40ATF_RBR5LAM40A ! 'RBR5LAM40ATF*' ; D1 D6 
RC21012A050GNA ! RC2121X_48PIN_RC21012A050GNA_RC ! RC21012A050GNA ; U95 
RC_1005 ! 'CAP NP_1_RC_1005_0.1UF' ! '0.1uF' ; C1235 
RC_1005 ! 'C_1_RC_1005_0.1UF' ! '0.1uF' ; C5 C6 C197 C198 C199 C200 C201 ,
        C479 C511 C514 C714 C717 C718 C719 C1262 C1263 C1265 C2007 
RC_1005 ! 'C_RC_1005_0.1UF' ! '0.1uF' ; C443 C445 C448 C451 C1045 C1049 ,
        C1050 C1053 C1054 C1060 C1061 C2005 C2006 
RC_1005 ! 'C_RC_1005_0.1UF*' ! '0.1uF*' ; C453 C1056 
RC_1005 ! C_RC_1005_220PF ! 220pF ; C455 C1058 
RC_1005 ! C_RC_1005_4700PF ! 4700pF ; C456 C1059 
RC_1005 ! R_1_RC_1005_0 ! 0 ; R56 R57 R60 R61 R62 R328 R330 R333 R336 R338 ,
        R341 R419 R420 R421 R422 R424 
RC_1005 ! 'R_1_RC_1005_0*' ! '0*' ; R55 R418 
RC_1005 ! R_1_RC_1005_1K ! 1K ; R54 R417 
RC_1005 ! 'R_1_RC_1005_4.7K' ! '4.7K' ; R51 R52 R53 R120 R121 R123 R127 ,
        R414 R415 R416 
RC_1005 ! R_1_RC_1005_10K ! 10K ; R67 R128 R428 R1359 
RC_1005 ! R_1_RC_1005_47K ! 47K ; R117 R118 R122 R126 R1230 
RC_1005 ! R_1_RC_1005_100K ! 100K ; R326 R502 R503 R504 R505 R506 R507 R508 ,
        R509 R510 R511 R512 R513 R526 R527 R528 R529 R530 R531 R532 R533 ,
        R534 R535 R536 R537 R550 R551 R552 R553 R554 R555 R556 R557 R558 ,
        R559 R560 R561 
RC_1005 ! R_RC_1005_0 ! 0 ; R311 R312 R313 R315 R316 R318 R319 R965 R966 ,
        R967 R971 R973 R974 R976 
RC_1005 ! 'R_RC_1005_0*' ! '0*' ; R50 R115 R119 R124 R125 R346 R411 R501 ,
        R575 R576 R577 R1350 R1352 R1424 
RC_1005 ! R_RC_1005_1 ! 1 ; R310 R963 
RC_1005 ! R_RC_1005_1K ! 1K ; R760 
RC_1005 ! R_RC_1005_2K ! 2K ; R306 R964 R975 R980 R983 
RC_1005 ! 'R_RC_1005_6.8K' ! '6.8K' ; R300 R301 R302 R303 R305 R931 R932 ,
        R933 R934 R936 R949 R950 R951 R952 R962 R970 R979 R982 R1253 
RC_1005 ! 'R_RC_1005_22.1K' ! '22.1K' ; R320 R977 
RC_1005 ! R_RC_1005_39K ! 39K ; R322 R985 
RC_1005 ! R_RC_1005_47K ! 47K ; R304 R307 R308 R309 R938 R939 R940 R941 ,
        R943 R957 R958 R959 R960 R961 R968 R978 R981 R1254 
RC_1005 ! R_RC_1005_100K ! 100K ; R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 ,
        R13 R14 R15 R16 R21 R22 R23 R24 R25 R26 R27 R28 R116 R162 R321 R578 ,
        R984 R1231 R1232 R1233 R1234 R1235 R1236 R1237 R1238 R1245 R1326 ,
        R1337 R1338 R1351 R1353 R1358 R1416 R1417 R1425 
RC_1608 ! 'C_RC_1608_1UF*' ! '1uF*' ; C454 C1057 
RC_1608 ! R_RC_1608_0 ! 0 ; R294 
RC_1608 ! 'R_RC_1608_0*' ! '0*' ; R297 
RC_1608 ! 'R_RC_1608_1K*' ! '1K*' ; R317 R972 
RC_2012 ! 'C_RC_2012_4.7UF' ! '4.7uF' ; C444 C449 C450 C1046 C1051 C1052 
RC_3216 ! 'C_RC_3216_6.8UF' ! '6.8uF' ; C446 C1047 
RC_3225 ! C_RC_3225_47UF ! 47uF ; C452 C1055 
RESC1005_035X020N ! R_RESC1005_035X020N_0 ! 0 ; R1146 R1150 R1154 R1157 ,
        R1159 
RESC1005_035X020N ! R_RESC1005_035X020N_1K ! 1K ; R711 
RESC1005_035X020N ! R_RESC1005_035X020N_2K ! 2K ; R385 R387 R692 R1145 ,
        R1149 R1153 R1158 R1288 R1289 R1341 R1382 
RESC1005_035X020N ! 'R_RESC1005_035X020N_2K*' ! '2K*' ; R1316 R1317 R1318 ,
        R1319 
RESC1005_035X020N ! 'R_RESC1005_035X020N_6.8K' ! '6.8K' ; R1422 R1423 
RESC1005_035X020N ! R_RESC1005_035X020N_10K ! 10K ; R323 R324 R325 R327 ,
        R329 R331 R332 R334 R335 R337 R339 R340 R342 R343 R377 R499 R500 ,
        R514 R515 R516 R517 R518 R519 R520 R521 R522 R523 R524 R525 R538 ,
        R539 R540 R541 R542 R543 R544 R545 R546 R547 R548 R549 R562 R563 ,
        R564 R565 R566 R567 R568 R569 R570 R571 R572 R573 R1148 R1152 R1156 ,
        R1161 R1162 R1324 R1325 R1355 R1420 R1421 
RESC1005_035X020N ! R_RESC1005_035X020N_20K ! 20K ; R1147 R1151 R1155 R1160 ,
        R1258 R1259 R1260 R1261 R1262 R1264 R1268 R1299 R1300 R1301 R1302 ,
        R1304 R1307 
RESC1608_045X030N ! R_RESC1608_045X030N_50K ! 50K ; R344 R345 
RESC2012_065X035N ! R_RESC2012_065X035N_47 ! 47 ; R349 R350 R351 R352 R353 ,
        R354 R355 R356 R357 R358 R359 R360 R361 R362 R363 R364 R365 R366 ,
        R367 R368 R369 R370 R371 R372 R373 R374 
RESC3246_055X045N ! R_RESC3246_055X045N_47 ! 47 ; R347 R348 
RUC002N05HZG ! RE1C001UNTCL_RUC002N05HZG_RUC00 ! RUC002N05HZGT116 ; TR1 TR2 ,
        TR3 TR4 TR5 TR6 TR7 TR9 TR10 TR11 TR12 TR13 TR14 TR15 TR16 TR17 ,
        TR25 TR26 TR27 TR80 TR81 TR82 TR83 TR84 TR85 TR86 TR87 TR88 TR89 ,
        TR90 TR91 TR92 TR95 TR96 TR97 TR98 TR108 TR109 TR110 TR111 TR113 ,
        TR119 TR120 TR121 TR122 TR128 TR129 TR130 
RUC002N05HZG ! RE1C001UNTCL_RUC002N05HZG_RUC_1 ! 'RUC002N05HZGT116*' ; ,
        TR102 TR103 
RUC002N05HZGT116 ! RE1C001UNTCL_RUC002N05HZGT116_R ! RUC002N05HZGT116 ; ,
        TR104 TR105 TR106 TR107 
R_3216 ! 'R_R_3216_0.005' ! '0.005' ; R314 R969 
'SEAM8-40-S02_0-L-06-2-K' ! 'SEAM-40-02_0.0-L-06-1-A-K-TR_SE' ,
        ! 'SEAM8-40-S02.0-L-06-2-K' ; CN45 
SM3ZS067U215AER1500 ! SM3ZS067U215AER1500_0_SM3ZS067U ! SM3ZS067U215AER1500 ,
        ; J1 
'SMD-CU1-SR090' ! 'CHECK_SMD-CU1-SR090_CP' ! CP ; CP9 CP10 CP14 CP15 CP18 ,
        CP19 CP25 CP26 CP58 CP59 CP60 CP61 CP62 CP63 CP67 CP68 CP71 CP72 ,
        CP78 CP79 CP81 CP82 CP83 CP84 CP85 CP86 CP87 CP115 CP116 CP117 ,
        CP118 CP126 CP127 CP128 CP129 
'SML-P11MT' ! 'LED_SML-P11MT_SML-P11MT' ! 'SML-P11MT' ; LED4 LED5 LED6 LED7 ,
        LED8 LED9 LED13 LED14 LED15 LED16 LED17 LED18 LED20 LED26 LED27 ,
        LED28 LED29 LED30 LED31 LED32 LED33 LED34 
'SML-P11MT' ! 'LED_SML-P11MT_SML-P11YT' ! 'SML-P11YT' ; LED1 LED2 LED3 ,
        LED10 LED11 LED12 
SML_2016 ! 'L_SML_2016_0.24UH' ! '0.24uH' ; L16 L45 
SML_2016 ! 'L_SML_2016_0.47UH' ! '0.47uH' ; L19 L48 
SML_2016 ! 'L_SML_2016_0.68UH' ! '0.68uH' ; L17 L18 L46 L47 
SN74CB3Q3257 ! SN74CB3Q3257_SN74CB3Q3257_SN74C ! SN74CB3Q3257 ; U3 U8 U9 ,
        U10 U11 U60 U73 U83 U84 U85 U86 U169 U170 U172 U178 
SN74LV1T126DCK ! SN74LV1T126_SN74LV1T126DCK_SN74 ! SN74LV1T126DCK ; U17 U18 ,
        U22 U23 U27 U31 U32 U34 U63 U64 U71 U72 U91 U102 U103 U107 U108 ,
        U112 U116 U117 U119 U149 U150 U151 U153 U154 U155 U159 U160 U161 
SN74LVC1G07QDCKRQ1 ! SN74LVC1G07QDCKRQ1_SN74LVC1G07Q ! SN74LVC1G07QDCKRQ1 ; ,
        U19 U104 
'SN74LVC1G08DCK-00' ! 'HD74LV1G08A_SN74LVC1G08DCK-00_S' ! SN74LVC1G08DCK ; ,
        U4 U16 U21 U24 U28 U30 U44 U45 U46 U47 U48 U49 U50 U51 U52 U53 U54 ,
        U55 U56 U57 U61 U62 U65 U66 U74 U87 U99 U106 U109 U113 U115 U146 ,
        U147 U152 U164 U165 U167 U168 
'SN74LVC1G08DCK-00' ! 'SN74LVC1G08DCK_SN74LVC1G08DCK-0' ! SN74LVC1G08DCK ; ,
        U128 
SN74LVC1G32DCKT ! HD74LV1G08A_1_SN74LVC1G32DCKT_S ! SN74LVC1G32DCKT ; U13 ,
        U14 U37 U122 
'SOIC127P620X175-8M' ! 'AD780ARZ_SOIC127P620X175-8M_AD7' ! AD780ARZ ; U59 
'SOT65P210X110-6N' ! 'NB3U23CSQTCG_SOT65P210X110-6N_N' ! NB3U23CSQTCG ; U97 
'SOT065P220X085-3M' ! 'NMOSFET_SOT065P220X085-3M_RUF02' ! RUF025N02FRA ; ,
        TR29 TR30 TR31 TR32 TR33 TR34 TR35 TR36 TR37 TR38 TR39 TR40 TR41 ,
        TR42 
'SOT095P260X120-3M' ! 'NMOSFET_SOT095P260X120-3M_RUC00' ! RUC002N05HZGT116 ,
        ; TR28 TR44 TR45 TR46 TR47 TR48 TR49 TR50 TR51 TR52 TR53 TR54 TR55 ,
        TR56 TR57 TR58 TR59 TR60 TR61 TR62 TR63 TR64 TR65 TR66 TR67 TR68 ,
        TR69 TR70 TR71 TR72 TR73 TR74 TR75 TR76 TR77 TR78 TR79 TR94 TR123 ,
        TR124 TR125 TR126 TR127 
'SW_COPAL_CAS-220A1' ! 'SW_CAS-220A1_SW_COPAL_CAS-220A1' ! 'CAS-220A1' ; ,
        SW14 SW33 
TC7SBL66CFU ! TC7SBL66CFU_TC7SBL66CFU_TC7SBL6 ! TC7SBL66CFU ; U80 U171 
TFM201610ALMAR68MTAA ! 'L_TFM201610ALMAR68MTAA_0.68UH' ! '0.68uH' ; L20 L49 
TFM252012ALVA1R5MTAA ! 'L_TFM252012ALVA1R5MTAA_1.5UH' ! '1.5uH' ; L42 
TFM252012ALVA2R2MTAA ! 'L_TFM252012ALVA2R2MTAA_2.2UH' ! '2.2uH' ; L43 
'TH-1_0' ! 'WL8_TH-1_0_THROUGH HOLE' ! 'Through Hole' ; TH3 TH4 TH7 TH8 
TLC071CDR ! OPAMP_0_TLC071CDR_TLC071CDR ! TLC071CDR ; U40 U131 U133 U135 ,
        U136 
TMUX1574RSVR ! TMUX1574RSVR_TMUX1574RSVR_TMUX1 ! TMUX1574RSVR ; U88 U90 U92 
TPS3808G01QDBVRQ1 ! TPS3808G01DBVRQ1_TPS3808G01QDBV ! TPS3808G01QDBVRQ1 ; ,
        U20 U38 U105 U123 
TPS22919QDCKRQ1 ! TPS22919QDCKRQ1_TPS22919QDCKRQ1 ! TPS22919QDCKRQ1 ; U93 
TXS0102DCUT ! TXS0102DCUT_TXS0102DCUT_TXS0102 ! TXS0102DCUT ; U25 U75 U110 
'UBB-4R-D14T-4D' ! 'UBB-4R-D14T-4D_UBB-4R-D14T-4D_U' ! 'UBB-4R-D14T-4D' ; ,
        CN3 
UCQS20A045 ! UCQS20A045_UCQS20A045_UCQS20A04 ! UCQS20A045 ; D3 
'ZX62D-AB-5P8' ! 'CN_USB_ZX62D_ZX62D-AB-5P8_ZX62D' ! 'ZX62D-AB-5P8' ; CN13 
$NETS
C_ACC_OFF_33 ; R377.1 TR29.1 TR30.1 TR31.1 TR32.1 TR33.1 TR34.1 TR35.1 ,
        TR36.1 TR37.1 TR38.1 TR39.1 TR40.1 TR41.1 TR42.1 U1.V25 
C_AD7490_CS/C_MD22_33 ; U1.G28 U60.4 
C_AD7490_DOUT/C_MD37_33 ; U1.G26 U60.9 
C_AD7490_SCLK/C_MD36_33 ; U1.G27 U60.7 
C_AGND0 ; C455.2 C456.2 GND3.2 R321.1 R322.1 U41.9 U41.25 
C_AGND1 ; C276.2 C277.2 GND1.2 U26.A3 U26.G4 
C_AVIN1 ; C276.1 R232.1 U26.E2 
C_AVIN2 ; C277.1 R233.1 U26.A5 
C_BF_PRESETOUT0N_18 ; R248.1 R250.1 U26.A2 
C_BF_PRESETOUT0N_33 ; R46.2 R50.1 R115.1 R119.1 R124.1 R125.1 R247.2 R346.1 ,
        U3.1 U8.1 U9.1 U10.1 U11.1 U60.1 
C_BKUP/GP4_11_18 ; R176.2 U18.2 U26.E5 
C_BKUP/GP4_11_33 ; R175.1 U1.F3 
C_BSMODE_18 ; R69.2 U1.AE7 
C_CLKOUT ; CN22.11A U61.4 
C_CON_PRESETN_18 ; CN2.1 U170.12 
C_CON_QSPI0_IO2_18 ; CN2.3 U170.2 
C_CON_QSPI0_IO3_18 ; CN2.2 U170.5 
C_CON_QSPI0_MISO_IO1_18 ; CN2.6 U169.14 
C_CON_QSPI0_MOSI_IO0_18 ; CN2.5 U169.11 
C_CON_QSPI0_SPCLK_18 ; CN2.7 U169.5 
C_CON_QSPI0_SSL_18 ; CN2.4 R128.1 U169.2 
'C_CP2102_D3.3V_0' ; C225.2 C226.1 R138.1 U15.6 
C_CTS0N/C_MD17_33 ; U1.L27 U10.4 
'C_D1.8V' ; C3.1 C42.2 C45.2 C51.2 C58.2 C64.2 C116.2 C117.2 C118.2 C216.1 ,
        C218.1 C356.1 C357.1 C358.1 C359.1 C360.1 C361.1 C362.1 C363.1 ,
        C365.1 C366.1 C367.1 CP12.1 L2.1 L3.2 L5.2 L6.1 L8.2 L9.1 L12.1 ,
        L13.1 R31.2 R38.2 R83.2 R84.2 R91.1 R95.1 R101.2 R128.2 R129.2 ,
        R130.2 R185.1 R187.1 R226.1 R252.2 U1.R22 U1.R23 U13.5 U14.5 U36.6 ,
        X3.4 
'C_D1.8V_A' ; C268.2 C269.1 CP11.1 L18.2 R226.2 
'C_D3.3V' ; C4.2 C5.1 C7.1 C90.2 C91.2 C92.2 C105.2 C197.1 C198.1 C199.1 ,
        C200.1 C201.1 C223.2 C331.1 C332.1 C333.1 C334.1 C335.1 C338.1 ,
        C339.1 C340.1 C341.1 C342.1 C343.1 C344.1 C347.1 C348.1 C349.1 ,
        C350.1 C351.1 C352.1 C368.1 C369.1 C435.2 C436.2 C437.2 C438.2 ,
        C439.2 C440.2 C441.2 C442.2 C473.1 C474.2 C478.2 C479.1 C482.2 ,
        C498.2 C499.2 C500.2 C501.2 C502.2 C503.2 C512.1 C708.1 C712.1 ,
        C714.1 C1239.2 C1262.1 C1263.1 C1264.1 C1266.2 C1267.2 C1268.2 ,
        C1269.2 C1270.2 C1271.2 C2002.2 C2003.2 C2004.2 C2007.1 CN2.9 ,
        CP26.1 NR7.1 NR7.3 NR7.4 NR8.1 NR8.2 NR8.3 NR8.4 NR11.1 NR11.2 ,
        NR11.3 NR11.4 NR13.1 NR13.2 NR13.3 NR13.4 NR15.2 NR15.3 NR15.4 ,
        NR16.1 NR16.2 NR16.3 NR16.4 R1.1 R2.1 R3.1 R4.1 R5.1 R6.1 R7.1 R8.1 ,
        R9.1 R10.1 R11.1 R12.1 R13.1 R14.1 R15.1 R16.1 R17.2 R18.2 R19.2 ,
        R20.2 R21.1 R22.1 R23.1 R24.1 R25.1 R26.1 R27.1 R28.1 R41.2 R42.2 ,
        R58.2 R59.2 R65.2 R66.2 R92.1 R94.1 R96.1 R99.2 R122.2 R126.2 ,
        R135.2 R139.2 R140.2 R141.2 R173.1 R244.2 R269.1 R308.2 R377.2 ,
        R1145.2 R1149.2 R1153.2 R1158.2 U1.U22 U1.U23 U1.W22 U1.W23 U3.16 ,
        U4.5 U5.8 U8.16 U9.16 U10.16 U11.16 U16.5 U58.15 U60.16 U61.5 U64.1 ,
        U64.5 U68.1 U68.6 U68.10 U69.1 U69.6 U69.10 U75.3 U75.6 U80.5 ,
        U82.20 U83.16 U152.5 U169.16 U170.16 U171.5 U173.1 U173.6 U173.10 ,
        U174.1 U174.6 U174.10 U175.1 U175.6 U175.10 U178.16 
'C_D5.0V' ; C230.1 C298.2 C299.1 C300.2 C309.1 C314.1 C315.1 C316.1 C317.1 ,
        C318.1 C319.1 C320.1 C321.1 C322.1 C323.1 C324.1 C329.1 C330.1 ,
        C401.2 C402.2 C403.2 C404.2 C405.2 C406.2 C407.2 C408.2 C410.2 ,
        C411.2 C412.2 C413.2 C452.1 C453.1 C471.1 C472.2 C475.2 CN21.13B ,
        E3.1 R177.1 R178.1 R188.2 R212.2 R238.2 R272.2 R277.2 R278.2 R297.2 ,
        R310.1 R312.2 R314.2 TH4.1 U20.6 U35.1 U35.16 U38.6 U58.20 U59.2 
C_DCURDY0N_18 ; R64.1 U1.AF2 
C_DCUTCK0_18 ; R53.1 R62.1 U1.AD3 
C_DCUTDI0_18 ; R51.1 R60.1 U1.AE5 
C_DCUTDO0_18 ; CN1.13 R63.2 
C_DCUTMS0_18 ; R52.1 R61.1 U1.AF4 
C_DCUTRST0N_18 ; R54.2 R57.1 U1.AD5 
'C_DDR_D0.6V_A' ; C271.2 C272.2 CP14.1 L19.2 R229.2 
'C_DDR_D1.1V' ; C139.2 C140.2 C141.2 C142.2 C143.2 C157.2 C158.2 C159.2 ,
        C160.2 C161.2 C162.2 C163.2 C164.2 C165.2 C166.2 C167.2 C168.2 ,
        C169.2 C170.2 C171.2 C172.2 C173.2 C174.2 C175.2 C176.2 C313.1 ,
        CP10.1 R103.2 R219.1 U1.H14 U1.H20 U1.J14 U1.J20 U7.A4 U7.A9 U7.AB4 ,
        U7.AB9 U7.F5 U7.F8 U7.G2 U7.H1 U7.H5 U7.H8 U7.H12 U7.K1 U7.K3 ,
        U7.K10 U7.K12 U7.N1 U7.N3 U7.N10 U7.N12 U7.R1 U7.R5 U7.R8 U7.R12 ,
        U7.T2 U7.U5 U7.U8 
'C_DDR_D1.1V_PMIC_A' ; C252.2 C253.2 CP9.1 L16.2 R219.2 
'C_DDR_D1.8V' ; C146.2 C147.2 C148.2 C149.2 C150.2 C151.2 C152.1 C153.2 ,
        C154.2 C155.2 C156.2 CP23.1 R189.1 R190.1 R263.1 R309.2 U7.F1 ,
        U7.F12 U7.G4 U7.G9 U7.T4 U7.T9 U7.U1 U7.U12 
C_DDR_IO ; C124.2 C125.2 C126.2 C127.2 C128.2 C129.2 C130.2 C131.2 C132.2 ,
        C133.2 C134.2 C135.2 C136.2 C137.2 C138.2 C177.2 C178.2 C179.2 ,
        C180.2 C181.2 C182.2 C183.2 C184.2 C185.2 C186.2 C187.2 C188.2 ,
        C189.2 C190.2 C191.2 C192.2 C193.2 C194.2 C195.2 C196.2 CP15.1 ,
        R104.2 R113.1 R114.1 R229.1 U1.F12 U1.F13 U1.F15 U1.F16 U1.F18 ,
        U1.F19 U1.F21 U1.F22 U1.G12 U1.G13 U1.G15 U1.G16 U1.G18 U1.G19 ,
        U1.G21 U1.G22 U7.AA3 U7.AA5 U7.AA8 U7.AA10 U7.B3 U7.B5 U7.B8 U7.B10 ,
        U7.D1 U7.D5 U7.D8 U7.D12 U7.F3 U7.F10 U7.U3 U7.U10 U7.W1 U7.W5 ,
        U7.W8 U7.W12 
'C_DET_VDD0.8V' ; R283.1 R285.1 U37.2 
C_EFUSE/C_MD31_33 ; U1.L23 U11.4 
C_ENN_DISCHARGE ; R193.2 R194.2 TR17.1 
C_EN_1ST_POWER ; R156.1 R193.1 R318.2 
C_EN_2ND_POWER ; R163.1 U17.2 
C_EN_DISCHARGE ; R191.2 R1268.1 TR14.1 TR15.1 TR16.1 TR17.3 
C_EN_PWR_MOD_A ; R164.1 R165.2 U27.2 U34.1 
C_ERROROUT_MN_33 ; R47.1 R1309.2 U1.C1 
C_EXTALR_18 ; R30.2 R38.1 R44.2 U1.N28 
C_EXTAL_18 ; R36.2 U1.AH3 
C_EXTPOCN_18 ; R197.2 U1.AH6 
C_GC ; R239.1 R241.2 
C_GP0_02/SCIF3_RXD_33 ; U8.3 U16.4 
C_GP0_03/SCIF3_TXD_33 ; R135.1 U8.6 U15.25 
C_GP0_12/C_MD05_33 ; U1.K24 U8.9 
C_GP0_13/C_MD23_33 ; U1.J23 U10.9 
C_GP0_16/C_MD32_33 ; U1.K25 U11.7 
C_GP0_17/C_MD29_33 ; U1.M25 U10.12 
C_GP0_17/SLT_TO_MUX_33 ; R1156.2 TR125.1 U10.13 
C_GP0_18/C_MD10_33 ; U1.M26 U9.4 
C_GP1_04/AD7490_CS_33 ; R1337.1 U58.18 U60.3 
C_GP1_05/AD7490_SCLK_33 ; R1326.1 U58.14 U60.6 U61.1 U61.2 
C_GP1_06/AD7490_DOUT_33 ; U58.13 U60.10 
C_GP1_07/AD7490_DIN_33 ; R1338.1 U1.G25 U58.17 
C_GP1_13/S_SW0_33 ; R21.2 SW12.16 U1.T28 
C_GP1_14/S_SW1_33 ; R28.2 SW12.15 U1.T27 
C_GP1_15/S_SW2_33 ; R27.2 SW12.14 U1.U28 
C_GP1_16/S_SW3_33 ; R26.2 SW12.13 U1.U27 
C_GP1_17/S_SW4_33 ; R25.2 SW12.12 U1.W27 
C_GP1_18/S_SW5_33 ; R24.2 SW12.11 U1.W28 
C_GP1_19/S_SW6_33 ; R23.2 SW12.10 U1.Y28 
C_GP1_20/S_SW7_33 ; R22.2 SW12.9 U1.U26 
C_GP1_21/D_MAX16955_PWGD_33 ; R20.1 U1.Y27 U62.4 
C_GP1_22/D_SYSRSTN_33 ; R19.1 TR28.1 U1.U25 
C_GP1_23/FANPULSE_33 ; CN8.3 CN23.7A R17.1 U1.V26 
C_GP2_01/D_DUT_PWRON_18 ; R760.1 TR94.1 U1.P24 
C_GP2_15/PCIE0_CLKREQN_33 ; R693.1 R697.2 R1335.1 R1344.2 U13.1 U164.1 ,
        U164.2 U172.3 U172.5 
C_GP2_16/PCIE1_CLKREQN_33 ; R77.2 R694.1 R697.1 R1335.2 U14.1 U165.1 U165.2 ,
        U172.2 U172.6 
C_GP3_00/S_SW0_33 ; R5.2 SW44.16 U1.AA24 
C_GP3_01/S_SW1_33 ; R4.2 SW44.15 U1.AA26 
C_GP3_02/S_SW2_33 ; R3.2 SW44.14 U1.W24 
C_GP3_03/S_SW3_33 ; R2.2 SW44.13 U1.Y23 
C_GP3_04/S_SW4_33 ; R1.2 SW44.12 U1.Y25 
C_GP3_05/S_SW5_33 ; R8.2 SW44.11 U1.AA23 
C_GP3_06/S_SW6_33 ; R7.2 SW44.10 U1.AA25 
C_GP3_07/S_SW7_33 ; R6.2 SW44.9 U1.Y26 
C_GP3_08/S_SW8_33 ; R9.2 SW24.16 U1.AC25 
C_GP3_09/S_SW9_33 ; R16.2 SW24.15 U1.AC23 
C_GP3_10/S_SW10_33 ; R15.2 SW24.14 U1.AB25 
C_GP3_11/S_SW11_33 ; R14.2 SW24.13 U1.AB23 
C_GP3_12/S_SW12_33 ; R13.2 SW24.12 U1.AC26 
C_GP3_13/S_SW13_33 ; R12.2 SW24.11 U1.AD26 
C_GP3_14/S_SW14_33 ; R11.2 SW24.10 U1.AB26 
C_GP3_15/S_SW15_33 ; R10.2 SW24.9 U1.AB24 
C_GP3_16/D_QSPI_SELECT_33 ; R501.1 R1336.2 U1.AD23 U83.1 
C_GP3_17/C_QSPI_SELECT_33 ; U1.AD25 U171.1 
C_GP3_18/D_FLASH_QSPI_SELECT_33 ; U1.AD24 U80.4 U82.19 U171.4 
C_GP4_03/CD_MD47_33 ; NR19.6 SW61.15 TR76.1 U1.D4 
C_GP4_04/CD_MD46_33 ; NR19.5 SW61.16 TR74.1 U1.E1 
C_GP4_05/CD_MD49_33 ; NR19.8 SW61.13 TR69.1 U1.E2 
C_GP4_06/CD_MD48_33 ; NR19.7 SW61.14 TR78.1 U1.E3 
C_GP4_07/CD_MD51_33 ; NR20.6 SW61.11 TR73.1 U1.E4 
C_GP4_08/CD_MD50_33 ; NR20.5 SW61.12 TR71.1 U1.E5 
C_GP4_09/CD_MD53_33 ; NR20.8 SW61.9 TR77.1 U1.F1 
C_GP4_10/CD_MD52_33 ; NR20.7 SW61.10 TR75.1 U1.F2 
C_GP4_12/GP_ERROROUTN_MON_33 ; U1.F4 U45.4 
C_GP4_15/D_PMIC_PWGD_33 ; U1.G1 U64.4 
C_GP4_17/D_PRESETOUT1N_33 ; U1.G4 U152.4 
C_GP4_18/D_PRESETOUT0N_33 ; U1.G6 U65.4 
C_GP4_19/D_MD10_33 ; TR49.1 U1.H1 
C_GP4_20/D_MD11_33 ; TR51.1 U1.H2 
C_GP4_21/D_MD20_33 ; TR60.1 U1.H4 
C_GP4_22/D_MD21_33 ; TR62.1 U1.H3 
C_GP4_23/D_MDT0_33 ; TR79.1 U1.H6 
C_GP4_24/D_MD39_33 ; TR70.1 U1.H5 
C_GP4_25/D_MD40_33 ; TR72.1 U1.J5 
C_GP4_26/D_MD05_33 ; TR52.1 U1.J4 
C_GP4_27/D_MD09_33 ; TR47.1 U1.J6 
C_GP4_28/D_MD16_33 ; TR56.1 U1.J3 
C_GP4_29/D_MD29_33 ; TR59.1 U1.L5 
C_GP4_30/D_MD35_33 ; TR65.1 U1.K6 
C_GP5_07/PGOOD_ISL78233_33 ; U1.M3 U155.4 
C_GP5_08/PGOOD_ISL78310_A_33 ; U1.L3 U153.4 
C_GP5_09/PGOOD_ISL78322_33 ; U1.L4 U154.4 
C_GP5_10/PGOOD_ISL78234_33 ; U1.K3 U149.4 
C_GP5_11/PGOOD_ISL78322_A_33 ; U1.K4 U150.4 
C_GP5_12/PWRCTL_SOCISO_33 ; R1296.1 U1.M2 
C_GP5_15/EXTPOCN_33 ; R1298.2 U1.N1 
C_GP5_18/PWRCTL_MCUPLL_33 ; R1297.1 U1.J1 
C_GP6_00/D_MD01_33 ; TR44.1 U1.AD2 
C_GP6_01/D_MD02_33 ; TR46.1 U1.AD1 
C_GP6_02/D_MD03_33 ; TR48.1 U1.AC6 
C_GP6_03/D_MD04_33 ; TR50.1 U1.AC5 
C_GP6_04/D_MD06_33 ; TR54.1 U1.AC4 
C_GP6_05/D_MD07_33 ; TR45.1 U1.AC3 
C_GP6_06/D_MD13_33 ; TR53.1 U1.AC2 
C_GP6_07/D_MD14_33 ; TR55.1 U1.AC1 
C_GP6_08/D_MD17_33 ; TR58.1 U1.AB6 
C_GP6_09/D_MD22_33 ; TR64.1 U1.AB4 
C_GP6_10/D_MD23_33 ; TR66.1 U1.AB3 
C_GP6_11/D_MD25_33 ; TR57.1 U1.AB1 
C_GP6_12/D_MD31_33 ; TR61.1 U1.AA6 
C_GP6_13/D_MD32_33 ; TR63.1 U1.AA5 
C_GP6_14/D_MD36_33 ; TR67.1 U1.AA4 
C_GP6_15/D_MD37_33 ; TR68.1 U1.AA3 
C_GP7_02/SLT_TO_MUX_33 ; R1162.2 TR127.1 U1.R6 
C_GP7_04/PCIE_CLKOE_N_33 ; R1334.1 U1.T3 U13.2 U14.2 U168.1 U168.2 
C_GP7_05/PCIE_CLK_SEL_33 ; R1341.1 U1.T1 U167.2 
C_GP7_06/PCIE_CLK_SEL_33 ; R387.1 U1.T6 U69.9 U175.9 
C_GP7_07/DUT_NC_ON ; R1424.1 R1426.2 U1.T4 U178.1 
C_GP7_08_33 ; R342.1 U1.U2 U56.1 U56.2 
C_GP7_09_33 ; U1.U1 U54.4 
C_GP7_18/TSN_UFS_CLK_SEL_33 ; R692.1 U1.V6 U96.9 
C_GPLED_CNT0 ; R142.1 R145.1 TR3.1 
C_GPLED_CNT1 ; R143.1 R146.1 TR1.1 
C_GPLED_CNT2 ; R144.1 R147.1 TR2.1 
C_HCTS0N/C_MD04_33 ; NR8.5 SW35.12 U1.H27 
C_HCTS1N_33 ; R331.1 U10.3 U49.1 U49.2 
C_HRTS0N/C_MD06_33 ; NR7.6 SW35.15 U1.J25 
C_HRTS1N_33 ; R334.1 U1.L26 U51.1 U51.2 
C_HRX0/C_MD02_33 ; U1.K26 U8.4 
C_HRX1_33 ; U9.10 U44.4 
C_HSCK0/C_MD01_33 ; NR8.8 SW35.9 U1.H28 
C_HSCK1_33 ; R327.1 U8.13 U47.1 U47.2 
C_HTX0/C_MD03_33 ; U1.J26 U8.7 
C_HTX1_33 ; R325.1 U9.13 U46.1 U46.2 
C_I2C0_SCL_33 ; R42.1 R1227.1 R1330.2 
C_I2C0_SDA_33 ; R41.1 R1226.1 R1332.2 
C_I2C4_D_PMIC_SCL_33 ; R58.1 U1.G24 U75.5 
C_I2C4_D_PMIC_SDA_33 ; R59.1 U1.G23 U75.4 
C_IRQ0_SLT_TO_MUX ; CN20.23A R1159.2 
C_IRQ1_D_PMIC_IRQ_33 ; U9.3 U63.4 
C_IRQ2/GP0_19/C_MD11_33 ; U1.M28 U9.7 
C_IRQ2_MUX_33 ; R1146.2 U9.6 
C_IRQ3/GP0_20/C_MD20_33 ; U1.L28 U10.7 
C_IRQ3_MUX_33 ; R1150.2 U10.6 
C_ISL78233_A_FB ; C305.1 R273.2 R274.1 U35.9 
C_KEEP_1ST_POWER ; R160.2 R166.1 R170.1 R194.1 
C_KEEP_1ST_POWER/GP4_16_33 ; R166.2 U1.G3 
C_KEEP_1ST_POWER_18 ; R171.2 U26.J5 
C_LDO1 ; C280.1 CP16.1 R235.2 U26.H4 
C_LDO2 ; C283.1 R242.2 U26.H3 
C_LDO3 ; C289.1 R251.1 U26.G3 
C_LDO4 ; C285.1 R245.1 U26.G2 
C_LDO5 ; C290.1 CP20.1 R255.2 U26.E3 
C_LDO6 ; C295.1 CP22.1 R263.2 U26.F3 
C_LED_CNT0/GP4_00_33 ; CP5.1 R145.2 U1.C3 
C_LED_CNT1/GP4_01_33 ; CP6.1 R146.2 U1.D2 
C_LED_CNT2/GP4_02_33 ; CP7.1 R147.2 U1.D3 
C_M0ATB0_A ; CP1.1 U1.E24 
C_M0ATB0_B ; CP3.1 U1.E8 
C_M0ATB1_A ; CP2.1 U1.E23 
C_M0ATB1_B ; CP4.1 U1.E9 
C_M0BKUP ; R79.2 U1.E18 
C_M0CA0_A ; U1.B17 U7.H2 
C_M0CA0_B ; U1.A16 U7.R2 
C_M0CA1_A ; U1.A18 U7.J2 
C_M0CA1_B ; U1.B15 U7.P2 
C_M0CA2_A ; U1.B18 U7.H9 
C_M0CA2_B ; U1.B14 U7.R9 
C_M0CA3_A ; U1.C19 U7.H10 
C_M0CA3_B ; U1.D15 U7.R10 
C_M0CA4_A ; U1.B19 U7.H11 
C_M0CA4_B ; U1.A14 U7.R11 
C_M0CA5_A ; U1.D18 U7.J11 
C_M0CA5_B ; U1.C15 U7.P11 
C_M0CKA ; U1.C17 U7.J8 
C_M0CKAN ; U1.D17 U7.J9 
C_M0CKB ; U1.D16 U7.P8 
C_M0CKBN ; U1.C16 U7.P9 
C_M0CKE0_A ; U1.D19 U7.J4 
C_M0CKE0_B ; U1.D14 U7.P4 
C_M0CKE1_A ; U1.A20 U7.J5 
C_M0CKE1_B ; U1.B13 U7.P5 
C_M0CS0AN ; U1.B20 U7.H4 
C_M0CS0BN ; U1.C13 U7.R4 
C_M0CS1AN ; U1.D20 U7.H3 
C_M0CS1BN ; U1.D13 U7.R3 
C_M0DM0 ; U1.C28 U7.C3 
C_M0DM1 ; U1.D22 U7.C10 
C_M0DM2 ; U1.D6 U7.Y3 
C_M0DM3 ; U1.D10 U7.Y10 
C_M0DQ0 ; U1.E28 U7.B2 
C_M0DQ1 ; U1.D26 U7.C2 
C_M0DQ2 ; U1.D27 U7.E2 
C_M0DQ3 ; U1.E27 U7.F2 
C_M0DQ4 ; U1.B25 U7.F4 
C_M0DQ5 ; U1.A26 U7.E4 
C_M0DQ6 ; U1.B26 U7.C4 
C_M0DQ7 ; U1.B27 U7.B4 
C_M0DQ8 ; U1.B23 U7.B11 
C_M0DQ9 ; U1.B22 U7.C11 
C_M0DQ10 ; U1.A22 U7.E11 
C_M0DQ11 ; U1.B21 U7.F11 
C_M0DQ12 ; U1.D24 U7.F9 
C_M0DQ13 ; U1.C21 U7.E9 
C_M0DQ14 ; U1.B24 U7.C9 
C_M0DQ15 ; U1.A24 U7.B9 
C_M0DQ16 ; U1.A6 U7.AA2 
C_M0DQ17 ; U1.B5 U7.Y2 
C_M0DQ18 ; U1.C5 U7.V2 
C_M0DQ19 ; U1.D8 U7.U2 
C_M0DQ20 ; U1.B8 U7.U4 
C_M0DQ21 ; U1.A8 U7.V4 
C_M0DQ22 ; U1.B7 U7.Y4 
C_M0DQ23 ; U1.B6 U7.AA4 
C_M0DQ24 ; U1.B10 U7.AA11 
C_M0DQ25 ; U1.B11 U7.Y11 
C_M0DQ26 ; U1.A12 U7.V11 
C_M0DQ27 ; U1.B12 U7.U11 
C_M0DQ28 ; U1.C9 U7.U9 
C_M0DQ29 ; U1.D12 U7.V9 
C_M0DQ30 ; U1.B9 U7.Y9 
C_M0DQ31 ; U1.A10 U7.AA9 
C_M0DQS0N ; U1.C25 U7.E3 
C_M0DQS1N ; U1.D23 U7.E10 
C_M0DQS2N ; U1.C7 U7.V3 
C_M0DQS3N ; U1.C11 U7.V10 
C_M0DQS0 ; U1.C26 U7.D3 
C_M0DQS1 ; U1.C23 U7.D10 
C_M0DQS2 ; U1.D7 U7.W3 
C_M0DQS3 ; U1.D11 U7.W10 
C_M0PLLTESTA ; R97.2 U1.E17 
C_M0PLLTESTB ; R98.2 U1.E15 
C_M0RESETN ; U1.E20 U7.T11 
C_M0ZQ0 ; R114.2 U7.A5 
C_M0ZQ1 ; R113.2 U7.A8 
C_M0ZQA ; R81.2 U1.E21 
C_M0ZQB ; R80.2 U1.E11 
C_MAX16933_CS1 ; L26.2 R314.1 R315.2 TH3.1 
C_MAX16933_PWGD ; R307.1 TR25.1 U17.1 U41.12 
C_MD09_18 ; R127.2 U1.W7 
C_MD21_18 ; R117.1 SW6.13 U1.AB7 
C_MD35_18 ; R1230.1 SW60.13 U1.V7 
C_MD02 ; NR8.7 SW35.10 U8.2 
C_MD03 ; NR8.6 SW35.11 U8.5 
C_MD05 ; NR11.5 SW6.16 U8.11 
C_MD07 ; NR7.5 SW35.16 U8.14 
C_MD10 ; NR11.6 SW6.14 U9.2 
C_MD11 ; NR11.8 SW6.11 U9.5 
C_MD13 ; NR13.6 SW5.13 U9.11 
C_MD14 ; NR13.5 SW5.14 U9.14 
C_MD17 ; NR7.8 SW35.13 U10.2 
C_MD20 ; NR11.7 SW6.12 U10.5 
C_MD22 ; NR15.5 SW60.16 U60.2 
C_MD23 ; NR13.8 SW5.11 U10.11 
C_MD29 ; NR15.6 SW60.15 U10.14 
C_MD31 ; R122.1 SW5.9 U11.2 
C_MD32 ; NR15.7 SW60.14 U11.5 
C_MD36 ; NR16.5 SW60.12 U60.5 
C_MD37 ; NR16.6 SW60.11 U60.11 
C_MDT0_18 ; R118.1 SW6.9 U1.AC7 
C_MSIOF0_RXD ; R328.1 R329.1 U48.4 
C_MSIOF0_RXD_33 ; R328.2 U8.10 
C_MSIOF0_SCK ; R333.1 R335.1 U52.1 U52.2 
C_MSIOF0_SCK_33 ; R333.2 U1.L24 
C_MSIOF0_SS1_33 ; R338.2 U11.3 
C_MSIOF0_SS2_33 ; R341.2 U11.6 
C_MSIOF0_SS1 ; R338.1 R340.1 U55.1 U55.2 
C_MSIOF0_SS2 ; R341.1 R343.1 U57.1 U57.2 
C_MSIOF0_SYNC ; R336.1 R337.1 U53.1 U53.2 
C_MSIOF0_SYNC_33 ; R336.2 U1.K23 
C_MSIOF0_TXD ; R330.1 R332.1 U50.1 U50.2 
C_MSIOF0_TXD_33 ; R330.2 U10.10 
C_NMI0_18 ; R31.1 R34.2 U1.M23 
C_NMI1_33 ; R32.1 R35.2 U1.R2 
C_PCIE0_CLK_DIF0_M_18 ; U12.15 U69.4 
C_PCIE0_CLK_DIF0_P_18 ; U12.14 U69.3 
C_PCIE0_CLK_M_18 ; R74.1 U1.AG14 U12.22 
C_PCIE0_CLK_P_18 ; R74.2 U1.AH14 U12.23 
C_PCIE0_CLK_SYNC_M_MON ; CN20.4A U69.15 
C_PCIE0_CLK_SYNC_P_MON ; CN20.3A U69.14 
C_PCIE0_RESREF_18 ; R75.2 U1.AG8 
C_PCIE0_RX0_M_18 ; C524.1 U1.AE17 
C_PCIE0_RX0_P_18 ; C523.1 U1.AF17 
C_PCIE0_RX1_M_18 ; C522.1 U1.AE15 
C_PCIE0_RX1_P_18 ; C521.1 U1.AF15 
C_PCIE0_TX0_M_18_SOC ; C9.2 U1.AG18 
C_PCIE0_TX0_P_18_SOC ; C8.2 U1.AH18 
C_PCIE0_TX1_M_18_SOC ; C13.2 U1.AG16 
C_PCIE0_TX1_P_18_SOC ; C12.2 U1.AH16 
C_PCIE1_CLK_DIF0_M_18 ; U12.19 U69.8 
C_PCIE1_CLK_DIF0_P_18 ; U12.18 U69.7 
C_PCIE1_CLK_M_18 ; R76.1 U1.AE9 U12.29 
C_PCIE1_CLK_P_18 ; R76.2 U1.AF9 U12.28 
C_PCIE1_CLK_SYNC_M_MON ; CN20.8A U69.13 
C_PCIE1_CLK_SYNC_P_MON ; CN20.7A U69.12 
C_PCIE1_RESREF_18 ; R78.2 U1.AH8 
C_PCIE1_RX0_M_18 ; C519.1 U1.AE13 
C_PCIE1_RX0_P_18 ; C520.1 U1.AF13 
C_PCIE1_RX1_M_18 ; C516.1 U1.AE11 
C_PCIE1_RX1_P_18 ; C517.1 U1.AF11 
C_PCIE1_TX0_M_18_SOC ; C15.2 U1.AG12 
C_PCIE1_TX0_P_18_SOC ; C14.2 U1.AH12 
C_PCIE1_TX1_M_18_SOC ; C17.2 U1.AG10 
C_PCIE1_TX1_P_18_SOC ; C16.2 U1.AH10 
C_PGND0 ; C444.2 C445.2 C446.2 C447.2 C448.2 C449.2 C450.2 C452.2 C453.2 ,
        C454.2 D5.A E2.2 E3.2 GND2.2 U41.3 U41.20 U43.1 U43.2 U43.3 
C_PH2 ; L16.1 R222.1 U26.J6 
C_PH3 ; L17.1 R224.1 U26.J1 
C_PH4 ; L18.1 R228.1 U26.F1 
C_PH5 ; L19.1 R231.1 U26.F6 
C_PMIC_A_EN_50 ; R225.1 R227.2 U26.C5 
C_PMIC_ERROROUTMN_18 ; R1222.1 U26.B1 
C_PMIC_EXTPOCN_18 ; R198.1 U26.C6 
C_PMIC_GPIO2 ; R268.2 U26.D6 
C_PMIC_GPIO3 ; R246.1 R270.2 U26.K4 
C_PMIC_LDO3 ; CP19.1 R251.2 R1342.2 
C_PMIC_PRESETN_18 ; R183.2 U19.2 U26.A1 
C_PMIC_PWRCTL_MCUPLL_18 ; R206.1 U26.C1 
C_PMIC_PWRCTL_SOCISO_18 ; R200.1 U26.D5 
C_PMIC_PWRGD_18 ; U26.J4 U28.1 U28.2 
C_PMIC_RIIC0SCL_18 ; R221.1 U25.5 U26.K5 
C_PMIC_RIIC0SDA_18 ; R220.1 U25.4 U26.H5 
C_PRESETN_18 ; CN1.15 R45.1 R179.1 R180.2 R182.2 R186.2 TR13.1 U1.AF7 ,
        U170.14 
C_PRESETOUT0N_33 ; R49.2 U1.V24 U4.1 U4.2 
C_PRESETOUT1N_18 ; R210.1 R250.2 
C_PRESETOUT1N_33 ; R48.2 R209.2 U1.P1 
C_PWRCTL_MCUPLL_18 ; R205.2 U1.AG6 
C_PWRCTL_SOCISO_18 ; R202.2 U1.AH5 U6.6 
C_PWRCTL_SOCISO_POW_18 ; R90.1 R199.2 U34.2 
C_PWRGD_18 ; R230.2 U1.AE6 
C_PWR_MOD_VIO ; C234.2 C235.2 C236.2 C255.1 C279.2 C284.1 C288.2 C293.2 ,
        C1233.2 R195.2 R220.2 R221.2 R236.2 R1293.2 U22.1 U22.5 U23.1 U23.5 ,
        U24.5 U25.3 U25.6 U26.G5 U30.5 U31.1 U31.5 U32.1 U32.5 U146.5 
C_QSPI0_IO2_18 ; U1.T25 U170.4 
C_QSPI0_IO3_18 ; U1.R25 U170.7 
C_QSPI0_MISO_IO1_18 ; U1.R26 U169.12 
C_QSPI0_MOSI_IO0_18 ; U1.T26 U169.9 
C_QSPI0_SPCLK_18 ; U1.P28 U169.7 
C_QSPI0_SSL_18 ; U1.T24 U169.4 
C_REF_2R5V ; C477.1 U58.21 U59.6 
C_RIIC0SCL_33 ; R40.1 R1225.1 R1228.1 U5.6 U25.8 
C_RIIC0SDA_33 ; R39.1 R1224.1 R1229.1 U5.5 U25.1 
C_RSTBN ; R157.2 R163.2 R1259.1 SW42.2 TR5.1 
C_RX0/C_MD13_33 ; U1.K28 U9.9 
C_SCIF_CLK_33 ; R29.2 U1.J28 
C_SCK0/C_MD07_33 ; U1.K27 U8.12 
C_SCL0/C_MD16_33 ; R126.1 U3.2 
C_SCL1/C_MD39_33 ; NR16.7 SW60.10 U3.11 
C_SCL5/GP1_10_33 ; R65.1 U1.F26 
C_SDA0/C_MD25_33 ; NR13.7 SW5.12 U3.5 
C_SDA1/C_MD40_33 ; NR16.8 SW60.9 U3.14 
C_SDA5/GP1_11_33 ; R66.1 U1.F25 
C_SENSEVDD ; C123.2 R100.1 R1249.1 U1.L11 
C_SENSEVDD_A ; C294.2 R257.1 R1249.2 U26.E4 
C_SENSEVSS ; C123.1 R102.2 R1250.1 U1.L12 
C_SENSEVSS_A ; C294.1 R266.2 R1250.2 U26.D4 
C_SOFTSW_CNT0/GP4_13_33 ; R152.1 U1.F5 
C_SOFTSW_CNT1/GP4_14_33 ; R153.1 U1.F6 
C_SYSRSTN ; R1157.2 SW50.1 SW50.2 U20.3 
C_TEST1_18 ; R70.2 U1.J7 
C_TEST2_18 ; R71.2 U1.K7 
C_TEST3_18 ; R72.2 U1.P7 
C_TESTM_18 ; R73.2 U1.N7 
C_TX0/C_MD14_33 ; U1.L25 U9.12 
C_USB_DM ; R136.2 U15.5 
C_USB_DM_1 ; C224.2 L14.3 R136.1 
C_USB_DM_CN ; CN3.2 L14.2 ZR2.2 
C_USB_DP ; R137.2 U15.4 
C_USB_DP_1 ; C220.2 L14.4 R137.1 
C_USB_DP_CN ; CN3.3 L14.1 ZR1.2 
'C_VBIAS_5.0V' ; C446.1 D4.A R307.2 R319.2 U41.8 
'C_VDD0.8V' ; C95.2 C96.2 C97.2 C98.2 C99.2 C100.2 C101.2 C102.2 C103.2 ,
        C104.2 C106.2 C107.2 C108.2 C109.2 C110.2 C111.2 C112.2 C113.2 ,
        C114.2 C115.2 C119.2 C120.2 C121.2 C122.2 C336.1 C337.1 CP116.1 ,
        L1.1 L4.1 L7.1 L10.2 L11.1 R100.2 R181.1 R184.1 R217.1 R257.2 ,
        R284.2 U1.K10 U1.K11 U1.K14 U1.K15 U1.K18 U1.K19 U1.L10 U1.L14 ,
        U1.L15 U1.L18 U1.L19 U1.M12 U1.M13 U1.M16 U1.M17 U1.N12 U1.N13 ,
        U1.N16 U1.N17 U1.P10 U1.P11 U1.P14 U1.P15 U1.P18 U1.P19 U1.R10 ,
        U1.R11 U1.R14 U1.R15 U1.R18 U1.R19 U1.T16 U1.T17 U1.U16 U1.U17 ,
        U1.V14 U1.V15 U1.V18 U1.V19 U1.W14 U1.W15 U1.W18 U1.W19 U40.3 
C_VDD09_DDRPLL ; C68.2 L10.1 U1.H17 U1.J17 
C_VDD18_CPGPLL1 ; C50.2 R83.1 U1.P9 
C_VDD18_CPGPLL2 ; C41.2 L3.1 U1.V20 
C_VDD18_CPGPLL3 ; C56.2 L5.1 U1.N20 
C_VDD18_CPGPLL5 ; C57.2 R84.1 U1.J9 
C_VDD18_CPGPLL6 ; C63.2 L8.1 U1.R20 
C_VDD18_CTLPLL ; R86.1 R242.1 
C_VDD18_CTLPLL_A ; C74.2 R85.2 R86.2 R87.1 
C_VDD18_CTLPLL_SOC ; C73.2 R85.1 U1.V9 
C_VDD18_HOCO ; C78.2 R88.2 U1.AC9 
C_VDD18_MTRNG ; C83.2 C84.2 R93.2 U1.AA10 
C_VDD18_OCO ; C80.2 R91.2 U1.J22 
C_VDD18_TRNG1 ; C88.2 C89.2 R95.2 U1.G9 
C_VDDQ18_33_I2C ; C81.2 C82.2 C364.1 R92.2 U1.L21 U1.L22 
C_VDDQ18_33_SPI ; C1.1 C85.2 C86.2 C87.2 C353.1 C354.1 C355.1 C409.2 R94.2 ,
        U1.N22 U1.N23 X1.1 X1.4 
C_VDDQ18_33_TSN ; C93.2 C94.2 C345.1 C346.1 C430.2 R96.2 U1.AB22 U1.AC22 ,
        U1.AD22 
C_VDDQ18_CTL ; C2.1 C26.2 C79.2 C229.1 C233.2 C270.2 C304.2 C306.2 C431.2 ,
        C432.2 C433.2 C434.2 CP17.1 R45.2 R51.2 R52.2 R53.2 R55.2 R56.1 ,
        R82.2 R88.1 R93.1 R117.2 R118.2 R169.2 R179.2 R196.2 R204.2 R235.1 ,
        R236.1 R261.2 R1230.2 U1.Y7 U1.Y8 U6.3 U6.5 U19.5 U21.5 U28.5 U36.3 ,
        U36.5 U37.5 X2.4 
C_VDDQ18_PCIE0 ; C40.2 C52.2 C53.2 L2.2 U1.AC16 U1.AD16 
C_VDDQ18_PCIE1 ; C46.2 C47.2 C48.2 L6.2 U1.AC14 U1.AD14 
C_VDDQ18_TSN ; C65.2 C66.2 C67.2 L9.2 U1.AC18 U1.AD18 
C_VDDQ18_UFS0 ; C75.2 C76.2 C77.2 L12.2 U1.AC20 U1.AD20 
C_VDDQ33_CTL ; C29.2 C30.2 C31.2 C32.2 C33.2 C34.2 C35.2 C36.2 C228.1 ,
        C254.1 C297.1 C416.2 C417.2 C418.2 C419.2 C420.2 C421.2 C422.2 ,
        C423.2 C424.2 C425.2 C426.2 C427.2 C428.2 C429.2 C771.2 C772.2 ,
        C773.2 CP21.1 NR19.1 NR19.2 NR19.3 NR19.4 NR20.1 NR20.2 NR20.3 ,
        NR20.4 R32.2 R39.2 R40.2 R47.2 R142.2 R143.2 R144.2 R148.2 R149.2 ,
        R174.2 R207.2 R255.1 R279.2 R283.2 R387.2 R692.2 R1254.2 R1334.2 ,
        R1341.2 U1.F7 U1.G7 U1.H7 U1.H8 U1.L7 U1.L8 U1.R7 U1.R8 U1.T7 U1.T8 ,
        U1.U7 U1.U8 U18.1 U18.5 U25.7 U34.5 U96.1 U96.6 U96.10 
C_VDD_CTL ; C18.2 C19.2 C20.2 C21.2 C22.2 C23.2 C24.2 C25.2 CP118.1 R223.1 ,
        U1.T12 U1.T13 U1.U12 U1.U13 U1.V10 U1.V11 U1.W10 U1.W11 U26.D3 
C_VDD_CTL_A ; C259.2 C260.1 CP117.1 L17.2 R223.2 
C_VDD_PCIE0 ; C37.2 C38.2 C39.2 C49.2 L1.2 U1.AA15 U1.AA16 U1.Y15 U1.Y16 
C_VDD_PCIE1 ; C43.2 C44.2 C54.2 C55.2 L4.2 U1.AA12 U1.AA13 U1.Y12 U1.Y13 
C_VDD_TSN ; C59.2 C60.2 C61.2 C62.2 L7.2 U1.AA18 U1.AA19 U1.Y18 U1.Y19 
C_VDD_UFS0 ; C69.2 C70.2 C71.2 C72.2 L11.2 U1.AA21 U1.Y21 
C_VFG1P8A0 ; C214.1 C215.1 R132.2 U12.26 
C_VFG1P8 ; C202.2 C203.2 C204.2 C205.2 C206.2 C207.2 C208.2 C209.2 C210.1 ,
        C211.1 C212.1 C213.1 L13.2 R132.1 U12.4 U12.5 U12.11 U12.12 U12.16 ,
        U12.17 U12.27 U12.31 U12.32 U12.39 
C_VMONOUT0N_18 ; R253.2 U1.B2 
C_VMONOUT0N_PMIC_18 ; R254.1 U26.C2 
C_VMONOUT1N_18 ; R262.2 U1.AD8 
C_VMONOUT1N_PMIC_18 ; R264.1 U26.D1 
'C_VOUT_D1.8V' ; R101.1 U26.C3 
'C_VOUT_D3.3V' ; C305.2 R99.1 R274.2 
'C_VOUT_DDR_D0.6V' ; R104.1 U26.C4 
'C_VOUT_DDR_D1.1V' ; R103.1 U26.F4 
C_VSYS ; C227.2 C245.2 C246.2 C247.2 C248.2 C249.2 C250.2 C256.2 C257.2 ,
        C261.2 C262.1 C263.2 C265.2 C266.2 C273.2 C274.2 C278.1 C286.1 ,
        C287.1 C291.1 C292.1 R212.1 R232.2 R233.2 U17.5 U26.E1 U26.E6 ,
        U26.J2 U26.J3 U26.K1 U26.K3 U26.K6 U26.L1 U26.L6 U27.1 U27.5 
C_VTHREF ; C11.2 TH2.1 U1.A4 
C_VTHSENSE ; C10.2 TH1.1 U1.A3 
'D12.0V' ; C382.1 C383.1 C384.1 C385.1 C386.1 C387.1 C388.1 C389.1 C390.1 ,
        C391.1 C392.1 C443.1 C444.1 C445.1 C448.1 C449.1 C450.1 C985.1 ,
        C986.1 C987.1 C988.1 C989.1 C990.1 C991.1 C992.1 C993.1 C994.1 ,
        C1045.1 C1046.1 C1049.1 C1050.1 C1051.1 C1052.1 C1053.1 C1060.1 ,
        C1061.1 CN20.21B CN20.22B CN20.23B CN21.21B CN21.22B CN21.23B ,
        CN22.21B CN22.22B CN22.23B CN23.21B CN23.22B CN23.23B E1.1 E2.1 ,
        E4.1 L22.3 L24.3 R294.2 R300.1 R301.1 R302.1 R303.1 R304.2 R931.1 ,
        R932.1 R933.1 R934.1 R936.1 R949.1 R950.1 R951.1 R952.1 R961.2 ,
        R968.2 R978.2 R981.2 R1253.1 R1258.2 R1259.2 R1260.2 R1261.2 ,
        R1262.2 R1264.2 R1268.2 R1295.2 R1299.2 R1300.2 R1301.2 R1302.2 ,
        R1304.2 R1307.2 U40.7 U41.11 U42.5 U42.6 U42.7 U42.8 U130.11 U131.7 ,
        U132.5 U132.6 U132.7 U132.8 U133.7 U135.7 U136.7 
D_ACC_SW ; R1307.1 R1308.2 TR92.1 TR94.3 
D_AGND0 ; C1058.2 C1059.2 GND6.2 R984.1 R985.1 U130.9 U130.25 
D_AGND1 ; C861.2 C862.2 GND4.2 U111.A3 U111.G4 
D_AVIN1 ; C861.1 R819.1 U111.E2 
D_AVIN2 ; C862.1 R820.1 U111.A5 
D_BF_PRESETOUT0N_18 ; R834.1 R837.1 U111.A2 
D_BF_PRESETOUT0N_33 ; R410.2 R411.1 R575.1 R576.1 R577.1 R835.2 U73.1 U84.1 ,
        U85.1 U86.1 U151.1 
D_BKUP/GP4_11_18 ; R774.2 U103.2 U111.E5 
D_BKUP/GP4_11_33 ; R773.1 R1274.2 U2.F3 
D_BSMODE_18 ; R430.2 U2.AG5 
D_CKN_FLASH_18 ; U2.R28 U81.B1 
D_CK_FLASH_18 ; U2.T28 U81.B2 U82.13 
D_CLKOUT ; CN22.7A U87.4 
D_CONFIG0_33 ; R907.2 R911.2 U127.28 
D_CONFIG1_33 ; R913.2 R915.2 U127.29 
'D_CP2102_D3.3V_0' ; C796.2 C797.1 R711.1 U98.6 
D_CSN_FLASH_18 ; U2.U24 U80.1 U82.12 
D_CTS0N/MD17_33 ; R527.2 R540.2 U2.K27 
'D_D1.8V' ; C506.1 C507.1 C508.1 C554.2 C559.2 C561.2 C565.2 C571.2 C623.2 ,
        C624.2 C625.2 C709.1 C710.1 C711.1 C763.2 C764.2 C766.2 C941.1 ,
        C942.1 C943.1 C944.1 C945.1 C946.1 C947.1 C948.1 C950.1 C951.1 ,
        C952.1 CN20.17B CP65.1 J1.41 J1.43 J1.45 J1.47 L28.1 L29.2 L30.2 ,
        L32.1 L34.2 L35.1 L38.1 R359.2 R360.2 R391.2 R405.2 R446.2 R447.2 ,
        R455.1 R459.1 R460.1 R465.2 R487.2 R489.2 R490.2 R491.2 R492.2 ,
        R493.2 R494.2 R499.2 R500.2 R579.1 R676.2 R680.2 R683.1 R684.1 ,
        R730.2 R731.2 R736.2 R740.2 R742.1 R745.1 R746.1 R750.1 R813.1 ,
        R839.2 R960.2 U2.R22 U2.R23 U58.6 U71.1 U71.5 U72.1 U72.5 U81.B4 ,
        U81.D1 U81.E4 U95.37 U95.42 U121.6 X7.4 
'D_D1.8V_A' ; C853.2 C854.1 CP64.1 L47.2 R813.2 
'D_D3.3V' ; C457.2 C458.2 C459.2 C460.2 C461.2 C462.2 C463.2 C464.2 C465.2 ,
        C466.2 C468.2 C470.2 C480.2 C481.2 C483.2 C510.2 C511.1 C513.1 ,
        C612.2 C653.1 C713.1 C715.1 C716.2 C717.1 C718.1 C719.1 C721.2 ,
        C722.2 C723.2 C724.2 C725.2 C726.2 C727.2 C736.2 C738.2 C739.2 ,
        C793.2 C916.1 C917.1 C918.1 C919.1 C920.1 C923.1 C924.1 C925.1 ,
        C926.1 C927.1 C928.1 C929.1 C932.1 C933.1 C934.1 C935.1 C936.1 ,
        C937.1 C1037.2 C1038.2 C1039.2 C1040.2 C1041.2 C1042.2 C1043.2 ,
        C1044.2 C1243.2 C1244.2 C1245.2 C1246.2 C1247.2 C1248.2 C1249.2 ,
        C1250.2 C1251.2 C1257.2 C1258.2 C1260.2 C1261.2 C1265.1 C2005.1 ,
        C2006.1 CN10.9 CN11.9 CN20.9B CP79.1 J1.31 J1.33 J1.35 J1.37 R323.1 ,
        R324.1 R326.1 R363.2 R364.2 R396.2 R397.2 R423.2 R425.2 R456.1 ,
        R458.1 R463.2 R502.1 R503.1 R504.1 R505.1 R506.1 R507.1 R508.1 ,
        R510.1 R511.1 R512.1 R513.1 R526.1 R527.1 R528.1 R530.1 R531.1 ,
        R532.1 R533.1 R534.1 R535.1 R537.1 R550.1 R551.1 R552.1 R685.1 ,
        R686.1 R693.2 R694.2 R702.2 R712.2 R713.2 R714.2 R831.2 R856.1 ,
        R943.2 R1420.2 R1421.2 U2.W22 U2.W23 U44.5 U45.5 U46.5 U47.5 U48.5 ,
        U49.5 U50.5 U51.5 U52.5 U53.5 U55.5 U57.5 U58.5 U62.5 U63.1 U63.5 ,
        U65.5 U73.16 U74.5 U75.7 U77.8 U84.16 U85.16 U86.16 U87.5 U88.14 ,
        U89.E6 U89.F5 U89.J10 U89.K9 U90.14 U92.14 U93.1 U99.5 U156.1 ,
        U156.6 U156.10 U157.1 U157.6 U157.10 U158.1 U158.6 U158.10 U164.5 ,
        U165.5 U167.5 U168.5 U172.16 U176.1 U177.1 
'D_D5.0V' ; C798.2 C802.2 C803.2 C807.2 C808.2 C815.1 C883.2 C884.2 C885.1 ,
        C894.1 C899.1 C900.1 C901.1 C902.1 C903.1 C904.1 C905.1 C906.1 ,
        C907.1 C908.1 C909.1 C914.1 C915.1 C1003.2 C1004.2 C1005.2 C1006.2 ,
        C1007.2 C1008.2 C1009.2 C1010.2 C1011.2 C1012.2 C1013.2 C1014.2 ,
        C1055.1 C1056.1 CN23.5B CN45.A1 CN45.A2 CN45.A3 CN45.B1 CN45.B2 ,
        CN45.B3 CN45.C1 CN45.C2 CN45.C3 CN45.D1 CN45.D2 CN45.D3 E5.1 R344.1 ,
        R347.2 R348.2 R733.1 R780.2 R799.2 R824.2 R859.2 R864.2 R865.2 ,
        R963.1 R966.2 R969.2 TH8.1 U100.9 U100.10 U101.4 U101.9 U105.6 ,
        U120.1 U120.16 U123.6 
D_DCURDY0N_18 ; R427.1 U2.AF2 
D_DCUTCK0_18 ; R416.1 R424.1 U2.AD2 
D_DCUTDI0_18 ; R414.1 R421.1 U2.AE1 
D_DCUTDO0_18 ; CN9.13 R426.2 
D_DCUTMS0_18 ; R415.1 R422.1 U2.AG2 
D_DCUTRST0N_18 ; R417.2 R420.1 U2.AD3 
'D_DDR_D0.6V_A' ; C856.2 C857.2 CP67.1 L48.2 R816.2 
'D_DDR_D1.1V' ; C646.2 C647.2 C648.2 C649.2 C650.2 C668.2 C669.2 C670.2 ,
        C671.2 C672.2 C673.2 C674.2 C675.2 C676.2 C677.2 C678.2 C679.2 ,
        C680.2 C681.2 C682.2 C683.2 C684.2 C685.2 C686.2 C687.2 C898.1 ,
        C1393.2 C1394.2 CN21.5B CP63.1 R367.2 R368.2 R467.2 R806.1 U2.J12 ,
        U2.J13 U2.J18 U2.J19 U58.10 U79.A4 U79.A9 U79.AB4 U79.AB9 U79.F5 ,
        U79.F8 U79.G2 U79.H1 U79.H5 U79.H8 U79.H12 U79.K1 U79.K3 U79.K10 ,
        U79.K12 U79.N1 U79.N3 U79.N10 U79.N12 U79.R1 U79.R5 U79.R8 U79.R12 ,
        U79.T2 U79.U5 U79.U8 U133.3 
'D_DDR_D1.1V_PMIC_A' ; C835.2 C842.2 CP62.1 L45.2 R806.2 
'D_DDR_D1.8V' ; C657.2 C658.2 C659.2 C660.2 C661.2 C662.2 C663.1 C664.2 ,
        C665.2 C666.2 C667.2 C1402.2 C1403.2 CN23.17B CP76.1 R353.2 R354.2 ,
        R849.1 R959.2 U58.2 U79.F1 U79.F12 U79.G4 U79.G9 U79.T4 U79.T9 ,
        U79.U1 U79.U12 
D_DDR_IO ; C631.2 C632.2 C633.2 C634.2 C635.2 C636.2 C637.2 C638.2 C639.2 ,
        C640.2 C641.2 C642.2 C643.2 C644.2 C645.2 C688.2 C689.2 C690.2 ,
        C691.2 C692.2 C693.2 C694.2 C695.2 C696.2 C697.2 C698.2 C699.2 ,
        C700.2 C701.2 C702.2 C703.2 C704.2 C705.2 C706.2 C707.2 C2000.2 ,
        C2001.2 CN21.9B CP68.1 R369.2 R370.2 R468.2 R485.1 R486.1 R816.1 ,
        R1272.2 U2.F13 U2.F14 U2.F16 U2.F17 U2.F19 U2.F20 U2.F22 U2.F23 ,
        U2.G13 U2.G14 U2.G16 U2.G17 U2.G19 U2.G20 U2.G22 U2.G23 U58.31 ,
        U79.AA3 U79.AA5 U79.AA8 U79.AA10 U79.B3 U79.B5 U79.B8 U79.B10 ,
        U79.D1 U79.D5 U79.D8 U79.D12 U79.F3 U79.F10 U79.U3 U79.U10 U79.W1 ,
        U79.W5 U79.W8 U79.W12 U136.3 
'D_DET_VDD0.8V' ; R870.1 R872.1 U122.2 
D_DIN1_C ; R650.2 R655.1 U94.D2 
D_DIN1_T ; R649.2 R654.1 U94.D1 
D_DOUT1_C ; R648.2 R653.1 U94.M1 
D_DOUT1_T ; R647.2 R652.1 U94.M2 
D_DQ0_FLASH_18 ; U2.T26 U81.D3 U82.15 
D_DQ1_FLASH_18 ; U2.T25 U81.D2 U82.14 
D_DQ2_FLASH_18 ; R487.1 R488.1 U2.U27 U81.C4 U82.17 
D_DQ3_FLASH_18 ; U2.U26 U81.D4 U82.18 
D_DQ4_FLASH_18 ; U2.R27 U81.D5 
D_DQ5_FLASH_18 ; U2.R26 U81.E3 
D_DQ6_FLASH_18 ; U2.R25 U81.E2 
D_DQ7_FLASH_18 ; U2.P28 U81.E1 
D_EFUSE/MD31_33 ; U2.M25 U85.12 
D_EMMC_CLK_V ; CP32.1 R603.1 R626.2 U92.3 
D_EMMC_CMD_V ; CP33.1 R602.1 R617.2 U92.16 
D_EMMC_D0_V ; CP34.1 R593.1 R615.2 U90.16 
D_EMMC_D1_V ; R594.1 R616.2 U90.3 
D_EMMC_D2_V ; R595.1 R618.2 U90.9 
D_EMMC_D3_V ; R590.1 R619.2 U90.12 
D_EMMC_D4_V ; R598.1 R620.2 U88.16 
D_EMMC_D5_V ; R600.1 R621.2 U88.3 
D_EMMC_D6_V ; R592.1 R622.2 U88.9 
D_EMMC_D7_V ; R601.1 R623.2 U88.12 
D_EMMC_DS_V ; R604.2 R625.2 U92.9 
D_EMMC_VCCQ ; C728.2 C729.2 C730.2 C731.2 C732.2 C733.2 C734.2 C735.2 ,
        C737.1 R579.2 R580.1 R581.1 R582.1 R583.1 R584.1 R585.1 R586.1 ,
        R587.1 R588.1 R589.1 R606.1 U89.C6 U89.M4 U89.N4 U89.P3 U89.P5 ,
        U91.1 U91.5 
D_EN_1ST_POWER ; R754.1 R974.2 
D_EN_2ND_POWER ; R761.1 U102.2 
D_EN_PWR_MOD_A ; R762.1 R763.2 U112.2 U119.1 
'D_EN_UFS_D2.5V' ; R746.2 R748.2 R749.1 TR88.3 
D_ERROROUT_MN_33 ; R409.1 R1290.2 U2.C1 U45.1 U45.2 
D_ETNB0CRS_DV/ETNB0RXCLK_33 ; R888.2 R918.2 R919.2 U2.P1 
D_ETNB0LINKSTA_33 ; R920.2 R921.2 U2.P5 
D_ETNB0MDC_33 ; R903.2 U2.J4 
D_ETNB0MD_33 ; R904.2 U2.V4 
D_ETNB0REFCLK/ETNB0TXCLK_33 ; R894.2 U2.N1 
D_ETNB0RXD0_33 ; R892.1 R922.2 R924.2 U2.L4 
D_ETNB0RXD1_33 ; R890.1 R906.2 R910.2 U2.M3 
D_ETNB0RXER_33 ; R895.1 U2.N3 
D_ETNB0TXD0_33 ; R893.2 U2.L1 
D_ETNB0TXD1_33 ; R891.2 U2.L2 
D_ETNB0TXEN_33 ; R887.2 U2.K1 
D_ETNB0TXER_33 ; CP85.1 U2.N2 
D_EXTALR_18 ; R405.1 R406.2 R407.2 U2.N28 
D_EXTALR_MON ; CN21.7A R402.1 
D_EXTAL_18 ; R401.2 U2.AH3 
D_EXTAL_MON ; CN21.3A R390.1 
D_EXTPOCN_18 ; R783.2 U2.AH5 
D_GC ; R826.1 R828.2 
D_GP0_02/SCIF3_RXD_33 ; SW33.4 U99.4 
D_GP0_03/SCIF3_TXD_33 ; R324.2 SW33.1 U98.25 
D_GP0_12/MD05_33 ; U2.L24 U85.4 
D_GP0_13/MD23_33 ; U2.L26 U85.9 
D_GP0_16/MD32_33 ; CN45.B10 U2.M26 U86.4 
D_GP0_17/MD29_33 ; R533.2 R541.2 U2.M27 
D_GP0_18/MD10_33 ; R510.2 R519.2 U2.M28 
D_GP0_20/MD20_33 ; R528.2 R542.2 U2.N27 
D_GP1_07_PCIE_CLKREQN_SEL_33 ; R1359.1 U2.F25 U172.1 
D_GP1_24/SD_WP_V ; R638.2 U2.W24 
D_GP2_15/PCIE0_CLKREQN_33 ; R1346.2 U172.4 
D_GP2_16/PCIE1_CLKREQN_33 ; R438.2 U172.7 
D_GP4_03/MD47_33 ; R554.2 R570.2 U2.D4 
D_GP4_04/MD46_33 ; R553.2 R568.2 U2.E1 
D_GP4_05/MD49_33 ; R556.2 R563.2 U2.E2 
D_GP4_06/MD48_33 ; R555.2 R572.2 U2.E3 
D_GP4_07/MD51_33 ; R558.2 R567.2 U2.E4 
D_GP4_08/MD50_33 ; R557.2 R565.2 U2.E5 
D_GP4_09/MD53_33 ; R560.2 R571.2 U2.F1 
D_GP4_10/MD52_33 ; R559.2 R569.2 U2.F2 
D_GP4_15_33 ; R854.1 U2.G2 
D_GP4_17_33 ; CN45.A5 U2.H1 
D_GP4_18_33 ; CN45.B6 U2.H2 
D_GP4_19_33 ; CN45.A7 U2.H3 
D_GP5_03/ETHB0WOL_33 ; CP87.1 R908.2 U2.W5 
D_GP5_07/ETNB0RXD3_33 ; CP82.1 U2.N4 
D_GP5_09/ETNB0RXD2_33 ; CP84.1 U2.M4 
D_GP5_10/ETNB0RXDV_33 ; CP86.1 U2.L3 
D_GP5_14/ETNB0TXD3_33 ; CP81.1 U2.M2 
D_GP5_17/ETNB0TXD2_33 ; CP83.1 U2.M1 
D_GP7_01_33 ; R1320.1 U2.P3 U66.2 
D_GP7_02/FUSECUT_33 ; R479.1 U2.R3 
D_GP7_04/PCIE_CLK_SEL_33 ; R385.1 U2.T1 U167.1 
D_GP7_05/PCIE_CLK_SEL2_33 ; R1364.1 R1365.2 R1382.1 R1417.1 U2.R4 
D_GP7_08_33 ; R339.1 U2.U2 U54.1 U54.2 
D_GP7_09_33 ; U2.T4 U56.4 
'D_GP7_10/SEL_SDHI_D1.8V/LDO_33' ; R737.2 TR85.1 U2.U1 
D_GP7_12/MMC_SW_SEL_33 ; R608.2 U2.V2 
D_GP7_13/MMC_SW_EN_33 ; R612.2 U2.V1 
D_GP7_14/RC21012_GPIO1_33 ; R1283.2 R1339.2 U2.W1 
D_GP7_15/RC21012_GPIO2_33 ; R1284.2 R1340.2 U2.V3 
D_GP7_21_33 ; CN45.A11 U2.Y3 
D_GP7_22/TSN_RX_TX_SEL_33 ; R1310.2 R1312.2 R1314.2 U2.AA2 
D_GP7_23/TSN_RX_TX_PD_33 ; R1311.2 R1313.2 R1315.2 U2.AA1 
D_GPLED_CNT0 ; R715.1 R718.1 TR82.1 
D_GPLED_CNT1 ; R716.1 R719.1 TR83.1 
D_GPLED_CNT2 ; R717.1 R720.1 TR84.1 
D_HCTS0N/MD04_33 ; U2.H26 U84.12 
D_HCTS0N_33 ; U49.4 U84.13 
D_HRTS0N/MD06_33 ; U2.H27 U85.7 
D_HRTS0N_33 ; U51.4 U85.6 
D_HRX0/MD02_33 ; U2.J25 U84.7 
D_HRX0_33 ; SW33.5 U84.6 
D_HSCK0/MD01_33 ; U2.H28 U84.4 
D_HSCK0_33 ; U47.4 U84.3 
D_HTX0/MD03_33 ; U2.J26 U84.9 
D_HTX0_33 ; SW33.2 U84.10 
D_I2C0_SCL_33 ; R397.1 R1239.1 R1331.2 U95.10 
D_I2C0_SDA_33 ; R396.1 R1240.1 R1333.2 U95.11 
D_I2C1_SCL_33 ; CN45.B8 R1414.1 
D_I2C1_SDA_33 ; CN45.A9 R1415.1 
D_INTN_FLASH_18 ; R492.1 R496.2 U2.P27 
D_INTP32_33 ; R404.1 R925.2 
D_INTP32_SOC ; R404.2 U2.AB1 
D_INTP37_33 ; CN45.D6 U2.AC3 
D_IRQ2/GP0_19/MD11_33 ; R511.2 R521.2 R1280.2 U2.N25 
D_ISL78233_A_FB ; C888.1 R860.2 R861.1 U120.9 
D_ISL78322_B_FB ; C806.1 R739.1 R741.2 U101.1 
D_KEEP_1ST_POWER ; R757.2 R764.1 R768.1 
D_KEEP_1ST_POWER/GP4_16_33 ; R764.2 U2.G4 
D_KEEP_1ST_POWER_18 ; R769.2 U111.J5 
D_KSZ_CRS_DV_33 ; R888.1 U127.18 
D_KSZ_INTN_33 ; R923.2 R925.1 R926.1 U127.21 
D_KSZ_MDC_33 ; R903.1 U127.12 
D_KSZ_MDIO_33 ; R902.2 R904.1 U127.11 
D_KSZ_REFCLK_33 ; R894.1 U148.3 
D_KSZ_REFCLK_MON ; CN22.3A R1277.2 
D_KSZ_RESETN_33 ; R909.1 U127.32 
D_KSZ_RXD0_33 ; R892.2 U127.16 
D_KSZ_RXD1_33 ; R890.2 U127.15 
D_KSZ_RX_ER_33 ; R895.2 U127.20 
D_KSZ_RX_M ; CN16.5 R883.2 U127.4 
D_KSZ_RX_P ; CN16.4 R882.2 U127.5 
D_KSZ_TXD0_33 ; R893.1 U127.24 
D_KSZ_TXD1_33 ; R891.1 U127.25 
D_KSZ_TX_EN_33 ; R887.1 U127.23 
D_KSZ_TX_M ; CN16.3 R885.2 U127.6 
D_KSZ_TX_P ; CN16.2 R884.2 U127.7 
D_KSZ_VDDA_33 ; C972.2 C977.2 C978.1 CN16.1 CN16.6 L50.1 U127.3 
D_KSZ_VDDPLL_18 ; C975.2 C976.2 U127.2 
D_KSZ_XI_33 ; R898.1 U127.9 
D_LDO1 ; C865.1 CP69.1 R822.2 U111.H4 
D_LDO2 ; C868.1 R830.2 U111.H3 
D_LDO3 ; C874.1 R838.1 U111.G3 
D_LDO4 ; C870.1 R832.1 U111.G2 
D_LDO5 ; C875.1 CP73.1 R842.2 U111.E3 
D_LDO6 ; C880.1 CP75.1 R849.2 U111.F3 
D_LED0/NWAYEN_33 ; R900.1 TR106.1 U127.30 
D_LED1/SPEED_33 ; R901.1 TR107.1 U127.31 
D_LED_CNT0/GP4_00_33 ; CP53.1 R718.2 U2.C3 
D_LED_CNT1/GP4_01_33 ; CP54.1 R719.2 U2.D2 
D_LED_CNT2/GP4_02_33 ; CP55.1 R720.2 U2.D3 
D_L_ACT_33 ; R897.2 R921.1 TR105.1 TR107.3 
D_L_LED1_33 ; CN16.7 TR104.3 
D_L_LED2_33 ; CN16.9 TR105.3 
D_L_LNK_33 ; R896.2 R920.1 TR104.1 TR106.3 
D_M0ATB0_A ; CP28.1 U2.E24 
D_M0ATB0_B ; CP30.1 U2.E8 
D_M0ATB1_A ; CP29.1 U2.E23 
D_M0ATB1_B ; CP31.1 U2.E9 
D_M0BKUP ; R442.2 R1273.1 U2.E18 
D_M0CA0_A ; U2.B17 U79.H2 
D_M0CA0_B ; U2.A16 U79.R2 
D_M0CA1_A ; U2.A18 U79.J2 
D_M0CA1_B ; U2.B15 U79.P2 
D_M0CA2_A ; U2.B18 U79.H9 
D_M0CA2_B ; U2.B14 U79.R9 
D_M0CA3_A ; U2.C19 U79.H10 
D_M0CA3_B ; U2.D15 U79.R10 
D_M0CA4_A ; U2.B19 U79.H11 
D_M0CA4_B ; U2.A14 U79.R11 
D_M0CA5_A ; U2.D18 U79.J11 
D_M0CA5_B ; U2.C15 U79.P11 
D_M0CKA ; U2.C17 U79.J8 
D_M0CKAN ; U2.D17 U79.J9 
D_M0CKB ; U2.D16 U79.P8 
D_M0CKBN ; U2.C16 U79.P9 
D_M0CKE0_A ; U2.D19 U79.J4 
D_M0CKE0_B ; U2.D14 U79.P4 
D_M0CKE1_A ; U2.A20 U79.J5 
D_M0CKE1_B ; U2.B13 U79.P5 
D_M0CS0AN ; U2.B20 U79.H4 
D_M0CS0BN ; U2.C13 U79.R4 
D_M0CS1AN ; U2.D20 U79.H3 
D_M0CS1BN ; U2.D13 U79.R3 
D_M0DM0 ; U2.C28 U79.C3 
D_M0DM1 ; U2.D22 U79.C10 
D_M0DM2 ; U2.D6 U79.Y3 
D_M0DM3 ; U2.D10 U79.Y10 
D_M0DQ0 ; U2.E28 U79.B2 
D_M0DQ1 ; U2.D26 U79.C2 
D_M0DQ2 ; U2.D27 U79.E2 
D_M0DQ3 ; U2.E27 U79.F2 
D_M0DQ4 ; U2.B25 U79.F4 
D_M0DQ5 ; U2.A26 U79.E4 
D_M0DQ6 ; U2.B26 U79.C4 
D_M0DQ7 ; U2.B27 U79.B4 
D_M0DQ8 ; U2.B23 U79.B11 
D_M0DQ9 ; U2.B22 U79.C11 
D_M0DQ10 ; U2.A22 U79.E11 
D_M0DQ11 ; U2.B21 U79.F11 
D_M0DQ12 ; U2.D24 U79.F9 
D_M0DQ13 ; U2.C21 U79.E9 
D_M0DQ14 ; U2.B24 U79.C9 
D_M0DQ15 ; U2.A24 U79.B9 
D_M0DQ16 ; U2.A6 U79.AA2 
D_M0DQ17 ; U2.B5 U79.Y2 
D_M0DQ18 ; U2.C5 U79.V2 
D_M0DQ19 ; U2.D8 U79.U2 
D_M0DQ20 ; U2.A8 U79.U4 
D_M0DQ21 ; U2.B8 U79.V4 
D_M0DQ22 ; U2.B7 U79.Y4 
D_M0DQ23 ; U2.B6 U79.AA4 
D_M0DQ24 ; U2.B10 U79.AA11 
D_M0DQ25 ; U2.B11 U79.Y11 
D_M0DQ26 ; U2.A12 U79.V11 
D_M0DQ27 ; U2.B12 U79.U11 
D_M0DQ28 ; U2.C9 U79.U9 
D_M0DQ29 ; U2.D12 U79.V9 
D_M0DQ30 ; U2.B9 U79.Y9 
D_M0DQ31 ; U2.A10 U79.AA9 
D_M0DQS0N ; U2.C25 U79.E3 
D_M0DQS1N ; U2.D23 U79.E10 
D_M0DQS2N ; U2.C7 U79.V3 
D_M0DQS3N ; U2.C11 U79.V10 
D_M0DQS0 ; U2.C26 U79.D3 
D_M0DQS1 ; U2.C23 U79.D10 
D_M0DQS2 ; U2.D7 U79.W3 
D_M0DQS3 ; U2.D11 U79.W10 
D_M0PLLTESTA ; R461.2 U2.E17 
D_M0PLLTESTB ; R462.2 U2.E15 
D_M0RESETN ; U2.E20 U79.T11 
D_M0ZQ0 ; R486.2 U79.A5 
D_M0ZQ1 ; R485.2 U79.A8 
D_M0ZQA ; R443.2 U2.E21 
D_M0ZQB ; R444.2 U2.E11 
D_MAX16933_CS1 ; L51.2 R969.1 R971.2 TH7.1 
D_MAX16933_PWGD ; R938.1 TR108.1 U62.1 U62.2 U102.1 U130.12 
D_MD09_18 ; R509.2 R517.2 U2.V5 
D_MD21_18 ; R529.2 R544.2 U2.AG6 
D_MD35_18 ; R536.2 R547.2 U2.U5 
D_MD01 ; R502.2 R514.2 U84.2 
D_MD02 ; R503.2 R516.2 U84.5 
D_MD03 ; R504.2 R518.2 U84.11 
D_MD04 ; R505.2 R520.2 U84.14 
D_MD05 ; R506.2 R522.2 U85.2 
D_MD06 ; R507.2 R524.2 U85.5 
D_MD23 ; R531.2 R548.2 U85.11 
D_MD31 ; R534.2 R543.2 U85.14 
D_MD32 ; R535.2 R545.2 U86.2 
D_MD36 ; R537.2 R549.2 U86.5 
D_MDT0_18 ; R561.2 R573.2 U2.AF4 
D_MMC_CLK_V ; U2.V28 U92.5 
D_MMC_CMD_V ; U2.V25 U92.2 
D_MMC_DS_V ; U2.W27 U92.7 
D_MMC_DTA0_V ; U2.U28 U90.2 
D_MMC_DTA1_V ; U2.W28 U90.5 
D_MMC_DTA2_V ; U2.Y28 U90.7 
D_MMC_DTA3_V ; U2.Y27 U90.10 
D_MMC_DTA4_V ; U2.AA28 U88.2 
D_MMC_DTA5_V ; U2.AA27 U88.5 
D_MMC_DTA6_V ; U2.AB28 U88.7 
D_MMC_DTA7_V ; U2.AB27 U88.10 
D_MMC_SW_EN_A_33 ; R612.1 R613.2 U88.13 U90.13 U92.13 
D_MMC_SW_SEL_A_33 ; R608.1 R610.2 R1257.1 U88.15 U90.15 U92.15 
D_MSIOF0_RXD_33 ; U50.4 U85.3 
D_MSIOF0_SCK_33 ; U2.L28 U52.4 
D_MSIOF0_SS1_33 ; U55.4 U85.13 
D_MSIOF0_SS2_33 ; U57.4 U86.3 
D_MSIOF0_SYNC_33 ; U2.L27 U53.4 
D_MSIOF0_TXD_33 ; R326.2 U48.1 U48.2 U85.10 
D_MSPI1SC_33 ; CN45.E11 U2.J5 
D_MSPI1SO/MSPI1DCS_33 ; CN45.E9 U2.K2 
D_NMI0_18 ; R391.1 R393.2 U2.N24 
D_PCIE0_CLK_DIF0_M_18 ; R675.1 U175.4 
D_PCIE0_CLK_DIF0_P_18 ; R674.1 U175.3 
D_PCIE0_CLK_M_18 ; R435.1 R1369.1 R1373.1 U2.AE13 
D_PCIE0_CLK_P_18 ; R435.2 R1368.1 R1372.1 U2.AF13 
D_PCIE0_CLK_SYNC_MON ; CN21.11A U176.5 
D_PCIE0_RESREF_18 ; R436.2 U2.AE7 
D_PCIE0_RX0_M_18 ; C17.1 U2.AE17 
D_PCIE0_RX0_P_18 ; C16.1 U2.AF17 
D_PCIE0_RX1_M_18 ; C15.1 U2.AE15 
D_PCIE0_RX1_P_18 ; C14.1 U2.AF15 
D_PCIE0_TX0_M_18_SOC ; C517.2 U2.AG16 
D_PCIE0_TX0_P_18_SOC ; C516.2 U2.AH16 
D_PCIE0_TX1_M_18_SOC ; C520.2 U2.AG14 
D_PCIE0_TX1_P_18_SOC ; C519.2 U2.AH14 
D_PCIE1_CLK_DIF0_M_18 ; R679.1 U175.8 
D_PCIE1_CLK_DIF0_P_18 ; R678.1 U175.7 
D_PCIE1_CLK_M_18 ; R437.1 R1377.1 R1381.1 U2.AG8 
D_PCIE1_CLK_P_18 ; R437.2 R1376.1 R1380.1 U2.AH8 
D_PCIE1_CLK_SYNC_MON ; CN21.15A U177.5 
D_PCIE1_RESREF_18 ; R439.2 U2.AF7 
D_PCIE1_RX0_M_18 ; C13.1 U2.AE11 
D_PCIE1_RX0_P_18 ; C12.1 U2.AF11 
D_PCIE1_RX1_M_18 ; C9.1 U2.AE9 
D_PCIE1_RX1_P_18 ; C8.1 U2.AF9 
D_PCIE1_TX0_M_18_SOC ; C522.2 U2.AG12 
D_PCIE1_TX0_P_18_SOC ; C521.2 U2.AH12 
D_PCIE1_TX1_M_18_SOC ; C524.2 U2.AG10 
D_PCIE1_TX1_P_18_SOC ; C523.2 U2.AH10 
D_PGND0 ; C1046.2 C1047.2 C1048.2 C1049.2 C1050.2 C1051.2 C1052.2 C1055.2 ,
        C1056.2 C1057.2 D9.A E4.2 E5.2 GND5.2 U130.3 U130.20 U134.1 U134.2 ,
        U134.3 
D_PGOOD_ISL78234_33 ; CN45.C35 R1278.2 U149.2 
D_PGOOD_ISL78310_A ; R736.1 R1321.2 TR86.1 U100.4 U153.2 
D_PGOOD_ISL78322_A_33 ; CN45.C37 R1279.2 U150.2 
D_PH2 ; L45.1 R809.1 U111.J6 
D_PH3 ; L46.1 R811.1 U111.J1 
D_PH4 ; L47.1 R815.1 U111.F1 
D_PH5 ; L48.1 R818.1 U111.F6 
D_PHYAD0_33 ; R916.2 R917.2 U127.13 
D_PHYAD1_33 ; R912.2 R914.2 U127.14 
D_PMIC_A_EN_50 ; R812.1 R814.2 U111.C5 
D_PMIC_ERROROUTMN_18 ; R1246.1 U111.B1 
D_PMIC_EXTPOCN_18 ; R785.1 U111.C6 U178.3 U178.6 
D_PMIC_GPIO2 ; R854.2 R855.2 U111.D6 U118.1 U118.3 
D_PMIC_GPIO3 ; R833.1 R857.2 U111.K4 
D_PMIC_IRQ_18 ; R1324.2 U63.2 U111.F5 
D_PMIC_LDO3 ; CP72.1 R838.2 R1343.2 
D_PMIC_PRESETN_18 ; R778.2 U104.2 U111.A1 
D_PMIC_PWRCTL_MCUPLL_18 ; U111.C1 U178.7 
D_PMIC_PWRCTL_SOCISO_18 ; U111.D5 U178.4 
D_PMIC_PWRGD_18 ; U111.J4 U113.1 U113.2 
D_PMIC_RIIC0SCL_18 ; R807.1 U110.5 U111.K5 
D_PMIC_RIIC0SDA_18 ; R808.1 U110.4 U111.H5 
D_PRESETN_18 ; CN9.15 CN10.1 CN11.1 R408.1 R775.1 R776.2 R777.2 R779.2 ,
        TR28.3 TR80.1 TR98.1 U2.AF5 U91.2 U118.6 
D_PRESETN_EMMC ; R607.2 R624.2 U91.4 
D_PRESETOUT0N_33 ; R413.2 U2.W25 U65.1 U65.2 U66.1 U74.1 U74.2 
D_PRESETOUT1N_18 ; R797.1 R837.2 
D_PRESETOUT1N_33 ; R412.2 R796.2 U2.L5 U128.2 U152.1 U152.2 
D_PWRCTL_MCUPLL_18 ; R792.2 U2.AH6 
D_PWRCTL_SOCISO_18 ; R789.2 U2.AE4 U76.6 
D_PWRCTL_SOCISO_POW_18 ; R454.1 R786.2 U119.2 
D_PWRGD_18 ; R817.2 R1325.2 U2.AE5 U64.2 
D_PWR_MOD_VIO ; C819.2 C820.2 C821.2 C837.1 C864.2 C869.1 C873.2 C878.2 ,
        C1234.2 R782.2 R807.2 R808.2 R823.2 R1291.2 U107.1 U107.5 U108.1 ,
        U108.5 U109.5 U110.3 U110.6 U111.G5 U115.5 U116.1 U116.5 U117.1 ,
        U117.5 U147.5 
D_QSPI0_IO2_18 ; R1386.2 U82.3 U170.3 
D_QSPI0_IO3_18 ; R1385.2 U82.2 U170.6 
D_QSPI0_MISO_IO1_18 ; R1388.2 U82.6 U169.13 
D_QSPI0_MOSI_IO0_18 ; R1387.2 U82.5 U169.10 
D_QSPI0_SPCLK_18 ; R1383.1 R1384.1 R1391.1 U169.6 
D_QSPI0_SSL_18 ; R1392.1 U82.8 U169.3 
D_QSPI0_SSL_A_18 ; R1389.2 U83.2 
D_QSPI0_SSL_B_18 ; R1390.2 U83.3 
D_RC21012_GPIO6_33 ; R701.1 R704.2 U151.2 
D_RC21012_VDDD ; C774.2 C775.2 L39.2 R701.2 U95.12 
D_RDS_FLASH_18 ; R490.1 U2.T24 U81.C3 
D_RESETN_FLASH_18 ; R494.1 U2.P24 U81.A4 
D_RIIC0SCL_33 ; SW14.2 U110.8 U126.6 
D_RIIC0SDA_33 ; SW14.5 U110.1 U126.5 
D_RPC_WPN_SOC_18 ; R388.2 U2.P26 
D_RSTBN ; R755.2 R761.2 R1299.1 TR90.1 TR92.3 
D_RSTON_FLASH_18 ; R491.1 R495.2 
D_RX0/MD13_33 ; R512.2 R523.2 U2.K24 
D_SCIF_CLK_33 ; R389.2 U2.J28 
D_SCK0/MD07_33 ; R508.2 R515.2 U2.K28 
D_SCL0/MD16_33 ; R526.2 R538.2 U73.2 
D_SCL1/MD39_33 ; R551.2 R564.2 U73.11 
D_SCL2/MD22_33 ; R530.2 R546.2 U2.G26 
D_SCL3/MD37_33 ; R550.2 R562.2 U2.F26 
D_SDA0/MD25_33 ; R532.2 R539.2 U73.5 
D_SDA1/MD40_33 ; R552.2 R566.2 U73.14 
D_SDA2/MD36_33 ; U2.G25 U86.7 
D_SD_CD_V ; R639.2 U2.V26 
D_SENSEVDD ; C630.2 R464.1 R1251.1 U2.K11 
D_SENSEVDD_A ; C879.2 R844.1 R1251.2 U111.E4 
D_SENSEVSS ; C630.1 R466.2 R1252.1 U2.K12 
D_SENSEVSS_A ; C879.1 R853.2 R1252.2 U111.D4 
D_SLOT_SD_CD ; CN12.9 R636.1 R639.1 
D_SLOT_SD_CLK_V ; CN12.5 R635.1 R640.2 U92.4 
D_SLOT_SD_CMD_V ; CN12.3 CP42.1 R631.1 U92.1 
D_SLOT_SD_DAT0_V ; CN12.7 CP43.1 R632.1 U90.1 
D_SLOT_SD_DAT1_V ; CN12.8 R633.1 U90.4 
D_SLOT_SD_DAT2_V ; CN12.1 R634.1 U90.8 
D_SLOT_SD_DAT3_V ; CN12.2 R630.1 U90.11 
D_SLOT_SD_PWEN ; R637.1 R638.1 U93.3 
D_SOFTSW_CNT0/GP4_13_33 ; R724.1 U2.G6 
D_SOFTSW_CNT1/GP4_14_33 ; R726.1 U2.G1 
D_TEST1_18 ; R431.2 U2.T5 
D_TEST2_18 ; R432.2 U2.R5 
D_TEST3_18 ; R433.2 U2.M5 
D_TESTM_18 ; R434.2 U2.N5 
D_TSN0_AVTP_PPS_18 ; CN45.C19 U2.AA26 
D_TSN0_MDC_18 ; CN45.D16 U2.AD24 
D_TSN0_MDIO_18 ; CN45.C15 U2.AB25 
D_TSN0_RESETN_18 ; CN45.A19 R383.2 
D_TSN1_AVTP_PPS_18 ; CN45.A17 U2.AA25 
D_TSN1_MDC_18 ; CN45.E15 U2.AC26 
D_TSN1_MDIO_18 ; CN45.B14 U2.AB24 
D_TSN2_MDC_18 ; CN45.B16 U2.AC25 
D_TSN2_MDIO_18 ; CN45.A13 U2.AB26 
D_TSN_CLK0_CN_M_18 ; CN45.F33 R670.1 
D_TSN_CLK0_CN_P_18 ; CN45.F32 R666.1 
D_TSN_CLK1_CN_M_18 ; CN45.F36 R664.1 
D_TSN_CLK1_CN_P_18 ; CN45.F35 R668.1 
D_TSN_CLK2_CN_M_18 ; CN45.F39 R665.1 
D_TSN_CLK2_CN_P_18 ; CN45.F38 R669.1 
D_TSN_CLK_M_18 ; R378.1 U2.AG20 U96.18 
D_TSN_CLK_M_B_18 ; R673.1 U96.4 
D_TSN_CLK_M_MON ; CN20.12A U96.14 
D_TSN_CLK_P_18 ; R378.2 U2.AH20 U96.19 
D_TSN_CLK_P_B_18 ; R667.1 U96.3 
D_TSN_CLK_P_MON ; CN20.11A U96.15 
D_TSN_RESREF_18 ; R382.2 U2.AH26 
D_TSN_RX0_M_18 ; C485.1 CN45.A26 
D_TSN_RX0_M_SOC_18 ; U2.AE23 U156.7 
D_TSN_RX0_P_18 ; C484.1 CN45.A27 
D_TSN_RX0_P_SOC_18 ; U2.AF23 U156.8 
D_TSN_RX1_M_18 ; C489.1 CN45.A32 
D_TSN_RX1_M_SOC_18 ; U2.AE21 U157.7 
D_TSN_RX1_P_18 ; C488.1 CN45.A33 
D_TSN_RX1_P_SOC_18 ; U2.AF21 U157.8 
D_TSN_RX2_M_18 ; C493.1 CN45.A38 
D_TSN_RX2_M_SOC_18 ; U2.AE19 U158.7 
D_TSN_RX2_P_18 ; C492.1 CN45.A39 
D_TSN_RX2_P_SOC_18 ; U2.AF19 U158.8 
D_TSN_TX0_M_18 ; CN45.A23 U156.19 
D_TSN_TX0_M_SOC_18 ; C487.2 U2.AG24 
D_TSN_TX0_P_18 ; CN45.A24 U156.18 
D_TSN_TX0_P_SOC_18 ; C486.2 U2.AH24 
D_TSN_TX1_M_18 ; CN45.A29 U157.19 
D_TSN_TX1_M_SOC_18 ; C491.2 U2.AG22 
D_TSN_TX1_P_18 ; CN45.A30 U157.18 
D_TSN_TX1_P_SOC_18 ; C490.2 U2.AH22 
D_TSN_TX2_M_18 ; CN45.A35 U158.19 
D_TSN_TX2_M_SOC_18 ; C495.2 U2.AG18 
D_TSN_TX2_P_18 ; CN45.A36 U158.18 
D_TSN_TX2_P_SOC_18 ; C494.2 U2.AH18 
D_TX0/MD14_33 ; R513.2 R525.2 U2.K25 
D_UFS0_REF_CLK_M_18 ; R440.1 U2.AE25 U96.16 
D_UFS0_REF_CLK_M_B_18 ; R690.1 U96.8 
D_UFS0_REF_CLK_M_MON ; CN20.16A U96.12 
D_UFS0_REF_CLK_P_18 ; R440.2 U2.AE26 U96.17 
D_UFS0_REF_CLK_P_B_18 ; R689.1 U96.7 
D_UFS0_REF_CLK_P_MON ; CN20.15A U96.13 
D_UFS0_RES_REF_18 ; R441.2 U2.AG26 
D_UFS0_RX0_M_18 ; U2.AF27 U94.K1 
D_UFS0_RX0_P_18 ; U2.AF28 U94.K2 
D_UFS0_TX0_M_18 ; U2.AD27 U94.F2 
D_UFS0_TX0_P_18 ; U2.AD28 U94.F1 
D_UFS30_REFCLK_12 ; R642.2 R698.1 
'D_UFS_D1.2V' ; C781.1 C961.1 C962.1 C963.1 C964.1 C965.1 C966.1 CN21.17B ,
        CP59.1 R373.2 R374.2 R645.2 R651.2 R738.1 R940.2 TR87.1 U58.3 U97.5 
'D_UFS_D2.5V' ; C955.1 C956.1 C957.1 C958.1 C959.1 C960.1 CN20.13B CP61.1 ,
        R355.2 R356.2 R643.2 R743.1 R941.2 U58.4 
D_UFS_VCC ; C743.2 C744.2 C745.2 R643.1 U94.B8 U94.B9 U94.C8 U94.C9 U94.E8 ,
        U94.K8 U94.N8 U94.N9 U94.P8 U94.P9 
D_UFS_VCCQ2 ; C749.2 C750.2 C751.2 R644.1 R651.1 R657.1 U94.A6 U94.A7 ,
        U94.B6 U94.B7 U94.C6 U94.C7 U94.K6 U94.K7 
D_UFS_VCCQ ; C746.2 C747.2 C748.2 R645.1 R646.1 R658.1 U94.A4 U94.A5 U94.B4 ,
        U94.B5 U94.C4 U94.C5 U94.E5 U94.F5 
D_USB_DM ; R709.2 U98.5 
D_USB_DM_1 ; C791.2 L41.3 R709.1 
D_USB_DM_CN ; CN13.2 L41.2 ZR4.2 
D_USB_DP ; R710.2 U98.4 
D_USB_DP_1 ; C792.2 L41.4 R710.1 
D_USB_DP_CN ; CN13.3 L41.1 ZR3.2 
'D_VBIAS_5.0V' ; C1047.1 D8.A R938.2 R976.2 U130.8 
D_VBOOST ; C897.1 C995.1 C996.1 C997.1 C998.1 C999.1 C1000.1 C1001.1 ,
        C1002.1 CN45.F1 CN45.F2 CN45.F3 CN45.F4 R1295.1 
'D_VDD0.8V' ; C602.2 C603.2 C604.2 C605.2 C606.2 C607.2 C608.2 C609.2 ,
        C610.2 C611.2 C613.2 C614.2 C615.2 C616.2 C617.2 C618.2 C619.2 ,
        C620.2 C621.2 C622.2 C626.2 C627.2 C628.2 C629.2 C921.1 C922.1 ,
        CN20.5B CP127.1 L27.1 L31.1 L33.1 L36.2 L37.1 R357.2 R358.2 R464.2 ,
        R804.1 R844.2 R871.2 U2.K10 U2.K14 U2.K15 U2.K18 U2.K19 U2.L10 ,
        U2.L11 U2.L14 U2.L15 U2.L18 U2.L19 U2.M12 U2.M13 U2.M16 U2.M17 ,
        U2.N12 U2.N13 U2.N16 U2.N17 U2.P10 U2.P11 U2.P14 U2.P15 U2.P18 ,
        U2.P19 U2.R10 U2.R11 U2.R14 U2.R15 U2.R18 U2.R19 U2.T16 U2.T17 ,
        U2.U16 U2.U17 U2.V14 U2.V15 U2.V18 U2.V19 U2.W14 U2.W15 U2.W18 ,
        U2.W19 U58.7 U131.3 
D_VDD09_DDRPLL ; C575.2 L36.1 U2.J15 U2.J16 
D_VDD18_CPGPLL1 ; C553.2 R447.1 U2.P8 
D_VDD18_CPGPLL2 ; C558.2 L29.1 U2.V21 
D_VDD18_CPGPLL3 ; C550.2 L30.1 U2.K21 
D_VDD18_CPGPLL5 ; C564.2 R446.1 U2.F6 
D_VDD18_CPGPLL6 ; C570.2 L34.1 U2.P21 
D_VDD18_CTLPLL ; CN22.13B R361.2 R362.2 R449.1 R830.1 R958.2 U58.28 
D_VDD18_CTLPLL_A ; C581.2 R448.2 R449.2 R451.1 
D_VDD18_CTLPLL_SOC ; C580.2 R448.1 U2.V8 
D_VDD18_HOCO ; C585.2 R452.2 U2.AA6 
D_VDD18_MTRNG ; C590.2 C591.2 R457.2 U2.AC10 
D_VDD18_OCO ; C587.2 R455.2 U2.J23 
D_VDD18_TRNG1 ; C595.2 C596.2 R459.2 U2.K8 
D_VDDQ18_33_I2C ; C588.2 C589.2 C949.1 C971.1 CN45.F12 CN45.F13 R456.2 ,
        U2.L22 U2.L23 U126.8 
D_VDDQ18_33_SDHI ; C597.2 C598.2 C599.2 C953.1 C954.1 CP57.1 R630.2 R631.2 ,
        R632.2 R633.2 R634.2 R635.2 R636.2 R637.2 R728.2 U2.U22 U2.U23 
D_VDDQ18_33_SPI ; C505.1 C592.2 C593.2 C594.2 C938.1 C939.1 C940.1 C1015.2 ,
        C1238.1 CN45.F9 CN45.F10 R458.2 U2.N22 U2.N23 U151.5 X5.1 X5.4 
D_VDDQ18_33_TSN ; C496.2 C600.2 C601.2 C930.1 C931.1 C1032.2 CN45.A20 ,
        CN45.A21 CN45.B20 CN45.B21 R460.2 U2.AA22 U2.AA23 U2.AB23 U66.5 
D_VDDQ18_CTL ; C509.1 C533.2 C586.2 C814.1 C818.2 C855.2 C881.2 C889.2 ,
        C891.2 C1033.2 C1034.2 C1035.2 C1036.2 CN22.9B CP70.1 R351.2 R352.2 ,
        R408.2 R414.2 R415.2 R416.2 R418.2 R419.1 R445.2 R452.1 R457.1 ,
        R509.1 R529.1 R536.1 R561.1 R662.1 R767.2 R775.2 R784.2 R791.2 ,
        R822.1 R823.1 R848.2 R957.2 U2.U6 U2.U7 U58.29 U76.3 U76.5 U104.5 ,
        U106.5 U113.5 U118.5 U121.3 U121.5 U122.5 X6.4 
D_VDDQ18_PCIE0 ; C555.2 C556.2 C557.2 L28.2 U2.AC18 U2.AD18 
D_VDDQ18_PCIE1 ; C551.2 C562.2 C563.2 L32.2 U2.AC16 U2.AD16 
D_VDDQ18_TSN ; C572.2 C573.2 C574.2 C760.2 C761.2 C762.2 C765.2 L35.2 ,
        U2.AC20 U2.AD20 U95.20 U95.21 U95.24 
D_VDDQ18_UFS0 ; C582.2 C583.2 C584.2 L38.2 U2.AC22 U2.AD22 
D_VDDQ33_CTL ; C467.2 C469.2 C536.2 C537.2 C538.2 C539.2 C540.2 C541.2 ,
        C542.2 C543.2 C813.1 C836.1 C882.1 C979.2 C980.1 C981.2 C982.2 ,
        C984.2 C1018.2 C1019.2 C1020.2 C1021.2 C1022.2 C1023.2 C1024.2 ,
        C1025.2 C1026.2 C1027.2 C1028.2 C1029.2 C1030.2 C1031.2 C1235.1 ,
        C1236.2 C1237.2 C1240.2 C1241.2 C1242.2 C1252.2 C1253.2 C1254.2 ,
        CN22.17B CN45.F6 CN45.F7 CP74.1 L50.2 R371.2 R372.2 R385.2 R394.2 ,
        R395.2 R409.2 R553.1 R554.1 R555.1 R556.1 R557.1 R558.1 R559.1 ,
        R560.1 R695.1 R715.2 R716.2 R717.2 R721.2 R722.2 R771.1 R772.2 ,
        R794.2 R842.1 R866.2 R870.2 R880.1 R881.1 R896.1 R897.1 R902.1 ,
        R905.2 R906.1 R907.1 R912.1 R913.1 R916.1 R918.1 R922.1 R923.1 ,
        R939.2 R1257.2 R1271.2 R1288.2 R1289.2 R1316.2 R1317.2 R1318.2 ,
        R1319.2 R1320.2 R1382.2 U2.H6 U2.H7 U2.J6 U2.J7 U2.L6 U2.L7 U2.N6 ,
        U2.N7 U2.P6 U2.P7 U2.R6 U2.R7 U54.5 U56.5 U58.30 U103.1 U103.5 ,
        U110.7 U119.5 U127.17 U128.5 U148.2 U148.6 U149.1 U149.5 U150.1 ,
        U150.5 U153.1 U153.5 U154.1 U154.5 U155.1 U155.5 U159.1 U159.5 ,
        U160.1 U160.5 U161.1 U161.5 X13.1 X13.4 
D_VDD_CTL ; C525.2 C526.2 C527.2 C528.2 C529.2 C530.2 C531.2 C532.2 CN22.5B ,
        CP129.1 R349.2 R350.2 R810.1 U2.T12 U2.T13 U2.U12 U2.U13 U2.V10 ,
        U2.V11 U2.W10 U2.W11 U58.9 U111.D3 U135.3 
D_VDD_CTL_A ; C844.2 C845.1 CP128.1 L46.2 R810.2 
D_VDD_PCIE0 ; C544.2 C545.2 C546.2 C552.2 L27.2 U2.AA14 U2.AA15 U2.Y12 ,
        U2.Y13 
D_VDD_PCIE1 ; C547.2 C548.2 C549.2 C560.2 L31.2 U2.AA10 U2.AA11 U2.Y8 U2.Y9 
D_VDD_TSN ; C566.2 C567.2 C568.2 C569.2 C1314.2 L33.2 U2.AA18 U2.AA19 ,
        U2.Y16 U2.Y17 
D_VDD_UFS0 ; C576.2 C577.2 C578.2 C579.2 L37.2 U2.Y20 U2.Y21 
D_VMONOUT0N_18 ; R840.2 U2.B2 
D_VMONOUT0N_PMIC_18 ; R841.1 U111.C2 
D_VMONOUT1N_18 ; R850.2 U2.AD6 
D_VMONOUT1N_PMIC_18 ; R851.1 U111.D1 
'D_VOUT_D1.8V' ; R465.1 U111.C3 
'D_VOUT_D3.3V' ; C888.2 R463.1 R861.2 
'D_VOUT_DDR_D0.6V' ; R468.1 U111.C4 
'D_VOUT_DDR_D1.1V' ; R467.1 U111.F4 
D_VSYS ; C812.2 C828.2 C829.2 C830.2 C831.2 C832.2 C833.2 C838.2 C839.2 ,
        C846.2 C847.2 C849.1 C851.2 C852.2 C858.2 C859.2 C863.1 C871.1 ,
        C872.1 C876.1 C877.1 R799.1 R819.2 R820.2 U102.5 U111.E1 U111.E6 ,
        U111.J2 U111.J3 U111.K1 U111.K3 U111.K6 U111.L1 U111.L6 U112.1 ,
        U112.5 
D_VTHREF ; R1282.2 TR102.3 U111.B6 
D_VTHREF_SOC ; C518.2 R1282.1 TH6.1 U2.A4 
D_VTHSENSE ; R1281.2 TR103.3 U111.A6 
D_VTHSENSE_SOC ; C515.2 R1281.1 TH5.1 U2.A3 
D_V_TEST ; C654.2 CN23.9B JP1.1 JP2.1 R365.2 R366.2 R477.2 U58.27 U77.2 
D_WPN_FLASH_18 ; R388.1 R493.1 R497.2 
GND ; C1.2 C2.2 C3.2 C4.1 C5.2 C6.2 C7.2 C10.1 C11.1 C18.1 C19.1 C20.1 ,
        C21.1 C22.1 C23.1 C24.1 C25.1 C26.1 C27.1 C28.1 C29.1 C30.1 C31.1 ,
        C32.1 C33.1 C34.1 C35.1 C36.1 C37.1 C38.1 C39.1 C40.1 C41.1 C42.1 ,
        C43.1 C44.1 C45.1 C46.1 C47.1 C48.1 C49.1 C50.1 C51.1 C52.1 C53.1 ,
        C54.1 C55.1 C56.1 C57.1 C58.1 C59.1 C60.1 C61.1 C62.1 C63.1 C64.1 ,
        C65.1 C66.1 C67.1 C68.1 C69.1 C70.1 C71.1 C72.1 C73.1 C74.1 C75.1 ,
        C76.1 C77.1 C78.1 C79.1 C80.1 C81.1 C82.1 C83.1 C84.1 C85.1 C86.1 ,
        C87.1 C88.1 C89.1 C90.1 C91.1 C92.1 C93.1 C94.1 C95.1 C96.1 C97.1 ,
        C98.1 C99.1 C100.1 C101.1 C102.1 C103.1 C104.1 C105.1 C106.1 C107.1 ,
        C108.1 C109.1 C110.1 C111.1 C112.1 C113.1 C114.1 C115.1 C116.1 ,
        C117.1 C118.1 C119.1 C120.1 C121.1 C122.1 C124.1 C125.1 C126.1 ,
        C127.1 C128.1 C129.1 C130.1 C131.1 C132.1 C133.1 C134.1 C135.1 ,
        C136.1 C137.1 C138.1 C139.1 C140.1 C141.1 C142.1 C143.1 C144.1 ,
        C145.1 C146.1 C147.1 C148.1 C149.1 C150.1 C151.1 C152.2 C153.1 ,
        C154.1 C155.1 C156.1 C157.1 C158.1 C159.1 C160.1 C161.1 C162.1 ,
        C163.1 C164.1 C165.1 C166.1 C167.1 C168.1 C169.1 C170.1 C171.1 ,
        C172.1 C173.1 C174.1 C175.1 C176.1 C177.1 C178.1 C179.1 C180.1 ,
        C181.1 C182.1 C183.1 C184.1 C185.1 C186.1 C187.1 C188.1 C189.1 ,
        C190.1 C191.1 C192.1 C193.1 C194.1 C195.1 C196.1 C197.2 C198.2 ,
        C199.2 C200.2 C201.2 C202.1 C203.1 C204.1 C205.1 C206.1 C207.1 ,
        C208.1 C209.1 C210.2 C211.2 C212.2 C213.2 C214.2 C215.2 C216.2 ,
        C217.1 C218.2 C219.1 C220.1 C221.1 C222.2 C223.1 C224.1 C225.1 ,
        C226.2 C227.1 C228.2 C229.2 C230.2 C231.1 C232.2 C233.1 C234.1 ,
        C235.1 C236.1 C237.1 C238.1 C239.1 C240.1 C241.1 C242.1 C243.1 ,
        C244.2 C245.1 C246.1 C247.1 C248.1 C249.1 C250.1 C252.1 C253.1 ,
        C254.2 C255.2 C256.1 C257.1 C258.2 C259.1 C260.2 C261.1 C262.2 ,
        C263.1 C264.1 C265.1 C266.1 C267.1 C268.1 C269.2 C270.1 C271.1 ,
        C272.1 C273.1 C274.1 C275.2 C278.2 C279.1 C280.2 C283.2 C284.2 ,
        C285.2 C286.2 C287.2 C288.1 C289.2 C290.2 C291.2 C292.2 C293.1 ,
        C295.2 C297.2 C298.1 C299.2 C300.1 C301.1 C302.1 C303.1 C304.1 ,
        C306.1 C307.2 C309.2 C310.2 C311.1 C313.2 C314.2 C315.2 C316.2 ,
        C317.2 C318.2 C319.2 C320.2 C321.2 C322.2 C323.2 C324.2 C329.2 ,
        C330.2 C331.2 C332.2 C333.2 C334.2 C335.2 C336.2 C337.2 C338.2 ,
        C339.2 C340.2 C341.2 C342.2 C343.2 C344.2 C345.2 C346.2 C347.2 ,
        C348.2 C349.2 C350.2 C351.2 C352.2 C353.2 C354.2 C355.2 C356.2 ,
        C357.2 C358.2 C359.2 C360.2 C361.2 C362.2 C363.2 C364.2 C365.2 ,
        C366.2 C367.2 C368.2 C369.2 C382.2 C383.2 C384.2 C385.2 C386.2 ,
        C387.2 C388.2 C389.2 C390.2 C391.2 C392.2 C401.1 C402.1 C403.1 ,
        C404.1 C405.1 C406.1 C407.1 C408.1 C409.1 C410.1 C411.1 C412.1 ,
        C413.1 C416.1 C417.1 C418.1 C419.1 C420.1 C421.1 C422.1 C423.1 ,
        C424.1 C425.1 C426.1 C427.1 C428.1 C429.1 C430.1 C431.1 C432.1 ,
        C433.1 C434.1 C435.1 C436.1 C437.1 C438.1 C439.1 C440.1 C441.1 ,
        C442.1 C443.2 C457.1 C458.1 C459.1 C460.1 C461.1 C462.1 C463.1 ,
        C464.1 C465.1 C466.1 C467.1 C468.1 C469.1 C470.1 C471.2 C472.1 ,
        C473.2 C474.1 C475.1 C476.1 C477.2 C478.1 C479.2 C480.1 C481.1 ,
        C482.1 C483.1 C496.1 C498.1 C499.1 C500.1 C501.1 C502.1 C503.1 ,
        C505.2 C506.2 C507.2 C508.2 C509.2 C510.1 C511.2 C512.2 C513.2 ,
        C514.2 C515.1 C518.1 C525.1 C526.1 C527.1 C528.1 C529.1 C530.1 ,
        C531.1 C532.1 C533.1 C534.1 C535.1 C536.1 C537.1 C538.1 C539.1 ,
        C540.1 C541.1 C542.1 C543.1 C544.1 C545.1 C546.1 C547.1 C548.1 ,
        C549.1 C550.1 C551.1 C552.1 C553.1 C554.1 C555.1 C556.1 C557.1 ,
        C558.1 C559.1 C560.1 C561.1 C562.1 C563.1 C564.1 C565.1 C566.1 ,
        C567.1 C568.1 C569.1 C570.1 C571.1 C572.1 C573.1 C574.1 C575.1 ,
        C576.1 C577.1 C578.1 C579.1 C580.1 C581.1 C582.1 C583.1 C584.1 ,
        C585.1 C586.1 C587.1 C588.1 C589.1 C590.1 C591.1 C592.1 C593.1 ,
        C594.1 C595.1 C596.1 C597.1 C598.1 C599.1 C600.1 C601.1 C602.1 ,
        C603.1 C604.1 C605.1 C606.1 C607.1 C608.1 C609.1 C610.1 C611.1 ,
        C612.1 C613.1 C614.1 C615.1 C616.1 C617.1 C618.1 C619.1 C620.1 ,
        C621.1 C622.1 C623.1 C624.1 C625.1 C626.1 C627.1 C628.1 C629.1 ,
        C631.1 C632.1 C633.1 C634.1 C635.1 C636.1 C637.1 C638.1 C639.1 ,
        C640.1 C641.1 C642.1 C643.1 C644.1 C645.1 C646.1 C647.1 C648.1 ,
        C649.1 C650.1 C651.1 C652.1 C653.2 C654.1 C657.1 C658.1 C659.1 ,
        C660.1 C661.1 C662.1 C663.2 C664.1 C665.1 C666.1 C667.1 C668.1 ,
        C669.1 C670.1 C671.1 C672.1 C673.1 C674.1 C675.1 C676.1 C677.1 ,
        C678.1 C679.1 C680.1 C681.1 C682.1 C683.1 C684.1 C685.1 C686.1 ,
        C687.1 C688.1 C689.1 C690.1 C691.1 C692.1 C693.1 C694.1 C695.1 ,
        C696.1 C697.1 C698.1 C699.1 C700.1 C701.1 C702.1 C703.1 C704.1 ,
        C705.1 C706.1 C707.1 C708.2 C709.2 C710.2 C711.2 C712.2 C713.2 ,
        C714.2 C715.2 C716.1 C717.2 C718.2 C719.2 C720.1 C721.1 C722.1 ,
        C723.1 C724.1 C725.1 C726.1 C727.1 C728.1 C729.1 C730.1 C731.1 ,
        C732.1 C733.1 C734.1 C735.1 C736.1 C737.2 C738.1 C739.1 C740.1 ,
        C741.2 C742.2 C743.1 C744.1 C745.1 C746.1 C747.1 C748.1 C749.1 ,
        C750.1 C751.1 C752.1 C753.1 C754.1 C755.1 C756.1 C757.1 C758.1 ,
        C759.1 C760.1 C761.1 C762.1 C763.1 C764.1 C765.1 C766.1 C767.1 ,
        C768.1 C769.1 C770.1 C771.1 C772.1 C773.1 C774.1 C775.1 C776.1 ,
        C777.1 C778.1 C779.1 C780.1 C781.2 C782.1 C783.1 C785.1 C786.1 ,
        C788.1 C789.1 C791.1 C792.1 C793.1 C794.1 C795.2 C796.1 C797.2 ,
        C798.1 C800.1 C801.1 C802.1 C803.1 C804.2 C805.2 C807.1 C808.1 ,
        C809.1 C810.1 C812.1 C813.2 C814.2 C815.2 C816.2 C817.1 C818.1 ,
        C819.1 C820.1 C821.1 C822.1 C823.1 C824.1 C825.1 C826.1 C827.1 ,
        C828.1 C829.1 C830.1 C831.1 C832.1 C833.1 C835.1 C836.2 C837.2 ,
        C838.1 C839.1 C840.1 C841.2 C842.1 C843.2 C844.1 C845.2 C846.1 ,
        C847.1 C848.1 C849.2 C850.1 C851.1 C852.1 C853.1 C854.2 C855.1 ,
        C856.1 C857.1 C858.1 C859.1 C860.2 C863.2 C864.1 C865.2 C868.2 ,
        C869.2 C870.2 C871.2 C872.2 C873.1 C874.2 C875.2 C876.2 C877.2 ,
        C878.1 C880.2 C881.1 C882.2 C883.1 C884.1 C885.2 C886.1 C887.1 ,
        C889.1 C890.1 C891.1 C892.2 C894.2 C895.2 C896.1 C897.2 C898.2 ,
        C899.2 C900.2 C901.2 C902.2 C903.2 C904.2 C905.2 C906.2 C907.2 ,
        C908.2 C909.2 C914.2 C915.2 C916.2 C917.2 C918.2 C919.2 C920.2 ,
        C921.2 C922.2 C923.2 C924.2 C925.2 C926.2 C927.2 C928.2 C929.2 ,
        C930.2 C931.2 C932.2 C933.2 C934.2 C935.2 C936.2 C937.2 C938.2 ,
        C939.2 C940.2 C941.2 C942.2 C943.2 C944.2 C945.2 C946.2 C947.2 ,
        C948.2 C949.2 C950.2 C951.2 C952.2 C953.2 C954.2 C955.2 C956.2 ,
        C957.2 C958.2 C959.2 C960.2 C961.2 C962.2 C963.2 C964.2 C965.2 ,
        C966.2 C971.2 C972.1 C973.1 C974.1 C975.1 C976.1 C977.1 C978.2 ,
        C979.1 C980.2 C981.1 C982.1 C983.2 C984.1 C985.2 C986.2 C987.2 ,
        C988.2 C989.2 C990.2 C991.2 C992.2 C993.2 C994.2 C995.2 C996.2 ,
        C997.2 C998.2 C999.2 C1000.2 C1001.2 C1002.2 C1003.1 C1004.1 ,
        C1005.1 C1006.1 C1007.1 C1008.1 C1009.1 C1010.1 C1011.1 C1012.1 ,
        C1013.1 C1014.1 C1015.1 C1018.1 C1019.1 C1020.1 C1021.1 C1022.1 ,
        C1023.1 C1024.1 C1025.1 C1026.1 C1027.1 C1028.1 C1029.1 C1030.1 ,
        C1031.1 C1032.1 C1033.1 C1034.1 C1035.1 C1036.1 C1037.1 C1038.1 ,
        C1039.1 C1040.1 C1041.1 C1042.1 C1043.1 C1044.1 C1045.2 C1053.2 ,
        C1060.2 C1061.2 C1233.1 C1234.1 C1235.2 C1236.1 C1237.1 C1238.2 ,
        C1239.1 C1240.1 C1241.1 C1242.1 C1243.1 C1244.1 C1245.1 C1246.1 ,
        C1247.1 C1248.1 C1249.1 C1250.1 C1251.1 C1252.1 C1253.1 C1254.1 ,
        C1257.1 C1258.1 C1260.1 C1261.1 C1262.2 C1263.2 C1264.2 C1265.2 ,
        C1266.1 C1267.1 C1268.1 C1269.1 C1270.1 C1271.1 C1314.1 C1393.1 ,
        C1394.1 C1402.1 C1403.1 C2000.1 C2001.1 C2002.1 C2003.1 C2004.1 ,
        C2005.2 C2006.2 C2007.2 CN1.4 CN1.6 CN1.8 CN1.10 CN1.12 CN1.14 ,
        CN1.16 CN1.18 CN1.20 CN2.8 CN3.4 CN3.5 CN3.6 CN3.7 CN3.8 CN6.2 ,
        CN7.1 CN7.2 CN8.1 CN9.4 CN9.6 CN9.8 CN9.10 CN9.12 CN9.14 CN9.16 ,
        CN9.18 CN9.20 CN10.8 CN11.8 CN12.6 CN12.10 CN12.11 CN12.12 CN12.13 ,
        CN12.14 CN13.4 CN13.5 CN13.6 CN13.7 CN13.8 CN13.9 CN20.1A CN20.1B ,
        CN20.2A CN20.2B CN20.3B CN20.5A CN20.6A CN20.7B CN20.9A CN20.10A ,
        CN20.11B CN20.13A CN20.14A CN20.15B CN20.17A CN20.18A CN20.19A ,
        CN20.19B CN20.25A CN20.25B CN20.26A CN20.26B CN21.1A CN21.1B ,
        CN21.2A CN21.2B CN21.3B CN21.4A CN21.5A CN21.6A CN21.7B CN21.8A ,
        CN21.9A CN21.10A CN21.11B CN21.12A CN21.13A CN21.14A CN21.15B ,
        CN21.16A CN21.17A CN21.18A CN21.19A CN21.19B CN21.25A CN21.25B ,
        CN21.26A CN21.26B CN22.1A CN22.1B CN22.2A CN22.2B CN22.3B CN22.4A ,
        CN22.5A CN22.6A CN22.7B CN22.8A CN22.9A CN22.10A CN22.11B CN22.12A ,
        CN22.13A CN22.14A CN22.15B CN22.16A CN22.17A CN22.18A CN22.19A ,
        CN22.19B CN22.25A CN22.25B CN22.26A CN22.26B CN23.1A CN23.1B ,
        CN23.2A CN23.2B CN23.3B CN23.4A CN23.5A CN23.6A CN23.7B CN23.8A ,
        CN23.9A CN23.10A CN23.11B CN23.12A CN23.13A CN23.14A CN23.15B ,
        CN23.16A CN23.17A CN23.18A CN23.19A CN23.19B CN23.25A CN23.25B ,
        CN23.26A CN23.26B CN45.A4 CN45.A6 CN45.A8 CN45.A10 CN45.A12 ,
        CN45.A14 CN45.A16 CN45.A18 CN45.A22 CN45.A25 CN45.A28 CN45.A31 ,
        CN45.A34 CN45.A37 CN45.A40 CN45.B4 CN45.B5 CN45.B7 CN45.B9 CN45.B11 ,
        CN45.B13 CN45.B15 CN45.B17 CN45.B19 CN45.B23 CN45.B25 CN45.B26 ,
        CN45.B27 CN45.B28 CN45.B29 CN45.B30 CN45.B31 CN45.B32 CN45.B33 ,
        CN45.B34 CN45.B35 CN45.B36 CN45.B37 CN45.B38 CN45.B39 CN45.B40 ,
        CN45.C4 CN45.C6 CN45.C8 CN45.C10 CN45.C12 CN45.C14 CN45.C16 ,
        CN45.C18 CN45.C20 CN45.C22 CN45.C24 CN45.C26 CN45.C28 CN45.C30 ,
        CN45.C32 CN45.C34 CN45.C36 CN45.C38 CN45.C40 CN45.D4 CN45.D5 ,
        CN45.D7 CN45.D9 CN45.D11 CN45.D13 CN45.D15 CN45.D17 CN45.D19 ,
        CN45.D21 CN45.D23 CN45.D25 CN45.D27 CN45.D29 CN45.D31 CN45.D33 ,
        CN45.D35 CN45.D37 CN45.D39 CN45.E1 CN45.E2 CN45.E3 CN45.E4 CN45.E5 ,
        CN45.E6 CN45.E8 CN45.E10 CN45.E12 CN45.E14 CN45.E16 CN45.E18 ,
        CN45.E20 CN45.E22 CN45.E24 CN45.E26 CN45.E28 CN45.E30 CN45.E31 ,
        CN45.E32 CN45.E33 CN45.E34 CN45.E35 CN45.E36 CN45.E37 CN45.E38 ,
        CN45.E39 CN45.E40 CN45.F5 CN45.F8 CN45.F11 CN45.F14 CN45.F15 ,
        CN45.F17 CN45.F19 CN45.F21 CN45.F23 CN45.F25 CN45.F27 CN45.F29 ,
        CN45.F31 CN45.F34 CN45.F37 CN45.F40 CP8.1 CP56.1 D1.A D2.1 D6.A ,
        D7.1 E1.2 EH1.1 EH2.1 EH3.1 EH4.1 EH5.1 EH6.1 EH7.1 EH8.1 EH9.1 ,
        EH10.1 EH11.1 EH12.1 EH13.1 GND1.1 GND2.1 GND3.1 GND4.1 GND5.1 ,
        GND6.1 J1.4 J1.8 J1.12 J1.16 J1.20 J1.24 J1.28 J1.32 J1.36 J1.40 ,
        J1.44 J1.48 J1.53 J1.55 J1.57 J1.59 J1.61 J1.63 J1.65 J1.67 L22.2 ,
        L24.2 LED5.2 LED9.2 LED30.2 LED31.2 LED32.2 LED33.2 NR1.1 NR1.2 ,
        NR1.3 NR1.4 NR2.1 NR2.2 NR2.3 NR2.4 NR3.1 NR3.2 NR3.3 NR3.4 NR4.1 ,
        NR4.2 NR4.3 NR4.4 NR5.1 NR5.2 NR5.3 NR5.4 NR6.1 NR6.2 NR6.3 NR6.4 ,
        NR9.1 NR9.2 NR9.4 NR10.1 NR10.2 NR10.3 NR10.4 NR12.1 NR12.2 NR12.3 ,
        NR12.4 NR14.1 NR14.2 NR14.3 NR14.4 NR17.1 NR17.2 NR17.3 NR17.4 ,
        NR18.1 NR18.2 NR18.3 NR18.4 NR21.1 NR21.2 NR21.3 NR21.4 NR22.1 ,
        NR22.2 NR22.3 NR22.4 R34.1 R35.1 R37.2 R43.2 R44.1 R48.1 R49.1 ,
        R54.1 R67.2 R68.1 R69.1 R70.1 R71.1 R72.1 R73.1 R75.1 R78.1 R79.1 ,
        R80.1 R81.1 R89.1 R97.1 R98.1 R102.1 R108.1 R112.1 R116.2 R120.1 ,
        R121.1 R123.1 R127.1 R131.2 R150.1 R151.1 R154.1 R155.1 R157.1 ,
        R158.1 R161.1 R162.2 R165.1 R172.1 R176.1 R182.1 R183.1 R191.1 ,
        R192.1 R201.1 R203.1 R208.1 R211.1 R227.1 R246.2 R249.1 R256.1 ,
        R258.1 R259.1 R260.1 R265.1 R266.1 R268.1 R271.1 R273.1 R280.2 ,
        R281.2 R282.2 R286.1 R306.1 R325.2 R327.2 R329.2 R331.2 R332.2 ,
        R334.2 R335.2 R337.2 R339.2 R340.2 R342.2 R343.2 R345.2 R382.1 ,
        R393.1 R398.2 R403.2 R407.1 R412.1 R413.1 R417.1 R428.2 R429.1 ,
        R430.1 R431.1 R432.1 R433.1 R434.1 R436.1 R439.1 R441.1 R442.1 ,
        R443.1 R444.1 R453.1 R461.1 R462.1 R466.1 R472.1 R476.1 R481.1 ,
        R482.1 R488.2 R498.1 R574.2 R578.2 R591.2 R596.2 R597.2 R599.2 ,
        R605.2 R609.1 R610.1 R611.1 R613.1 R640.1 R641.1 R652.2 R653.2 ,
        R654.2 R655.2 R661.1 R723.1 R725.1 R731.1 R735.2 R737.1 R741.1 ,
        R742.2 R747.1 R749.2 R751.2 R752.1 R753.1 R755.1 R759.1 R760.2 ,
        R763.1 R770.1 R774.1 R777.1 R778.1 R781.1 R788.1 R790.1 R795.1 ,
        R798.1 R814.1 R833.2 R836.1 R843.1 R845.1 R846.1 R847.1 R852.1 ,
        R853.1 R855.1 R858.1 R860.1 R867.2 R868.2 R869.2 R873.1 R886.1 ,
        R889.1 R899.1 R900.2 R901.2 R910.1 R911.1 R914.1 R915.1 R917.1 ,
        R919.1 R924.1 R926.2 R964.1 R975.1 R980.1 R983.1 R1147.1 R1148.1 ,
        R1151.1 R1152.1 R1155.1 R1156.1 R1160.1 R1161.1 R1162.1 R1231.2 ,
        R1232.2 R1233.2 R1234.2 R1235.2 R1236.2 R1237.2 R1238.2 R1245.2 ,
        R1247.1 R1248.1 R1263.1 R1265.1 R1275.1 R1278.1 R1279.1 R1292.1 ,
        R1294.1 R1303.1 R1305.1 R1306.1 R1308.1 R1321.1 R1322.2 R1323.1 ,
        R1324.1 R1325.1 R1326.2 R1336.1 R1337.2 R1338.2 R1339.1 R1340.1 ,
        R1351.2 R1353.2 R1355.1 R1356.1 R1358.2 R1359.2 R1362.1 R1363.2 ,
        R1416.2 R1417.2 R1418.1 R1422.2 R1423.2 R1425.2 R1426.1 SKT1.1 ,
        SKT1.2 SKT1.3 SKT1.4 SKT2.1 SKT2.2 SKT2.3 SKT2.4 SKT2.5 SKT2.6 ,
        SKT2.7 SKT2.8 SW27.3 SW27.4 SW41.5 SW50.3 SW50.4 TP1.1 TP2.1 TP3.1 ,
        TP4.1 TP5.1 TP6.1 TR1.2 TR2.2 TR3.2 TR4.2 TR5.2 TR6.2 TR7.2 TR9.2 ,
        TR10.2 TR11.2 TR12.2 TR13.2 TR14.2 TR15.2 TR16.2 TR17.2 TR25.2 ,
        TR26.2 TR27.2 TR28.2 TR29.2 TR30.2 TR31.2 TR32.2 TR33.2 TR34.2 ,
        TR35.2 TR36.2 TR37.2 TR38.2 TR39.2 TR40.2 TR41.2 TR42.2 TR44.2 ,
        TR45.2 TR46.2 TR47.2 TR48.2 TR49.2 TR50.2 TR51.2 TR52.2 TR53.2 ,
        TR54.2 TR55.2 TR56.2 TR57.2 TR58.2 TR59.2 TR60.2 TR61.2 TR62.2 ,
        TR63.2 TR64.2 TR65.2 TR66.2 TR67.2 TR68.2 TR69.2 TR70.2 TR71.2 ,
        TR72.2 TR73.2 TR74.2 TR75.2 TR76.2 TR77.2 TR78.2 TR79.2 TR80.2 ,
        TR81.2 TR82.2 TR83.2 TR84.2 TR85.2 TR86.2 TR87.2 TR88.2 TR89.2 ,
        TR90.2 TR91.2 TR92.2 TR94.2 TR95.2 TR96.2 TR97.2 TR98.2 TR102.2 ,
        TR103.2 TR104.2 TR105.2 TR106.2 TR107.2 TR108.2 TR109.2 TR110.2 ,
        TR111.2 TR113.2 TR119.2 TR120.2 TR121.2 TR122.2 TR123.2 TR124.2 ,
        TR125.2 TR126.2 TR127.2 TR128.2 TR129.2 TR130.2 U1.A2 U1.A5 U1.A7 ,
        U1.A9 U1.A11 U1.A13 U1.A15 U1.A17 U1.A19 U1.A21 U1.A23 U1.A25 ,
        U1.A27 U1.AA7 U1.AA8 U1.AA9 U1.AA11 U1.AA14 U1.AA17 U1.AA20 U1.AA22 ,
        U1.AA27 U1.AA28 U1.AB2 U1.AB5 U1.AB8 U1.AB9 U1.AB10 U1.AB12 U1.AB13 ,
        U1.AB14 U1.AB15 U1.AB16 U1.AB17 U1.AB18 U1.AB19 U1.AB20 U1.AB21 ,
        U1.AC8 U1.AC10 U1.AC12 U1.AC13 U1.AC15 U1.AC17 U1.AC19 U1.AC21 ,
        U1.AC24 U1.AC27 U1.AC28 U1.AD7 U1.AD9 U1.AD10 U1.AD11 U1.AD13 ,
        U1.AD15 U1.AD17 U1.AD19 U1.AD21 U1.AD27 U1.AD28 U1.AE4 U1.AE8 ,
        U1.AE10 U1.AE12 U1.AE14 U1.AE16 U1.AE18 U1.AE20 U1.AE21 U1.AE22 ,
        U1.AE24 U1.AE26 U1.AE27 U1.AE28 U1.AF8 U1.AF10 U1.AF12 U1.AF14 ,
        U1.AF16 U1.AF18 U1.AF20 U1.AF21 U1.AF22 U1.AF24 U1.AF26 U1.AG1 ,
        U1.AG4 U1.AG7 U1.AG9 U1.AG11 U1.AG13 U1.AG15 U1.AG17 U1.AG19 ,
        U1.AG21 U1.AG23 U1.AG25 U1.AG27 U1.AG28 U1.AH2 U1.AH7 U1.AH9 ,
        U1.AH11 U1.AH13 U1.AH15 U1.AH17 U1.AH19 U1.AH21 U1.AH23 U1.AH25 ,
        U1.AH27 U1.B1 U1.B3 U1.B4 U1.B16 U1.B28 U1.C2 U1.C4 U1.C6 U1.C8 ,
        U1.C10 U1.C12 U1.C14 U1.C18 U1.C20 U1.C22 U1.C24 U1.C27 U1.D1 U1.D5 ,
        U1.D9 U1.D21 U1.D25 U1.D28 U1.E6 U1.E7 U1.E10 U1.E12 U1.E13 U1.E14 ,
        U1.E16 U1.E19 U1.E22 U1.E25 U1.E26 U1.F8 U1.F9 U1.F10 U1.F11 U1.F14 ,
        U1.F17 U1.F20 U1.F23 U1.F24 U1.F27 U1.F28 U1.G2 U1.G5 U1.G8 U1.G10 ,
        U1.G11 U1.G14 U1.G17 U1.G20 U1.H9 U1.H13 U1.H15 U1.H16 U1.H18 ,
        U1.H19 U1.H21 U1.H22 U1.J8 U1.J13 U1.J15 U1.J16 U1.J18 U1.J19 ,
        U1.J21 U1.J24 U1.J27 U1.K2 U1.K5 U1.K8 U1.K9 U1.K12 U1.K13 U1.K16 ,
        U1.K17 U1.K20 U1.K21 U1.K22 U1.L9 U1.L13 U1.L16 U1.L17 U1.L20 U1.M7 ,
        U1.M8 U1.M9 U1.M10 U1.M11 U1.M14 U1.M15 U1.M18 U1.M19 U1.M20 U1.M21 ,
        U1.M22 U1.M24 U1.M27 U1.N2 U1.N5 U1.N8 U1.N9 U1.N10 U1.N11 U1.N14 ,
        U1.N15 U1.N18 U1.N19 U1.N21 U1.P8 U1.P12 U1.P13 U1.P16 U1.P17 ,
        U1.P20 U1.P21 U1.P22 U1.P23 U1.R9 U1.R12 U1.R13 U1.R16 U1.R17 ,
        U1.R21 U1.R24 U1.R27 U1.T2 U1.T5 U1.T9 U1.T10 U1.T11 U1.T14 U1.T15 ,
        U1.T18 U1.T19 U1.T20 U1.T21 U1.T22 U1.T23 U1.U9 U1.U10 U1.U11 ,
        U1.U14 U1.U15 U1.U18 U1.U19 U1.U20 U1.U21 U1.U24 U1.V8 U1.V12 ,
        U1.V13 U1.V16 U1.V17 U1.V21 U1.V22 U1.V23 U1.V27 U1.W2 U1.W5 U1.W8 ,
        U1.W9 U1.W12 U1.W13 U1.W16 U1.W17 U1.W20 U1.W21 U1.Y9 U1.Y10 U1.Y11 ,
        U1.Y14 U1.Y17 U1.Y20 U1.Y22 U1.Y24 U2.A2 U2.A5 U2.A7 U2.A9 U2.A11 ,
        U2.A13 U2.A15 U2.A17 U2.A19 U2.A21 U2.A23 U2.A25 U2.A27 U2.AA4 ,
        U2.AA7 U2.AA8 U2.AA9 U2.AA12 U2.AA13 U2.AA16 U2.AA17 U2.AA20 ,
        U2.AA21 U2.AA24 U2.AB3 U2.AB7 U2.AB8 U2.AB9 U2.AB10 U2.AB11 U2.AB12 ,
        U2.AB13 U2.AB14 U2.AB15 U2.AB16 U2.AB17 U2.AB18 U2.AB19 U2.AB20 ,
        U2.AB21 U2.AB22 U2.AC6 U2.AC8 U2.AC9 U2.AC11 U2.AC13 U2.AC14 ,
        U2.AC15 U2.AC17 U2.AC19 U2.AC21 U2.AC23 U2.AC24 U2.AC27 U2.AC28 ,
        U2.AD4 U2.AD5 U2.AD7 U2.AD8 U2.AD9 U2.AD10 U2.AD11 U2.AD13 U2.AD15 ,
        U2.AD17 U2.AD19 U2.AD21 U2.AD23 U2.AD25 U2.AD26 U2.AE6 U2.AE8 ,
        U2.AE10 U2.AE12 U2.AE14 U2.AE16 U2.AE18 U2.AE20 U2.AE22 U2.AE24 ,
        U2.AE27 U2.AE28 U2.AF3 U2.AF6 U2.AF8 U2.AF10 U2.AF12 U2.AF14 ,
        U2.AF16 U2.AF18 U2.AF20 U2.AF22 U2.AF24 U2.AF25 U2.AF26 U2.AG1 ,
        U2.AG4 U2.AG7 U2.AG9 U2.AG11 U2.AG13 U2.AG15 U2.AG17 U2.AG19 ,
        U2.AG21 U2.AG23 U2.AG25 U2.AG27 U2.AG28 U2.AH2 U2.AH7 U2.AH9 ,
        U2.AH11 U2.AH13 U2.AH15 U2.AH17 U2.AH19 U2.AH21 U2.AH23 U2.AH25 ,
        U2.AH27 U2.B1 U2.B3 U2.B4 U2.B16 U2.B28 U2.C2 U2.C4 U2.C6 U2.C8 ,
        U2.C10 U2.C12 U2.C14 U2.C18 U2.C20 U2.C22 U2.C24 U2.C27 U2.D1 U2.D5 ,
        U2.D9 U2.D21 U2.D25 U2.D28 U2.E6 U2.E7 U2.E10 U2.E12 U2.E13 U2.E14 ,
        U2.E16 U2.E19 U2.E22 U2.E25 U2.E26 U2.F4 U2.F7 U2.F8 U2.F12 U2.F15 ,
        U2.F18 U2.F21 U2.F24 U2.F27 U2.F28 U2.G3 U2.G5 U2.G7 U2.G8 U2.G12 ,
        U2.G15 U2.G18 U2.G21 U2.H8 U2.H9 U2.H10 U2.H11 U2.H12 U2.H13 U2.H14 ,
        U2.H15 U2.H16 U2.H17 U2.H18 U2.H19 U2.H20 U2.H21 U2.H22 U2.H23 ,
        U2.H25 U2.J8 U2.J9 U2.J10 U2.J11 U2.J14 U2.J17 U2.J20 U2.J21 U2.J22 ,
        U2.J24 U2.J27 U2.K3 U2.K6 U2.K7 U2.K9 U2.K13 U2.K16 U2.K17 U2.K20 ,
        U2.K22 U2.K23 U2.L8 U2.L9 U2.L12 U2.L13 U2.L16 U2.L17 U2.L20 U2.L21 ,
        U2.L25 U2.M6 U2.M7 U2.M8 U2.M9 U2.M10 U2.M11 U2.M14 U2.M15 U2.M18 ,
        U2.M19 U2.M20 U2.M21 U2.M22 U2.M23 U2.M24 U2.N8 U2.N9 U2.N10 U2.N11 ,
        U2.N14 U2.N15 U2.N18 U2.N19 U2.N20 U2.N21 U2.N26 U2.P2 U2.P4 U2.P9 ,
        U2.P12 U2.P13 U2.P16 U2.P17 U2.P20 U2.P22 U2.P23 U2.P25 U2.R8 U2.R9 ,
        U2.R12 U2.R13 U2.R16 U2.R17 U2.R20 U2.R21 U2.R24 U2.T6 U2.T7 U2.T8 ,
        U2.T9 U2.T10 U2.T11 U2.T14 U2.T15 U2.T18 U2.T19 U2.T20 U2.T21 ,
        U2.T22 U2.T23 U2.T27 U2.U3 U2.U8 U2.U9 U2.U10 U2.U11 U2.U14 U2.U15 ,
        U2.U18 U2.U19 U2.U20 U2.U21 U2.U25 U2.V6 U2.V7 U2.V9 U2.V12 U2.V13 ,
        U2.V16 U2.V17 U2.V20 U2.V22 U2.V23 U2.V24 U2.V27 U2.W3 U2.W6 U2.W7 ,
        U2.W8 U2.W9 U2.W12 U2.W13 U2.W16 U2.W17 U2.W20 U2.W21 U2.W26 U2.Y6 ,
        U2.Y7 U2.Y10 U2.Y11 U2.Y14 U2.Y15 U2.Y18 U2.Y19 U2.Y22 U2.Y23 ,
        U2.Y25 U3.8 U4.3 U5.1 U5.2 U5.3 U5.4 U5.7 U6.2 U7.A3 U7.A10 U7.AB3 ,
        U7.AB5 U7.AB8 U7.AB10 U7.C1 U7.C5 U7.C8 U7.C12 U7.D2 U7.D4 U7.D9 ,
        U7.D11 U7.E1 U7.E5 U7.E8 U7.E12 U7.G1 U7.G3 U7.G5 U7.G8 U7.G10 ,
        U7.G12 U7.J1 U7.J3 U7.J10 U7.J12 U7.K2 U7.K4 U7.K9 U7.K11 U7.N2 ,
        U7.N4 U7.N9 U7.N11 U7.P1 U7.P3 U7.P10 U7.P12 U7.T1 U7.T3 U7.T5 ,
        U7.T8 U7.T10 U7.T12 U7.V1 U7.V5 U7.V8 U7.V12 U7.W2 U7.W4 U7.W9 ,
        U7.W11 U7.Y1 U7.Y5 U7.Y8 U7.Y12 U8.8 U9.8 U10.8 U11.8 U12.8 U12.41 ,
        U13.3 U14.3 U15.3 U15.29 U16.3 U17.3 U18.3 U19.3 U20.2 U21.3 U22.3 ,
        U23.3 U24.3 U25.2 U26.G1 U26.G6 U26.H1 U26.H6 U26.L3 U26.L4 U27.3 ,
        U28.3 U30.3 U31.3 U32.3 U34.3 U35.10 U35.11 U35.12 U35.17 U36.2 ,
        U37.3 U38.2 U40.4 U41.29 U44.3 U45.3 U46.3 U47.3 U48.3 U49.3 U50.3 ,
        U51.3 U52.3 U53.3 U54.3 U55.3 U56.3 U57.3 U58.12 U58.19 U58.22 ,
        U58.24 U58.26 U58.PAD U59.4 U60.8 U61.3 U62.3 U63.3 U64.3 U65.3 ,
        U66.3 U68.5 U68.11 U68.20 U68.21 U69.5 U69.11 U69.20 U69.21 U71.3 ,
        U72.3 U73.8 U74.3 U75.2 U76.2 U77.4 U77.6 U79.A3 U79.A10 U79.AB3 ,
        U79.AB5 U79.AB8 U79.AB10 U79.C1 U79.C5 U79.C8 U79.C12 U79.D2 U79.D4 ,
        U79.D9 U79.D11 U79.E1 U79.E5 U79.E8 U79.E12 U79.G1 U79.G3 U79.G5 ,
        U79.G8 U79.G10 U79.G12 U79.J1 U79.J3 U79.J10 U79.J12 U79.K2 U79.K4 ,
        U79.K9 U79.K11 U79.N2 U79.N4 U79.N9 U79.N11 U79.P1 U79.P3 U79.P10 ,
        U79.P12 U79.T1 U79.T3 U79.T5 U79.T8 U79.T10 U79.T12 U79.V1 U79.V5 ,
        U79.V8 U79.V12 U79.W2 U79.W4 U79.W9 U79.W11 U79.Y1 U79.Y5 U79.Y8 ,
        U79.Y12 U80.3 U81.A1 U81.B3 U81.B5 U81.C1 U81.C5 U81.E5 U82.10 ,
        U82.EP U83.8 U84.8 U85.8 U86.8 U87.3 U88.6 U89.A6 U89.C4 U89.E7 ,
        U89.G5 U89.H10 U89.J5 U89.K8 U89.N2 U89.N5 U89.P4 U89.P6 U90.6 ,
        U91.3 U92.6 U92.10 U92.11 U92.12 U93.2 U94.B2 U94.B11 U94.B12 ,
        U94.C2 U94.C3 U94.C11 U94.C12 U94.D3 U94.D12 U94.D13 U94.D14 U94.E2 ,
        U94.E3 U94.E12 U94.F3 U94.F12 U94.F13 U94.F14 U94.G2 U94.G3 U94.G10 ,
        U94.G12 U94.H3 U94.H5 U94.H10 U94.H12 U94.H13 U94.H14 U94.J2 U94.J3 ,
        U94.J5 U94.J12 U94.K3 U94.K5 U94.K12 U94.K13 U94.K14 U94.L2 U94.L3 ,
        U94.L12 U94.M3 U94.M4 U94.M5 U94.M12 U94.M13 U94.M14 U94.N2 U94.N3 ,
        U94.N4 U94.N5 U94.N11 U94.N12 U94.P4 U94.P5 U94.P11 U94.P12 U95.49 ,
        U96.5 U96.11 U96.20 U96.21 U97.2 U98.3 U98.29 U99.3 U100.5 U100.11 ,
        U101.6 U101.7 U101.10 U101.13 U102.3 U103.3 U104.3 U105.2 U106.3 ,
        U107.3 U108.3 U109.3 U110.2 U111.G1 U111.G6 U111.H1 U111.H6 U111.L3 ,
        U111.L4 U112.3 U113.3 U115.3 U116.3 U117.3 U118.2 U119.3 U120.10 ,
        U120.11 U120.12 U120.17 U121.2 U122.3 U123.2 U126.1 U126.2 U126.3 ,
        U126.4 U126.7 U127.1 U127.33 U128.3 U130.29 U131.4 U133.4 U135.4 ,
        U136.4 U146.3 U147.3 U148.4 U149.3 U150.3 U151.3 U152.3 U153.3 ,
        U154.3 U155.3 U156.5 U156.11 U156.20 U156.21 U157.5 U157.11 U157.20 ,
        U157.21 U158.5 U158.11 U158.20 U158.21 U159.3 U160.3 U161.3 U164.3 ,
        U165.3 U167.3 U168.3 U169.8 U170.8 U171.3 U172.8 U173.5 U173.11 ,
        U173.20 U173.21 U174.5 U174.11 U174.20 U174.21 U175.5 U175.11 ,
        U175.20 U175.21 U176.2 U177.2 U178.8 X1.2 X2.2 X3.2 X4.2 X4.4 X5.2 ,
        X6.2 X7.2 X9.2 X9.4 X11.2 X11.4 X13.2 ZR1.1 ZR2.1 ZR3.1 ZR4.1 
MUX_TO_SLT_GPIO_OUT1 ; CN20.22A R1152.2 TR124.1 
MUX_TO_SLT_INT0 ; CN20.20A R1148.2 TR123.1 
MUX_TO_SLT_POWERON ; CN21.24A R162.1 TR9.1 
MUX_TO_SLT_SYSRST ; CN20.21A R1161.2 TR126.1 
N36030538 ; R107.2 U1.J12 
N36032324 ; R111.2 U1.H12 
N36032326 ; R109.2 U1.H10 
N36032332 ; R110.2 U1.H11 
N36033880 ; R105.2 U1.J10 
N36033886 ; R106.2 U1.J11 
N47998264 ; C27.2 C28.2 R82.1 U1.AB11 U1.AC11 U1.AD12 
N48063016 ; R63.1 U1.AD4 
N48113347 ; C741.1 CN12.4 R628.1 
N48114307 ; R604.1 R605.1 U89.H5 
N48114316 ; R606.2 R607.1 R609.2 U89.K5 
N48114330 ; R580.2 R593.2 U89.A3 
N48114332 ; R581.2 R594.2 U89.A4 
N48114334 ; R582.2 R595.2 U89.A5 
N48114335 ; R583.2 R590.2 U89.B2 
N48114339 ; R584.2 R598.2 U89.B3 
N48114341 ; R585.2 R600.2 U89.B4 
N48114343 ; R586.2 R592.2 U89.B5 
N48114345 ; R587.2 R601.2 U89.B6 
N48114356 ; C720.2 U89.C2 
N48114408 ; R588.2 R602.2 U89.M5 
N48114468 ; R589.2 R603.2 U89.M6 
N48114499 ; CP35.1 U89.E8 
N48114500 ; CP36.1 U89.E9 
N48114501 ; CP37.1 U89.E10 
N48114502 ; CP38.1 U89.F10 
N48236737 ; C487.1 U156.3 
N48236746 ; C486.1 U156.4 
N48289815 ; C742.1 R641.2 R642.1 U94.H1 
N48289823 ; C759.2 R660.2 U94.B10 
N48289825 ; C758.2 R660.1 U94.A10 
N48289831 ; R657.2 R658.2 R659.1 R661.2 U94.H2 
N48289839 ; C756.2 C757.2 U94.A8 
N48290029 ; R656.1 U94.A12 
N48290031 ; R656.2 U94.A11 
N48290034 ; C753.2 C754.2 U94.A3 
N48290037 ; C752.2 C755.2 U94.A9 
N48295885 ; R905.1 R908.1 U128.1 
N48295915 ; R909.2 U128.4 
N48347496 ; C983.1 R899.2 U127.10 
N48348045 ; R1276.1 U127.19 
N48448210 ; R36.1 X2.3 
N48449649 ; R30.1 X3.3 
N48512337 ; R29.1 X1.3 
N48626543 ; R644.2 R646.2 R647.1 R648.1 R649.1 R650.1 
N48642060 ; R596.1 U88.1 
N48642073 ; R597.1 U88.4 
N48642095 ; R599.1 U88.8 
N48642117 ; R591.1 U88.11 
N48713786 ; C973.2 R882.1 R883.1 
N48713871 ; C974.2 R884.1 R885.1 
N48737763 ; R90.2 U6.4 
N48800030 ; CP44.1 U94.E6 
N48800032 ; CP45.1 U94.E7 
N48800034 ; CP46.1 U94.E9 
N48800036 ; CP47.1 U94.E10 
N48800038 ; CP48.1 U94.F10 
N48800040 ; CP49.1 U94.G5 
N48800042 ; CP50.1 U94.J10 
N48800044 ; CP51.1 U94.K10 
N48800046 ; CP52.1 U94.P10 
N49016227 ; C799.2 C800.2 R728.1 R729.1 U100.1 U100.2 
N49016239 ; C799.1 R729.2 R732.1 U100.3 
N49016248 ; C801.2 U100.6 
N49016257 ; R732.2 R735.1 TR85.3 
N49016265 ; LED13.1 R733.2 
N49016266 ; LED13.2 TR86.3 
N49016298 ; R740.1 U101.2 
N49016304 ; R748.1 U101.11 
N49016308 ; L42.1 U101.5 
N49016309 ; C804.1 C805.1 C806.2 CP58.1 L42.2 R738.2 R739.2 
N49016322 ; L43.1 U101.8 
N49016323 ; C809.2 C810.2 C811.2 CP60.1 L43.2 R743.2 R744.2 
N49016327 ; C811.1 R744.1 R747.2 U101.12 
N49016358 ; R750.2 R751.1 U101.3 U154.2 
N49016388 ; R745.2 TR87.3 TR88.1 
N49090500 ; R611.2 U92.8 
N49147482 ; C144.2 R105.1 R106.1 R107.1 R108.2 
N49154878 ; C145.2 R109.1 R110.1 R111.1 R112.2 
N49183545 ; D3.2 L21.1 L23.1 L25.1 
N49183553 ; L21.2 L22.1 L23.2 L24.1 L25.2 
N49183581 ; CN6.1 CN7.3 CN7.4 SW43.2 
N49183619 ; D3.1 D3.3 EH17.2 EH18.2 
N49253094 ; LED1.2 TR3.3 
N49253096 ; LED1.1 R139.1 
N49253105 ; LED2.2 TR1.3 
N49253107 ; LED2.1 R140.1 
N49253116 ; LED3.2 TR2.3 
N49253118 ; LED3.1 R141.1 
N49254404 ; R150.2 SW25.1 
N49254406 ; R151.2 SW25.2 
N49254416 ; R148.1 R152.2 SW25.4 
N49254418 ; R149.1 R153.2 SW25.3 
N49292168 ; R705.1 U95.3 
N49292169 ; C785.2 U95.2 X9.1 
N49292170 ; C786.2 R705.2 X9.3 
N49292192 ; R707.1 U95.5 
N49292194 ; C788.2 U95.6 X11.1 
N49292202 ; C777.2 C778.2 R687.2 U95.4 
N49292206 ; C779.2 C780.2 R696.2 U95.7 
N49292210 ; C782.2 C783.2 R700.2 U95.1 
N49292216 ; C776.2 L40.2 R687.1 R696.1 R700.1 
N49292230 ; L39.1 R684.2 R686.2 R695.2 
N49292236 ; R666.2 U95.26 
N49292237 ; R670.2 U95.25 
N49292301 ; R674.2 U95.30 
N49292302 ; R675.2 U95.29 
N49292305 ; R678.2 U95.34 
N49292306 ; R679.2 U95.33 
N49292307 ; R667.2 U95.28 
N49292308 ; R673.2 U95.27 
N49292321 ; R689.2 U95.45 
N49292344 ; R690.2 U95.44 
N49292346 ; R668.2 U95.19 
N49292347 ; R664.2 U95.18 
N49292348 ; R669.2 U95.23 
N49292349 ; R665.2 U95.22 
N49292350 ; C789.2 R707.2 X11.3 
N49680954 ; R898.2 X13.3 
N49701986 ; CN16.11 R886.2 
N49701992 ; CN16.12 R889.2 
N49702013 ; CN16.10 R881.2 
N49702109 ; CN16.8 R880.2 
N49707777 ; R155.2 R1260.1 TR4.1 TR5.3 TR6.3 
N49707801 ; R160.1 R161.2 TR6.1 
N49707834 ; R154.2 R156.2 R1261.1 TR4.3 
N49713026 ; L40.1 R683.2 R685.2 
N50001141 ; R164.2 U17.4 
N50003131 ; R177.2 R178.2 TR14.3 
N50287871 ; R46.1 U4.4 
N50386494 ; R170.2 R1264.1 R1265.2 TR11.3 
N50881863 ; R175.2 U18.4 
N50997083 ; R662.2 R663.2 TR80.3 
N50997099 ; R663.1 TR81.1 
N50997860 ; R659.2 TR81.3 
N51160947 ; R169.1 R171.1 R172.2 TR10.1 
N51321776 ; C769.2 C770.2 R680.1 U95.48 
N51321866 ; C767.2 C768.2 R676.1 U95.43 
N51907280 ; R1262.1 R1263.2 TR10.3 TR11.1 
N51943993 ; R702.1 R703.2 
N51980501 ; R87.2 R89.2 U6.1 
N52018409 ; R37.1 X2.1 
N52018558 ; R43.1 X3.1 
N52588327 ; R730.1 U100.7 
N52670026 ; CP39.1 U89.G10 
N52670041 ; CP40.1 U89.K10 
N52670056 ; CP41.1 U89.P10 
N52915205 ; R271.2 U34.4 U36.1 
N52950154 ; R210.2 U24.4 
N52950201 ; R207.1 R209.1 R211.2 U24.1 U24.2 
N52950400 ; R195.1 R198.2 R201.2 U21.1 U21.2 
N52950411 ; R197.1 U21.4 
N52951320 ; R186.1 U20.1 
N52951324 ; R180.1 U19.4 
N52951365 ; C231.2 R188.1 R192.2 U20.5 
N52951375 ; C232.1 U20.4 
N52954941 ; R1248.2 U26.A6 
N52955850 ; CP18.1 R245.2 
N52955954 ; R1247.2 U26.B6 
N52955996 ; C264.2 R224.2 
N52956232 ; C237.2 C238.2 C239.2 C240.2 C241.2 C242.2 C243.2 CP115.1 L15.2 ,
        R217.2 
N52956238 ; C251.2 D1.C L15.1 R218.1 U26.L2 U26.L5 
N52956268 ; C244.1 R218.2 
N52957546 ; R1293.1 R1294.2 U26.D2 
N52957557 ; R258.2 U26.B5 
N52957559 ; R259.2 U26.A4 
N52957561 ; R260.2 U26.B4 
N52964381 ; R230.1 U28.4 
N52966046 ; R248.2 U30.4 
N52966048 ; R244.1 R247.1 R249.2 U30.1 U30.2 
N52969299 ; R279.1 R282.1 U35.3 
N52969319 ; C301.2 C302.2 C303.2 CP25.1 L20.2 R269.2 
N52969327 ; L20.1 U35.13 U35.14 U35.15 
N52969382 ; R270.1 R276.1 R1342.1 U35.5 
N52969388 ; R275.2 U36.4 
N52969410 ; R275.1 U37.1 
N52969419 ; R276.2 U37.4 
N52969441 ; C307.1 R272.1 U35.2 
N52969479 ; R277.1 U35.4 
N52969489 ; R278.1 U35.6 
N52969495 ; C308.2 R281.1 
N52969497 ; C308.1 U35.8 
N52972702 ; C310.1 R284.1 R286.2 U38.5 
N52972718 ; R285.2 U38.1 
N52972734 ; CP27.1 U38.3 
N52972758 ; C311.2 U38.4 
N52977367 ; R225.2 U27.4 
N52983511 ; R254.2 U31.4 
N52983525 ; R252.1 R253.1 R256.2 U31.2 
N52986164 ; R261.1 R262.1 R265.2 U32.2 
N52986193 ; R264.2 U32.4 
N52989833 ; R280.1 U35.7 
N52991524 ; C258.1 R222.2 
N53020221 ; C251.1 U26.K2 
N53022858 ; C740.2 R628.2 R629.1 U93.6 
N53022978 ; R629.2 U93.5 
N53025473 ; D2.3 R238.1 R239.2 U26.H2 
N53025476 ; R241.1 U26.F2 
N53052932 ; R200.2 U22.4 
N53052944 ; R196.1 R199.1 R202.1 R203.2 U22.2 
N53054077 ; R206.2 U23.4 
N53054088 ; R204.1 R205.1 R208.2 U23.2 
N53057204 ; C275.1 R231.2 
N53057697 ; C267.2 R228.2 
N53325667 ; R1286.2 U165.4 
N53325707 ; R1285.2 U164.4 
N53876950 ; R77.1 R1345.2 
N53895529 ; R704.1 U95.9 
N53895532 ; R703.1 U95.8 
N54016297 ; R185.2 R187.2 R189.2 R190.2 TR16.3 
N54016816 ; R181.2 R184.2 TR15.3 
N54218447 ; R129.1 R131.1 U12.1 
N54218572 ; R130.1 U12.6 
N54218648 ; R1330.1 R1331.1 U12.9 
N54218650 ; R1348.2 R1360.1 U12.13 U12.24 
N54218658 ; R1332.1 R1333.1 U12.10 
N54218686 ; C217.2 U12.2 X4.1 
N54218708 ; R134.1 U12.3 
N54218796 ; C219.2 R134.2 X4.3 
N54218842 ; R1349.2 U14.4 
N54221971 ; C221.2 C222.1 CN3.1 U15.7 U15.8 
N54221975 ; U15.26 U16.1 U16.2 
N54221991 ; U15.23 U15.24 
N54222159 ; R138.2 U15.9 
N54401929 ; R389.1 X5.3 
N54402756 ; R401.1 U71.2 X6.3 
N54402765 ; R406.1 U72.2 X7.3 
N54402900 ; R410.1 U74.4 
N54402930 ; R403.1 X6.1 
N54402933 ; R398.1 X7.1 
N54404820 ; R438.1 R1347.2 
N54425164 ; LED10.2 TR82.3 
N54425165 ; LED10.1 R712.1 
N54425169 ; LED11.2 TR83.3 
N54425170 ; LED11.1 R713.1 
N54425174 ; LED12.2 TR84.3 
N54425175 ; LED12.1 R714.1 
N54425183 ; R723.2 SW4.1 
N54425184 ; R725.2 SW4.2 
N54425188 ; R721.1 R724.2 SW4.4 
N54425189 ; R722.1 R726.2 SW4.3 
N54427126 ; R753.2 R1300.1 TR89.1 TR90.3 TR91.3 
N54427149 ; R757.1 R759.2 TR91.1 
N54427168 ; R752.2 R754.2 R1301.1 TR89.3 
N54427263 ; R762.2 U102.4 
N54427266 ; R768.2 R1304.1 R1305.2 TR95.3 
N54427303 ; R773.2 U103.4 
N54427311 ; R767.1 R769.1 R770.2 TR96.1 
N54427335 ; R1302.1 R1303.2 TR95.1 TR96.3 
N54429263 ; R797.2 U109.4 
N54429268 ; R794.1 R796.1 R798.2 U109.1 U109.2 
N54429284 ; R782.1 R785.2 R788.2 U106.1 U106.2 U159.2 
N54429289 ; R783.1 U106.4 
N54429305 ; R779.1 U105.1 
N54429307 ; R776.1 U104.4 
N54429312 ; SW27.1 SW27.2 U105.3 
N54429317 ; C817.2 R780.1 R781.2 U105.5 
N54429322 ; C816.1 U105.4 
N54429352 ; R787.2 U107.4 
N54429356 ; R784.1 R786.1 R789.1 R790.2 U107.2 U160.2 
N54429367 ; R793.2 U108.4 
N54429371 ; R791.1 R792.1 R795.2 U108.2 U161.2 
N54431589 ; CP71.1 R832.2 
N54431625 ; C848.2 R811.2 
N54431642 ; C822.2 C823.2 C824.2 C825.2 C826.2 C827.2 C840.2 CP126.1 L44.2 ,
        R804.2 
N54431644 ; C834.2 D6.C L44.1 R805.1 U111.L2 U111.L5 
N54431658 ; C841.1 R805.2 
N54431768 ; R845.2 U111.B5 
N54431770 ; R846.2 U111.A4 
N54431772 ; R847.2 U111.B4 
N54431802 ; R817.1 U113.4 
N54431817 ; R834.2 U115.4 
N54431818 ; R831.1 R835.1 R836.2 U115.1 U115.2 
N54431828 ; C834.1 U111.K2 
N54431836 ; D7.3 R824.1 R826.2 U111.H2 
N54431837 ; R828.1 U111.F2 
N54431924 ; TR102.1 TR103.1 U118.4 
N54431953 ; R812.2 U112.4 
N54431985 ; R841.2 U116.4 
N54431990 ; R839.1 R840.1 R843.2 U116.2 
N54432001 ; R848.1 R850.1 R852.2 U117.2 
N54432011 ; R851.2 U117.4 
N54432017 ; C843.1 R809.2 
N54432086 ; C860.1 R818.2 
N54432103 ; C850.2 R815.2 
N54435913 ; R858.2 U119.4 U121.1 
N54435933 ; R866.1 R869.1 U120.3 U155.2 
N54435943 ; C886.2 C887.2 C890.2 CP78.1 L49.2 R856.2 
N54435947 ; L49.1 U120.13 U120.14 U120.15 
N54435974 ; R857.1 R863.1 R1343.1 U120.5 
N54435977 ; R862.2 U121.4 
N54435988 ; R862.1 U122.1 
N54435991 ; R863.2 U122.4 
N54436002 ; C892.1 R859.1 U120.2 
N54436021 ; R864.1 U120.4 
N54436024 ; R865.1 U120.6 
N54436027 ; C893.2 R868.1 
N54436028 ; C893.1 U120.8 
N54436038 ; C895.1 R871.1 R873.2 U123.5 
N54436042 ; R872.2 U123.1 
N54436045 ; CP80.1 U123.3 
N54436052 ; C896.2 U123.4 
N54436078 ; R867.1 U120.7 
N54613869 ; NR9.8 SW35.1 
N54613879 ; NR9.7 SW35.2 
N54613906 ; NR9.5 SW35.4 
N54614078 ; NR12.8 SW6.1 
N54614093 ; NR12.7 SW6.3 
N54614103 ; NR12.6 SW6.4 
N54614426 ; R124.2 R1232.1 U10.15 
N54616102 ; R323.2 SW33.3 U44.1 U44.2 
N54616227 ; SW33.6 U46.4 
N54620081 ; R344.2 R345.1 U58.11 
N54620398 ; C476.2 U59.3 
N54621074 ; R347.1 R348.1 TR29.3 
N54621209 ; R357.1 R358.1 TR34.3 
N54621213 ; R359.1 R360.1 TR35.3 
N54621217 ; R361.1 R362.1 TR36.3 
N54621434 ; R367.1 R368.1 TR39.3 
N54621438 ; R369.1 R370.1 TR40.3 
N54621442 ; R371.1 R372.1 TR41.3 
N54623183 ; R514.1 TR44.3 
N54623281 ; R516.1 TR46.3 
N54623379 ; R518.1 TR48.3 
N54623477 ; R520.1 TR50.3 
N54623570 ; R522.1 TR52.3 
N54623664 ; R524.1 TR54.3 
N54627734 ; R1145.1 R1146.1 R1147.2 TR123.3 
N54627838 ; R1149.1 R1150.1 R1151.2 TR124.3 
N54627939 ; R1153.1 R1154.1 R1155.2 TR125.3 
N54628057 ; R1157.1 TR126.3 
N54628063 ; R1158.1 R1159.1 R1160.2 TR127.3 
N54716534 ; R489.1 U80.2 U81.C2 
N54716818 ; R495.1 U81.A2 
N54716845 ; R496.1 U81.A5 
N54716856 ; R497.1 R498.2 U81.A3 
N54718396 ; CN10.4 R499.1 R1389.1 
N54718496 ; CN11.4 R500.1 R1390.1 
N54719260 ; NR1.8 SW44.1 
N54719271 ; NR1.7 SW44.2 
N54719282 ; NR1.6 SW44.3 
N54719308 ; NR1.5 SW44.4 
N54719319 ; NR2.8 SW44.5 
N54719330 ; NR2.7 SW44.6 
N54719341 ; NR2.6 SW44.7 
N54719352 ; NR2.5 SW44.8 
N54721617 ; NR3.8 SW24.1 
N54721628 ; NR3.7 SW24.2 
N54721639 ; NR3.6 SW24.3 
N54721665 ; NR3.5 SW24.4 
N54721676 ; NR4.8 SW24.5 
N54721687 ; NR4.7 SW24.6 
N54721698 ; NR4.6 SW24.7 
N54721709 ; NR4.5 SW24.8 
N54785347 ; NR5.8 SW12.1 
N54785358 ; NR5.7 SW12.2 
N54785369 ; NR5.6 SW12.3 
N54785395 ; NR5.5 SW12.4 
N54785406 ; NR6.8 SW12.5 
N54785417 ; NR6.7 SW12.6 
N54785428 ; NR6.6 SW12.7 
N54785439 ; NR6.5 SW12.8 
N54889006 ; R68.2 U1.AD6 
N54918948 ; R18.1 U1.V28 
N54920044 ; CN8.2 R294.1 R297.1 
N54950562 ; R349.1 R350.1 TR30.3 
N54950855 ; R351.1 R352.1 TR31.3 
N54951244 ; R353.1 R354.1 TR32.3 
N54951307 ; R363.1 R364.1 TR37.3 
N54951370 ; R373.1 R374.1 TR42.3 
N54952374 ; R355.1 R356.1 TR33.3 
N54952437 ; R365.1 R366.1 TR38.3 
N55045776 ; C794.2 C795.1 CN13.1 U98.7 U98.8 
N55045780 ; U98.26 U99.1 U99.2 
N55045796 ; U98.23 U98.24 
N55045924 ; R711.2 U98.9 
N55198825 ; R115.2 R116.1 U8.15 
N55200917 ; R119.2 R1231.1 U9.15 
N55319371 ; LED15.1 R931.2 
N55319379 ; LED20.1 R936.2 
N55319446 ; LED15.2 TR108.3 
N55319454 ; LED20.2 TR113.3 
N55319567 ; R943.1 TR113.1 
N55320288 ; C1048.1 R963.2 U130.10 
N55320469 ; R965.2 U130.28 
N55320471 ; R965.1 U132.4 
N55320529 ; R966.1 U130.5 
N55320531 ; R967.2 U130.27 
N55320533 ; C1054.1 D8.C R967.1 
N55320589 ; C1054.2 D9.C L51.1 R972.2 U130.1 U132.1 U132.2 U132.3 U134.5 ,
        U134.6 U134.7 U134.8 
N55320744 ; R971.1 U130.4 
N55320757 ; R974.1 U130.26 
N55320800 ; R976.1 U130.6 
N55320804 ; R973.2 U130.2 
N55320806 ; R973.1 U134.4 
N55320808 ; C1057.1 R972.1 
N55320960 ; C1058.1 R977.1 U130.7 
N55320966 ; C1059.1 R977.2 
N55321067 ; R984.2 U130.14 
N55321071 ; R985.2 U130.15 
N55384301 ; R125.2 R1233.1 U11.15 
N55753970 ; R538.1 TR56.3 
N55754018 ; R540.1 TR58.3 
N55754066 ; R542.1 TR60.3 
N55754114 ; R544.1 TR62.3 
N55754162 ; R546.1 TR64.3 
N55754210 ; R548.1 TR66.3 
N55755211 ; R515.1 TR45.3 
N55755259 ; R517.1 TR47.3 
N55755307 ; R519.1 TR49.3 
N55755355 ; R521.1 TR51.3 
N55755403 ; R523.1 TR53.3 
N55755451 ; R525.1 TR55.3 
N55760497 ; R539.1 TR57.3 
N55760545 ; R541.1 TR59.3 
N55760593 ; R543.1 TR61.3 
N55760641 ; R545.1 TR63.3 
N55760689 ; R547.1 TR65.3 
N55760737 ; R549.1 TR67.3 
N55824964 ; R562.1 TR68.3 
N55824972 ; R564.1 TR70.3 
N55824980 ; R566.1 TR72.3 
N55824988 ; R568.1 TR74.3 
N55824996 ; R570.1 TR76.3 
N55825004 ; R572.1 TR78.3 
N55825092 ; R563.1 TR69.3 
N55825100 ; R565.1 TR71.3 
N55825108 ; R567.1 TR73.3 
N55825116 ; R569.1 TR75.3 
N55825124 ; R571.1 TR77.3 
N55825132 ; R573.1 TR79.3 
N55857548 ; R575.2 R578.1 U84.15 
N55888268 ; R576.2 R1237.1 U85.15 
N55888835 ; R577.2 R1238.1 U86.15 
N55969804 ; R50.2 R1234.1 U3.15 
N55972126 ; U1.H23 U3.12 
N55972135 ; U1.H24 U3.9 
N55972171 ; U1.H25 U3.7 
N55972201 ; U1.H26 U3.4 
N55972469 ; R1224.2 U3.13 
N55972524 ; R1225.2 U3.10 
N55972548 ; R1226.2 U3.6 
N55972568 ; R1227.2 U3.3 
N55977294 ; R425.1 SW14.1 U75.8 
N55977296 ; R423.1 SW14.4 U75.1 
N55977974 ; R1239.2 U73.3 
N55977996 ; R1240.2 U73.6 
N55978000 ; R1241.2 U73.10 
N55978004 ; R395.1 R1241.1 R1243.1 R1414.2 SW14.3 
N55978042 ; R1242.2 U73.13 
N55978046 ; R394.1 R1242.1 R1244.1 R1415.2 SW14.6 
N55978099 ; U2.H24 U73.4 
N55978122 ; U2.G24 U73.7 
N55978149 ; U2.G28 U73.9 
N55978179 ; U2.G27 U73.12 
N55978236 ; R411.2 R1236.1 U73.15 
N56168829 ; R429.2 U2.Y5 
N56234869 ; R346.2 R1235.1 U60.15 
N56423761 ; R574.1 U86.6 U87.1 U87.2 
N56558997 ; R1322.1 U68.2 
N56569334 ; U68.17 U69.17 
N56569350 ; U68.16 U69.16 
N56572204 ; U68.15 U175.19 
N56573369 ; U68.14 U175.18 
N56573390 ; U68.13 U175.17 
N56573396 ; U68.12 U175.16 
N56577058 ; R1323.2 U69.2 
N56636852 ; R1416.1 U68.9 U167.4 
N56785058 ; R304.1 R306.2 U40.2 
N56785134 ; R305.1 U40.6 
N56785171 ; LED9.1 R305.2 
N56785559 ; C447.1 R310.2 U41.10 
N56785740 ; R311.2 U41.28 
N56785742 ; R311.1 U42.4 
N56785800 ; R312.1 U41.5 
N56785802 ; R313.2 U41.27 
N56785804 ; C451.1 D4.C R313.1 
N56785860 ; C451.2 D5.C L26.1 R317.2 U41.1 U42.1 U42.2 U42.3 U43.5 U43.6 ,
        U43.7 U43.8 
N56786015 ; R315.1 U41.4 
N56786028 ; R318.1 U41.26 
N56786071 ; R319.1 U41.6 
N56786075 ; R316.2 U41.2 
N56786077 ; R316.1 U43.4 
N56786079 ; C454.1 R317.1 
N56786230 ; C455.1 R320.1 U41.7 
N56786236 ; C456.1 R320.2 
N56786335 ; R321.2 U41.14 
N56786339 ; R322.2 U41.15 
N56894795 ; R501.2 R1245.1 U83.15 
N56960441 ; SW42.1 TR7.3 
N56960465 ; R158.2 R1258.1 TR7.1 TR9.3 
N56960504 ; SW41.4 SW42.3 
N57076520 ; R1256.2 U95.47 U97.1 U97.3 
N57076523 ; R698.2 R1256.1 U97.6 
N57172470 ; NR10.8 SW35.5 
N57172479 ; NR10.7 SW35.6 
N57172488 ; NR10.6 SW35.7 
N57172500 ; NR10.5 SW35.8 
N57172653 ; R120.2 SW6.6 
N57172659 ; R121.2 SW6.8 
N57172751 ; NR12.5 SW6.5 
N57176045 ; NR21.8 SW61.1 
N57176051 ; NR21.7 SW61.2 
N57176057 ; NR21.6 SW61.3 
N57176063 ; NR21.5 SW61.4 
N57176067 ; NR22.8 SW61.5 
N57176071 ; NR22.7 SW61.6 
N57176075 ; NR22.6 SW61.7 
N57176079 ; NR22.5 SW61.8 
N57184399 ; NR14.8 SW5.3 
N57184402 ; NR14.7 SW5.4 
N57184405 ; NR14.6 SW5.5 
N57184408 ; NR14.5 SW5.6 
N57184442 ; R123.2 SW5.8 
N57188470 ; NR17.8 SW60.1 
N57188476 ; NR17.7 SW60.2 
N57188482 ; NR17.5 SW60.4 
N57188486 ; NR18.8 SW60.5 
N57188490 ; NR18.7 SW60.6 
N57188494 ; NR18.6 SW60.7 
N57188498 ; NR18.5 SW60.8 
N57197285 ; CN1.2 R55.1 
N57197287 ; CN1.1 R56.2 
N57197304 ; CN1.3 R57.2 
N57197323 ; CN1.5 R60.2 
N57197342 ; CN1.7 R61.2 
N57197361 ; CN1.9 R62.2 
N57197403 ; C6.1 CN1.19 R67.1 
N57199300 ; CN1.11 R64.2 
N57213734 ; LED5.1 R300.2 
N57215120 ; LED6.1 R301.2 
N57215122 ; LED7.1 R302.2 
N57215140 ; LED6.2 TR25.3 
N57215142 ; LED7.2 TR26.3 
N57215178 ; R308.1 TR26.1 
N57215698 ; LED8.1 R303.2 
N57215708 ; LED8.2 TR27.3 
N57215725 ; R309.1 TR27.1 
N57320336 ; R390.2 U71.4 
N57320754 ; R402.2 U72.4 
N57321599 ; CN9.2 R418.1 
N57321601 ; CN9.1 R419.2 
N57321618 ; CN9.3 R420.2 
N57321639 ; CN9.5 R421.2 
N57321660 ; CN9.7 R422.2 
N57321680 ; CN9.9 R424.2 
N57321700 ; CN9.11 R427.2 
N57321708 ; R426.1 U2.AE2 
N57321748 ; C514.1 CN9.19 R428.1 
N57378727 ; LED14.2 TR97.3 
N57378731 ; LED14.1 R771.2 
N57378753 ; R772.1 TR97.1 TR98.3 
N57378932 ; LED4.2 TR12.3 
N57378936 ; LED4.1 R173.2 
N57378958 ; R174.1 TR12.1 TR13.3 
N57391217 ; R961.1 R964.2 U131.2 
N57391261 ; R962.1 U131.6 
N57391290 ; LED30.1 R962.2 
N57391623 ; LED26.1 R949.2 
N57391625 ; LED27.1 R950.2 
N57391643 ; LED26.2 TR119.3 
N57391645 ; LED27.2 TR120.3 
N57391675 ; R957.1 TR119.1 
N57391681 ; R958.1 TR120.1 
N57392093 ; LED28.1 R951.2 
N57392103 ; LED28.2 TR121.3 
N57392120 ; R959.1 TR121.1 
N57392787 ; LED29.1 R952.2 
N57392797 ; LED29.2 TR122.3 
N57392814 ; R960.1 TR122.1 
N57393013 ; LED16.1 R932.2 
N57393023 ; LED16.2 TR109.3 
N57393040 ; R939.1 TR109.1 
N57393251 ; LED17.1 R933.2 
N57393261 ; LED17.2 TR110.3 
N57393278 ; R940.1 TR110.1 
N57393480 ; LED18.1 R934.2 
N57393490 ; LED18.2 TR111.3 
N57393507 ; R941.1 TR111.1 
N57396346 ; R968.1 R975.2 U133.2 
N57396400 ; R970.1 U133.6 
N57396402 ; LED31.1 R970.2 
N57396720 ; R978.1 R980.2 U135.2 
N57396774 ; R979.1 U135.6 
N57396776 ; LED32.1 R979.2 
N57397106 ; R981.1 R983.2 U136.2 
N57397160 ; R982.1 U136.6 
N57397162 ; LED33.1 R982.2 
N57402694 ; R383.1 U66.4 
N58316461 ; R1309.1 U146.1 U146.2 
N58316484 ; R1222.2 U146.4 
N58318717 ; R1228.2 U1.L6 
N58318760 ; R1229.2 U1.M6 
N58330015 ; R1243.2 U2.K4 
N58330028 ; R1244.2 U2.K5 
N58457993 ; R1290.1 U147.1 U147.2 
N58458010 ; R1246.2 U147.4 
N58634641 ; EH17.1 EH18.1 SW43.3 
N58635467 ; LED34.1 R1253.2 
N58635479 ; LED34.2 TR128.3 
N58635498 ; R1254.1 TR128.1 
N58636954 ; R1276.2 U148.1 
N58638027 ; R1277.1 U148.8 
N58710339 ; J1.2 R615.1 
N58710540 ; J1.6 R616.1 
N58710554 ; J1.10 R618.1 
N58710568 ; J1.14 R619.1 
N58710582 ; J1.18 R620.1 
N58710596 ; J1.22 R621.1 
N58710610 ; J1.26 R622.1 
N58710624 ; J1.30 R623.1 
N58710638 ; J1.34 R617.1 
N58710652 ; J1.38 R624.1 
N58710657 ; J1.42 R625.1 
N58711135 ; J1.46 R626.1 
N58996036 ; R1283.1 U95.13 
N58996039 ; R1284.1 U95.14 
N58996045 ; R1285.1 R1361.1 U95.15 
N58996071 ; R1286.1 R1361.2 U95.16 
N58996074 ; R1287.2 U168.4 
N58996077 ; R1287.1 U95.17 
N59101061 ; U156.12 U156.14 
N59101075 ; U156.13 U156.15 
N59101206 ; R1289.1 R1311.1 U156.2 
N59101210 ; R1288.1 R1310.1 U156.9 
N59101953 ; U157.13 U157.15 
N59101967 ; U157.12 U157.14 
N59102458 ; C488.2 U157.16 
N59102461 ; C489.2 U157.17 
N59102496 ; C490.1 U157.4 
N59102511 ; C491.1 U157.3 
N59103355 ; U158.13 U158.15 
N59103369 ; U158.12 U158.14 
N59104161 ; C493.2 U158.17 
N59104199 ; C494.1 U158.4 
N59104211 ; C495.1 U158.3 
N59171529 ; R1291.1 R1292.2 U111.D2 
N59264876 ; R1298.1 U159.4 
N59265213 ; R1296.2 U160.4 
N59265725 ; R1297.2 U161.4 
N59329598 ; R1306.2 U96.2 
N59427497 ; R1313.1 R1317.1 U157.2 
N59427507 ; R1312.1 R1316.1 U157.9 
N59427517 ; R1315.1 R1319.1 U158.2 
N59427527 ; R1314.1 R1318.1 U158.9 
N59991840 ; R1344.1 U1.W26 
N59991864 ; R1345.1 U1.W25 
N59991902 ; R1346.1 U2.Y26 
N59991928 ; R1347.1 U2.Y24 
N59992561 ; R1280.1 U151.4 
N60111113 ; R1348.1 U13.4 
N60198180 ; R1350.1 R1352.1 R1356.2 U169.1 U170.1 U171.2 
N60198209 ; R1350.2 R1351.1 U169.15 
N60198902 ; R1352.2 R1353.1 U170.15 
N60200750 ; R1355.2 U170.13 
N60311042 ; NR17.6 SW60.3 
N60337217 ; C484.2 U156.16 
N60337220 ; C485.2 U156.17 
N60337807 ; C492.2 U158.16 
N60364591 ; R1358.1 U172.15 
N60519213 ; R1349.1 R1360.2 U12.21 U12.30 
N60519840 ; U173.19 U174.19 
N60519844 ; U173.18 U174.18 
N60519948 ; R1364.2 U173.9 
N60519965 ; R1362.2 U173.2 
N60520859 ; R1365.1 U174.9 
N60520880 ; R1363.1 U174.2 
N60522021 ; R1366.1 R1370.1 U68.3 
N60522026 ; R1366.2 U173.3 
N60522040 ; R1367.1 R1371.1 U68.4 
N60522049 ; R1367.2 U173.4 
N60522129 ; R1374.1 R1378.1 U68.7 
N60522138 ; R1374.2 U173.7 
N60522164 ; R1375.1 R1379.1 U68.8 
N60522169 ; R1375.2 U173.8 
N60523063 ; R1368.2 U174.3 
N60523066 ; R1369.2 U174.4 
N60523224 ; R1370.2 R1372.2 
N60523233 ; R1371.2 R1373.2 
N60523292 ; R1376.2 U174.7 
N60523295 ; R1377.2 U174.8 
N60523386 ; R1378.2 R1380.2 
N60523395 ; R1379.2 R1381.2 
N60523824 ; U173.17 U174.17 
N60523827 ; U173.16 U174.16 
N60523830 ; U173.15 U174.13 
N60523839 ; U173.14 U174.12 
N60523848 ; U173.13 U174.15 
N60523868 ; U173.12 U174.14 
N60639076 ; CN10.7 R1383.2 
N60639089 ; CN11.7 R1384.2 
N60639118 ; CN10.3 CN11.3 R1386.1 
N60639120 ; CN10.2 CN11.2 R1385.1 
N60639158 ; CN10.5 CN11.5 R1387.1 
N60639189 ; CN10.6 CN11.6 R1388.1 
N60666249 ; R1391.2 U82.7 
N60692143 ; R1392.2 U83.4 
N60754451 ; C534.2 C535.2 R445.1 U2.AC12 U2.AD12 U2.AD14 
N60784063 ; R1271.1 TR129.3 TR130.1 
N60784065 ; R1272.1 R1273.2 TR130.3 
N60784136 ; R1274.1 R1275.2 TR129.1 
N60801799 ; R451.2 R453.2 U76.1 
N60801946 ; R454.2 U76.4 
N60842371 ; R469.2 U2.F9 
N60842382 ; C651.2 JP1.2 R469.1 R470.1 R471.1 R472.2 
N60842410 ; R470.2 U2.F10 
N60842437 ; R471.2 U2.F11 
N60842591 ; R473.2 U2.G9 
N60842602 ; C652.2 JP2.2 R473.1 R474.1 R475.1 R476.2 
N60842630 ; R474.2 U2.G10 
N60842657 ; R475.2 U2.G11 
N60842840 ; R477.1 R482.2 U77.3 
N60842846 ; R479.2 R481.2 U77.5 
N61732005 ; U68.19 U69.19 
N61732008 ; U68.18 U69.18 
N61732427 ; R1418.2 U175.2 
N61734287 ; R1420.1 U175.15 U176.3 
N61734296 ; R1422.1 U175.14 U176.4 
N61734305 ; R1421.1 U175.13 U177.3 
N61734314 ; R1423.1 U175.12 U177.4 
N61818207 ; R1424.2 R1425.1 U178.15 
N61819243 ; R787.1 U178.2 
N61819246 ; R793.1 U178.5 
SLT_TO_MUX_GPIO_IN1 ; CN21.22A R1154.2 
$PACKAGES
$A_PROPERTIES
REUSE_ID '132'; 'C836'
REUSE_ID '58'; 'C847'
REUSE_ID '127'; 'C855'
REUSE_ID '128'; 'C869'
REUSE_ID '129'; 'C878'
ROOM 'P52'; 'C999' 'C998' 'C997' 'C996' 'C995' 'C994',
           'C993' 'C992' 'C991' 'C990' 'C989' 'C988',
           'C987' 'C986' 'C985' 'C966' 'C965' 'C964',
           'C963' 'C962' 'C961' 'C960' 'C959' 'C958',
           'C957' 'C956' 'C955' 'C954' 'C953' 'C952',
           'C951' 'C950' 'C949' 'C948' 'C947' 'C946',
           'C945' 'C944' 'C943' 'C942' 'C941' 'C940',
           'C939' 'C938' 'C937' 'C936' 'C935' 'C934',
           'C933' 'C932' 'C931' 'C930' 'C929' 'C928',
           'C927' 'C926' 'C925' 'C924' 'C923' 'C922',
           'C921' 'C920' 'C919' 'C918' 'C917' 'C916',
           'C915' 'C914' 'C909' 'C908' 'C907' 'C906',
           'C905' 'C904' 'C903' 'C902' 'C901' 'C900',
           'C899' 'C898' 'C897' 'C1044' 'C1043' 'C1042',
           'C1041' 'C1040' 'C1039' 'C1038' 'C1037' 'C1036',
           'C1035' 'C1034' 'C1033' 'C1032' 'C1031' 'C1030',
           'C1029' 'C1028' 'C1027' 'C1026' 'C1025' 'C1024',
           'C1023' 'C1022' 'C1021' 'C1020' 'C1019' 'C1018',
           'C1015' 'C1014' 'C1013' 'C1012' 'C1011' 'C1010',
           'C1009' 'C1008' 'C1007' 'C1006' 'C1005' 'C1004',
           'C1003' 'C1002' 'C1001' 'C1000'
REUSE_ID '80'; 'C862'
REUSE_ID '79'; 'C864'
REUSE_ID '69'; 'C871'
REUSE_ID '154'; 'C876'
SIGNAL_MODEL 'C_CHIP1005_0.22UF_0.22uF'; 'C9' 'C8' 'C524' 'C523' 'C522' 'C521',
           'C520' 'C519' 'C517' 'C516' 'C17' 'C16',
           'C15' 'C14' 'C13' 'C12'
REUSE_ID '55'; 'C838'
REUSE_ID '76'; 'C851'
REUSE_ID '72'; 'C858'
REUSE_ID '41'; 'C842' 'C444' 'C885'
REUSE_ID '67'; 'C856'
REUSE_ID '94'; 'C854'
COMMENT 'Page07'; 'C34' 'C28' 'C18' 'C27' 'C33' 'C17',
           'C14' 'C13' 'C691' 'C689' 'C687' 'C21',
           'C693' 'C692' 'C690' 'C688' 'C35' 'C25',
           'C23'
REUSE_ID '49'; 'C868'
REUSE_ID '82'; 'C875'
REUSE_ID '38'; 'C887' 'C835' 'C446'
COMMENT 'For EMI'; 'C807' 'C803' 'C797' 'C796' 'C799' 'C789',
           'C788' 'C780' 'C757' 'C850' 'C848' 'C843',
           'C844' 'C842' 'C809' 'C795' 'C811' 'C792',
           'C851' 'C808' 'C802' 'C801' 'C800' 'C776',
           'C758' 'C755' 'C837' 'C821' 'C818' 'C793',
           'C779' 'C756'
REUSE_ID '152'; 'CP31'
REUSE_ID '104'; 'CP65'
REUSE_ID '39'; 'CP70' 'C890' 'C447'
REUSE_ID '99'; 'CP74'
REUSE_ID '111'; 'CP76'
REUSE_ID '64'; 'CP67'
REUSE_ID '77'; 'CP71'
REUSE_ID '44'; 'CP78' 'C832'
REUSE_ID '46'; 'D6'
ROOM 'V_TEST1'; 'JP2' 'JP1'
REUSE_ID '50'; 'L45'
ROOM 'P10'; 'R111' 'R110' 'R109' 'R107' 'R106' 'R105',
           'R112' 'R108' 'C145' 'C144'
REUSE_ID '29'; 'R1228' 'C828' 'C456' 'C894'
REUSE_ID '87'; 'R1251'
REUSE_ID '157'; 'R463'
ROOM 'P07'; 'R82' 'C34' 'C28' 'C19' 'C18' 'C31',
           'C29' 'C27' 'C33' 'C32' 'C24' 'C22',
           'C21' 'C20' 'C36' 'C35' 'C30' 'C26',
           'C25' 'C23'
REUSE_ID '90'; 'R823'
REUSE_ID '135'; 'R834'
REUSE_ID '113'; 'R840'
REUSE_ID '142'; 'R845'
REUSE_ID '140'; 'R847'
REUSE_ID '136'; 'R851'
ROOM 'P06'; 'R81' 'R80' 'R79' 'CP4' 'CP3' 'CP2',
           'CP1' 'SKT1'
ROOM 'P56'; 'R1162' 'R1161' 'R1156' 'R1152' 'R1148' 'R1160',
           'R1155' 'R1151' 'R1147' 'R1159' 'R1157' 'R1154',
           'R1150' 'R1146' 'R1158' 'R1153' 'R1149' 'R1145',
           'CN23' 'CN22' 'CN21' 'CN20'
ROOM 'MODE_SW'; 'R127' 'R123' 'R121' 'R120' 'R126' 'R1230',
           'R122' 'R118' 'R117' 'R573' 'R572' 'R571',
           'R570' 'R569' 'R568' 'R567' 'R566' 'R565',
           'R564' 'R563' 'R562' 'R549' 'R548' 'R547',
           'R546' 'R545' 'R544' 'R543' 'R542' 'R541',
           'R540' 'R539' 'R538' 'R525' 'R524' 'R523',
           'R522' 'R521' 'R520' 'R519' 'R518' 'R517',
           'R516' 'R515' 'R514' 'NR8' 'NR7' 'NR20',
           'NR19' 'NR16' 'NR15' 'NR13' 'NR11' 'NR9',
           'NR22' 'NR21' 'NR18' 'NR17' 'NR14' 'NR12',
           'NR10'
REUSE_ID '21'; 'R52' 'C893' 'C451' 'C849'
REUSE_ID '101'; 'R833'
REUSE_ID '148'; 'R854'
REUSE_ID '18'; 'R873' 'R63' 'D4' 'C827'
REUSE_ID '149'; 'R1291'
REUSE_ID '112'; 'R843'
COMMENT 'Page10'; 'R790' 'R788' 'R791' 'R524' 'R523' 'R792',
           'R789' 'R787' 'C441' 'C440'
REUSE_ID '120'; 'R836'
REUSE_ID '122'; 'R848'
ROOM 'P35'; 'R466' 'R464' 'R468' 'R467' 'R465' 'R463',
           'C649' 'C648' 'C643' 'C640' 'C627' 'C602',
           'C621' 'C647' 'C644' 'C639' 'C636' 'C634',
           'C633' 'C630' 'C646' 'C632' 'C631' 'C629',
           'C628' 'C625' 'C624' 'C650' 'C642' 'C638',
           'C637' 'C623' 'C635' 'C605' 'C626' 'C619',
           'C618' 'C617' 'C616' 'C610' 'C607' 'C641',
           'C622' 'C614' 'C612' 'C613' 'C609' 'C603',
           'C620' 'C608' 'C611' 'C604' 'C615' 'C606',
           'C645'
REUSE_ID '6'; 'R39' 'R1289' 'R862' 'L26' 'L46'
REUSE_ID '126'; 'R807'
COMMENT 'Page17'; 'R188' 'R182' 'R190' 'R189' 'R187' 'R185',
           'R184' 'R181' 'R179' 'R178' 'R177' 'R176',
           'R172' 'R173' 'R183' 'R171' 'R166' 'R186',
           'R180' 'R175' 'R170' 'R169' 'R191' 'R174',
           'LED9' 'LED8' 'LED7' 'LED6' 'LED5' 'LED4',
           'LED14' 'LED13' 'LED3' 'LED2' 'LED12' 'LED11',
           'LED10' 'LED1'
REUSE_ID '92'; 'R813'
REUSE_ID '37'; 'R856' 'R806' 'E3'
REUSE_ID '43'; 'R809' 'R321' 'C883'
REUSE_ID '75'; 'R815'
REUSE_ID '102'; 'R849'
REUSE_ID '81'; 'R820'
ROOM 'PMIC'; 'R824' 'R238' 'R828' 'R241'
REUSE_ID '93'; 'R838'
REUSE_ID '88'; 'R844'
REUSE_ID '40'; 'R310' 'R822' 'C886'
REUSE_ID '32'; 'R312' 'R68' 'C888' 'C831'
REUSE_ID '27'; 'R315' 'R869' 'R828' 'R1229'
REUSE_ID '13'; 'R318' 'R199' 'R1343' 'CN1' 'C822'
REUSE_ID '15'; 'R317' 'R208' 'R814' 'C7' 'C1242'
ROOM 'RESET18'; 'R561' 'R560' 'R559' 'R558' 'R557' 'R556',
           'R555' 'R554' 'R553' 'R552' 'R551' 'R550',
           'R537' 'R536' 'R535' 'R534' 'R533' 'R532',
           'R531' 'R530' 'R529' 'R528' 'R527' 'R526',
           'R513' 'R512' 'R511' 'R510' 'R509' 'R508',
           'R507' 'R506' 'R505' 'R504' 'R503' 'R502',
           'C1235'
REUSE_ID '26'; 'R60' 'R826' 'R866' 'C454'
COMMENT 'Page05'; 'R45' 'R44' 'R43' 'C5' 'C9' 'C8',
           'C12' 'C4' 'C3' 'C2' 'C11' 'C10'
COMMENT 'Page08'; 'R49' 'R48' 'R151' 'R149' 'R148' 'R52',
           'R51' 'R50' 'R153' 'R147' 'R146' 'R158',
           'R157' 'L8' 'L5' 'L3' 'L10' 'L9',
           'L7' 'L6' 'L4' 'L2' 'L12' 'L11',
           'L1' 'C77' 'C48' 'C89' 'C84' 'C258',
           'C62' 'C93' 'C86' 'C72' 'C61' 'C49',
           'C44' 'C75' 'C69' 'C65' 'C59' 'C52',
           'C46' 'C43' 'C37' 'C91' 'C81' 'C85',
           'C76' 'C66' 'C53' 'C82' 'C71' 'C55',
           'C39' 'C68' 'C73' 'C699' 'C63' 'C57',
           'C56' 'C50' 'C41' 'C88' 'C80' 'C79',
           'C74' 'C70' 'C698' 'C697' 'C696' 'C695',
           'C694' 'C64' 'C60' 'C58' 'C54' 'C51',
           'C45' 'C42' 'C38' 'C257'
ROOM 'DBG'; 'R55' 'R418' 'R54' 'R417' 'R62' 'R61',
           'R60' 'R57' 'R56' 'R424' 'R422' 'R421',
           'R420' 'R419' 'R67' 'R428' 'R1359' 'R53',
           'R52' 'R51' 'R416' 'R415' 'R414' 'R343',
           'R342' 'R340' 'R339' 'R337' 'R335' 'R334',
           'R332' 'R331' 'R329' 'R327' 'R325' 'R324',
           'R323' 'CN9' 'CN1' 'C6' 'C514'
REUSE_ID '30'; 'R55' 'R860' 'C843' 'C455'
COMMENT 'Page09'; 'R456' 'R455' 'C141' 'C137' 'C134' 'C140',
           'C138' 'C136' 'C135' 'C133' 'C130' 'C129',
           'C128' 'C123' 'C139' 'C125' 'C124' 'C122',
           'C121' 'C97' 'C96' 'C118' 'C117' 'C132',
           'C131' 'C116' 'C114' 'C113' 'C108' 'C126',
           'C110' 'C109' 'C105' 'C106' 'C104' 'C103',
           'C99' 'C98' 'C120' 'C115' 'C112' 'C111',
           'C102' 'C101' 'C100' 'C701' 'C700' 'C686',
           'C685' 'C127'
COMMENT 'Page02'; 'R885' 'R883' 'R890' 'R888' 'R889' 'R887',
           'R886' 'R14' 'R13' 'R12' 'R1'
COMMENT 'Page15'; 'SW6' 'R266' 'R245' 'R269' 'R284' 'R283',
           'R271' 'R244' 'R273' 'R270' 'R285' 'R280',
           'R278' 'R277' 'R276' 'R272' 'R259' 'R258',
           'R248' 'R247' 'R242'
ROOM 'P12'; 'SW61' 'SW60' 'SW6' 'SW5' 'SW35'
ROOM 'P05'; 'TH2' 'TH1' 'R78' 'R75' 'R76' 'R74',
           'R1345' 'R1344' 'R1335' 'R77' 'C9' 'C8',
           'C17' 'C16' 'C15' 'C14' 'C13' 'C12',
           'C11' 'C10'
REUSE_ID '33'; 'TP1' 'R805' 'U120' 'GND3'
ROOM 'CSI_POC'; 'TR9' 'TR7'
REUSE_ID '139'; 'TR103'
ROOM 'P39'; 'TR67' 'TR66' 'TR65' 'TR64' 'TR63' 'TR62',
           'TR61' 'TR60' 'TR59' 'TR58' 'TR57' 'TR56',
           'TR55' 'TR54' 'TR53' 'TR52' 'TR51' 'TR50',
           'TR49' 'TR48' 'TR47' 'TR46' 'TR45' 'TR44'
ROOM 'SW_ACC'; 'TR94' 'TR28' 'TR127' 'TR126' 'TR125' 'TR124',
           'TR123' 'TR96' 'TR95' 'TR92' 'TR91' 'TR90',
           'TR89' 'TR6' 'TR5' 'TR4' 'TR130' 'TR129',
           'TR11' 'TR10'
COMMENT 'UFS  Page16'; 'TR37' 'TR36' 'R306' 'R239' 'R129' 'R128',
           'R241' 'R308' 'R307' 'R304' 'R931' 'R305',
           'R303' 'R302' 'R301' 'R127' 'R123' 'R126',
           'R125' 'R124' 'CP19' 'CP18' 'CP23' 'CP22',
           'CP21' 'CP20' 'CP17' 'CP16' 'C239' 'C237',
           'C232' 'C226' 'C243' 'C242' 'C241' 'C240',
           'C748' 'C231' 'C316' 'C315' 'C314' 'C236',
           'C235' 'C233' 'C228' 'C227' 'U12'
ROOM 'POWER_VIN01'; 'TR42' 'TR41' 'TR40' 'TR39' 'TR38' 'TR37',
           'TR36' 'TR35' 'TR34' 'TR33' 'TR32' 'TR31',
           'TR30' 'TR29'
REUSE_ID '4'; 'U3' 'R858' 'R329' 'C845' 'C1245'
ROOM 'P48'; 'U103' 'U102' 'TR98' 'TR97' 'R760' 'R774',
           'R770' 'R759' 'R771' 'R769' 'R764' 'R1307',
           'R1304' 'R1302' 'R1301' 'R1300' 'R1299' 'R773',
           'R768' 'R767' 'R762' 'R761' 'R757' 'R754',
           'R772' 'R763' 'R755' 'R753' 'R752' 'R1308',
           'R1305' 'R1303' 'LED14' 'C813' 'C812'
REUSE_ID '22'; 'U112' 'R62' 'R867' 'GND2'
REUSE_ID '121'; 'U117'
ROOM 'P17'; 'U18' 'U17' 'TR13' 'TR12' 'SW41' 'R176',
           'R172' 'R161' 'R173' 'R171' 'R166' 'R1264',
           'R1262' 'R1261' 'R1260' 'R1259' 'R1258' 'R175',
           'R170' 'R169' 'R164' 'R163' 'R160' 'R156',
           'R174' 'R165' 'R158' 'R157' 'R155' 'R154',
           'R1265' 'R1263' 'R162' 'LED4' 'C228' 'C227'
REUSE_ID '119'; 'U115'
REUSE_ID '123'; 'U147'
ROOM 'P18'; 'U24' 'U21' 'U20' 'U19' 'U23' 'U22',
           'TR17' 'TR16' 'TR15' 'TR14' 'SW50' 'R188',
           'R182' 'R190' 'R189' 'R187' 'R185' 'R184',
           'R181' 'R179' 'R178' 'R177' 'R208' 'R207',
           'R203' 'R192' 'R211' 'R204' 'R201' 'R196',
           'R195' 'R183' 'R199' 'R194' 'R1268' 'R210',
           'R209' 'R206' 'R205' 'R202' 'R200' 'R198',
           'R197' 'R193' 'R186' 'R180' 'R191' 'C232',
           'C231' 'C236' 'C235' 'C234' 'C233' 'C230',
           'C229'
ROOM 'P25'; 'U57' 'U56' 'U55' 'U54' 'U53' 'U52',
           'U51' 'U50' 'U49' 'U48' 'U47' 'U46',
           'U45' 'U44' 'SW33' 'R341' 'R338' 'R336',
           'R333' 'R330' 'R328' 'R326' 'C470' 'C469',
           'C468' 'C467' 'C466' 'C465' 'C464' 'C463',
           'C462' 'C461' 'C460' 'C459' 'C458' 'C457'
REUSE_ID '116'; 'U110'
ROOM 'P19'; 'U26' 'U25' 'U30' 'U28' 'U146' 'U32',
           'U31' 'U27' 'TP2' 'R266' 'R257' 'R251',
           'R245' 'R239' 'R233' 'R232' 'R263' 'R255',
           'R235' 'R223' 'R231' 'R228' 'R224' 'R222',
           'R229' 'R226' 'R219' 'R218' 'R217' 'R212',
           'R221' 'R220' 'R261' 'R252' 'R249' 'R1294',
           'R265' 'R256' 'R244' 'R1293' 'R250' 'R246',
           'R264' 'R262' 'R260' 'R259' 'R258' 'R254',
           'R253' 'R248' 'R247' 'R242' 'R236' 'R230',
           'R225' 'R1309' 'R1250' 'R1249' 'R1248' 'R1247',
           'R1222' 'R268' 'R227' 'L19' 'L18' 'L17',
           'L16' 'L15' 'D2' 'D1' 'CP9' 'CP19',
           'CP18' 'CP15' 'CP14' 'CP118' 'CP117' 'CP116',
           'CP115' 'CP10' 'CP23' 'CP22' 'CP21' 'CP20',
           'CP17' 'CP16' 'CP12' 'CP11' 'C295' 'C290',
           'C289' 'C283' 'C280' 'C269' 'C260' 'C275',
           'C267' 'C264' 'C258' 'C272' 'C271' 'C253',
           'C268' 'C259' 'C252' 'C250' 'C249' 'C244',
           'C239' 'C238' 'C237' 'C273' 'C265' 'C261',
           'C256' 'C248' 'C247' 'C246' 'C245' 'C243',
           'C242' 'C241' 'C240' 'C294' 'C251' 'C292',
           'C291' 'C287' 'C286' 'C285' 'C279' 'C278',
           'C277' 'C276' 'C293' 'C288' 'C284' 'C274',
           'C270' 'C266' 'C263' 'C262' 'C257' 'C255',
           'C254' 'C1233' 'GND1'
REUSE_ID '143'; 'U118'
ROOM 'P50'; 'U118' 'U111' 'U110' 'U147' 'U115' 'U113',
           'U117' 'U116' 'U112' 'TR103' 'TR102' 'TP4',
           'R853' 'R844' 'R838' 'R832' 'R826' 'R820',
           'R819' 'R849' 'R842' 'R822' 'R810' 'R818',
           'R815' 'R811' 'R809' 'R816' 'R813' 'R806',
           'R805' 'R804' 'R799' 'R808' 'R807' 'R848',
           'R839' 'R836' 'R1292' 'R852' 'R843' 'R831',
           'R1291' 'R854' 'R837' 'R833' 'R851' 'R850',
           'R847' 'R846' 'R845' 'R841' 'R840' 'R835',
           'R834' 'R830' 'R823' 'R817' 'R812' 'R1290',
           'R1252' 'R1251' 'R1246' 'R855' 'R814' 'L48',
           'L47' 'L46' 'L45' 'L44' 'D7' 'D6',
           'CP72' 'CP71' 'CP68' 'CP67' 'CP63' 'CP62',
           'CP129' 'CP128' 'CP127' 'CP126' 'CP76' 'CP75',
           'CP74' 'CP73' 'CP70' 'CP69' 'CP65' 'CP64',
           'C880' 'C875' 'C874' 'C868' 'C865' 'C854',
           'C845' 'C860' 'C850' 'C848' 'C843' 'C857',
           'C856' 'C835' 'C853' 'C844' 'C842' 'C833',
           'C832' 'C841' 'C824' 'C823' 'C822' 'C858',
           'C851' 'C846' 'C838' 'C831' 'C830' 'C829',
           'C828' 'C840' 'C827' 'C826' 'C825' 'C879',
           'C834' 'C877' 'C876' 'C872' 'C871' 'C870',
           'C864' 'C863' 'C862' 'C861' 'C881' 'C878',
           'C873' 'C869' 'C859' 'C855' 'C852' 'C849',
           'C847' 'C839' 'C837' 'C836' 'C1234' 'GND4'
REUSE_ID '14'; 'U5' 'R311' 'R857' 'R812' 'R210' 'R202',
           'C625'
REUSE_ID '20'; 'U41' 'R868' 'R53' 'C825'
ROOM 'P54'; 'U134' 'U132' 'U130' 'TR122' 'TR121' 'TR119',
           'TR113' 'TR111' 'TR110' 'TR109' 'TR108' 'TR120',
           'TH8' 'TH7' 'R985' 'R977' 'R972' 'R969',
           'R976' 'R974' 'R973' 'R971' 'R967' 'R966',
           'R965' 'R963' 'R983' 'R980' 'R975' 'R964',
           'R981' 'R978' 'R968' 'R961' 'R960' 'R959',
           'R958' 'R957' 'R943' 'R941' 'R940' 'R939',
           'R938' 'R982' 'R979' 'R970' 'R962' 'R952',
           'R951' 'R950' 'R949' 'R936' 'R934' 'R933',
           'R932' 'R931' 'R984' 'LED33' 'LED32' 'LED31',
           'LED30' 'LED29' 'LED28' 'LED26' 'LED20' 'LED18',
           'LED16' 'LED15' 'LED27' 'LED17' 'L51' 'E5',
           'E4' 'D9' 'D8' 'C1059' 'C1058' 'C1057',
           'C1056' 'C1055' 'C1048' 'C1047' 'C1052' 'C1051',
           'C1046' 'C1061' 'C1060' 'C1054' 'C1053' 'C1050',
           'C1049' 'C1045' 'U136' 'U135' 'U133' 'U131',
           'GND6' 'GND5'
REUSE_ID '9'; 'U42' 'R1310' 'R1224' 'D7' 'CP80' 'C643',
           'C633' 'C623'
ROOM 'P27'; 'U69' 'U68' 'U167' 'R387' 'R385' 'R1341',
           'R1323' 'R1322' 'C503' 'C502' 'C501' 'C500',
           'C499' 'C498' 'C1260'
ROOM 'P38'; 'U82' 'U81' 'U80' 'R498' 'R493' 'R490',
           'R487' 'R488' 'R500' 'R499' 'R497' 'R496',
           'R495' 'R494' 'R492' 'R491' 'R489' 'CN11',
           'CN10' 'C715' 'C713' 'C712' 'C708'
ROOM 'P03'; 'X1' 'SW12' 'R29' 'R1334' 'R20' 'R19',
           'R18' 'R17' 'R1336' 'NR6' 'NR5' 'C1'
ROOM 'P44'; 'X9' 'X11' 'U97' 'U95' 'U96' 'U168',
           'U165' 'U164' 'U151' 'R698' 'R695' 'R684',
           'R683' 'R680' 'R676' 'R686' 'R685' 'R700',
           'R696' 'R687' 'R673' 'R667' 'R1280' 'R1256',
           'R692' 'R707' 'R705' 'R704' 'R703' 'R690',
           'R689' 'R679' 'R678' 'R675' 'R674' 'R670',
           'R669' 'R668' 'R666' 'R665' 'R664' 'R1306',
           'R1287' 'R1286' 'R1285' 'R1284' 'R1283' 'R702',
           'R701' 'L40' 'L39' 'C763' 'C760' 'C789',
           'C788' 'C786' 'C785' 'C782' 'C780' 'C777',
           'C776' 'C774' 'C769' 'C767' 'C781' 'C773',
           'C772' 'C771' 'C783' 'C779' 'C778' 'C775',
           'C770' 'C768' 'C766' 'C765' 'C764' 'C762',
           'C761' 'C1261' 'C1258' 'C1257' 'C1238'
ROOM 'P53'; 'X13' 'U148' 'U128' 'U127' 'TR107' 'TR106',
           'TR105' 'TR104' 'TP6' 'TP5' 'R924' 'R922',
           'R918' 'R917' 'R913' 'R912' 'R911' 'R910',
           'R906' 'R899' 'R885' 'R884' 'R883' 'R882',
           'R881' 'R880' 'R895' 'R892' 'R890' 'R888',
           'R919' 'R916' 'R915' 'R914' 'R907' 'R905',
           'R923' 'R902' 'R926' 'R901' 'R900' 'R894',
           'R893' 'R891' 'R1277' 'R1276' 'R921' 'R925',
           'R920' 'R909' 'R908' 'R904' 'R903' 'R898',
           'R889' 'R887' 'R886' 'R897' 'R896' 'L50',
           'CP87' 'CP86' 'CP85' 'CP84' 'CP83' 'CP82',
           'CP81' 'CN16' 'C976' 'C983' 'C980' 'C978',
           'C979' 'C972' 'C984' 'C982' 'C981' 'C977',
           'C975' 'C974' 'C973'
COMMENT 'Page04'; 'X2' 'X5' 'X1' 'TP4' 'TP3' 'TP2',
           'TP1' 'R735' 'R732' 'R733' 'R257' 'R255',
           'R736' 'R770' 'R737' 'R731' 'R784' 'R771',
           'R254' 'C324' 'C323' 'C322' 'C321'
ROOM 'P04'; 'X3' 'X2' 'U5' 'U4' 'TP1' 'R49',
           'R48' 'R45' 'R44' 'R38' 'R35' 'R34',
           'R73' 'R72' 'R71' 'R70' 'R69' 'R66',
           'R65' 'R59' 'R58' 'R42' 'R41' 'R40',
           'R39' 'R68' 'R64' 'R43' 'R37' 'R63',
           'R46' 'R36' 'R30' 'R1229' 'R1228' 'R1227',
           'R1226' 'R1225' 'R1224' 'R47' 'R32' 'R31',
           'C7' 'C4' 'C3' 'C2'
ROOM 'P30'; 'X7' 'X6' 'U126' 'U75' 'U74' 'U72',
           'U71' 'TP3' 'SW14' 'R408' 'R407' 'R405',
           'R393' 'R434' 'R433' 'R432' 'R431' 'R430',
           'R425' 'R423' 'R413' 'R412' 'R397' 'R396',
           'R395' 'R394' 'R429' 'R427' 'R403' 'R398',
           'R426' 'R410' 'R406' 'R404' 'R402' 'R401',
           'R390' 'R1244' 'R1243' 'R1242' 'R1241' 'R1240',
           'R1239' 'R409' 'R391' 'C971' 'C513' 'C512',
           'C510' 'C509' 'C508' 'C507' 'C506'
ROOM 'P14'; 'X4' 'U14' 'U13' 'R134' 'R132' 'R131',
           'R130' 'R129' 'R1332' 'R1330' 'R1349' 'R1348',
           'R1333' 'R1331' 'L13' 'C219' 'C217' 'C202',
           'C214' 'C203' 'C218' 'C216' 'C215' 'C213',
           'C212' 'C211' 'C210' 'C209' 'C208' 'C207',
           'C206' 'C205' 'C204' 'U12'
ROOM 'P45'; 'ZR4' 'ZR3' 'U99' 'R711' 'R710' 'R709',
           'L41' 'C797' 'C796' 'C795' 'C794' 'C792',
           'C791' 'C793'
ROOM 'P15'; 'ZR2' 'ZR1' 'U16' 'R138' 'R137' 'R136',
           'R135' 'L14' 'CN3' 'C226' 'C222' 'C225',
           'C221' 'C224' 'C220' 'C223'
ROOM 'P29'; 'X5' 'R389' 'R1340' 'R1339' 'R388' 'C505'
ROOM 'DEBUG_SERIAL'; 'U98' 'U15' 'CN13'
ROOM 'P43'; 'U94' 'TR81' 'TR80' 'R651' 'R661' 'R645',
           'R643' 'R641' 'R658' 'R657' 'R655' 'R654',
           'R653' 'R652' 'R650' 'R649' 'R648' 'R647',
           'R660' 'R656' 'R644' 'R663' 'R659' 'R646',
           'R642' 'R662' 'CP52' 'CP51' 'CP50' 'CP49',
           'CP48' 'CP47' 'CP46' 'CP45' 'CP44' 'C751',
           'C750' 'C742' 'C757' 'C754' 'C752' 'C747',
           'C744' 'C748' 'C745' 'C759' 'C758' 'C749',
           'C755' 'C756' 'C753' 'C746' 'C743'
ROOM 'P42'; 'U93' 'R640' 'R628' 'R639' 'R638' 'R629',
           'R637' 'R636' 'R635' 'R634' 'R633' 'R632',
           'R631' 'R630' 'CP43' 'CP42' 'CN12' 'C739',
           'C740' 'C741'
ROOM 'P41'; 'U89' 'U92' 'U90' 'U88' 'U91' 'R610',
           'R609' 'R579' 'R605' 'R589' 'R587' 'R586',
           'R585' 'R584' 'R583' 'R582' 'R581' 'R606',
           'R1257' 'R626' 'R625' 'R624' 'R623' 'R622',
           'R621' 'R620' 'R619' 'R618' 'R617' 'R616',
           'R615' 'R612' 'R608' 'R607' 'R604' 'R603',
           'R602' 'R601' 'R600' 'R598' 'R595' 'R594',
           'R593' 'R592' 'R590' 'R613' 'R611' 'R599',
           'R597' 'R596' 'R591' 'R588' 'R580' 'J1',
           'EH26' 'CP41' 'CP40' 'CP39' 'CP38' 'CP37',
           'CP36' 'CP35' 'CP34' 'CP33' 'CP32' 'C735',
           'C733' 'C730' 'C726' 'C723' 'C720' 'C738',
           'C737' 'C736' 'C734' 'C732' 'C731' 'C729',
           'C728' 'C727' 'C725' 'C724' 'C722' 'C721'
ROOM 'P36'; 'U77' 'R482' 'R481' 'R477' 'R479' 'R475',
           'R474' 'R473' 'R471' 'R470' 'R469' 'R476',
           'R472' 'C653' 'C654' 'C652' 'C651'
ROOM 'P37'; 'U79' 'R486' 'R485' 'C663' 'C665' 'C664',
           'C703' 'C699' 'C691' 'C689' 'C687' 'C684',
           'C680' 'C679' 'C670' 'C669' 'C667' 'C666',
           'C662' 'C661' 'C660' 'C659' 'C658' 'C657',
           'C707' 'C706' 'C705' 'C704' 'C702' 'C701',
           'C700' 'C698' 'C697' 'C696' 'C695' 'C694',
           'C693' 'C692' 'C690' 'C688' 'C686' 'C685',
           'C683' 'C682' 'C681' 'C678' 'C677' 'C676',
           'C675' 'C674' 'C673' 'C672' 'C671' 'C668'
ROOM 'P11'; 'U7' 'R114' 'R113' 'C152' 'C154' 'C153',
           'C192' 'C188' 'C180' 'C178' 'C176' 'C173',
           'C169' 'C168' 'C159' 'C158' 'C156' 'C155',
           'C151' 'C150' 'C149' 'C148' 'C147' 'C146',
           'C196' 'C195' 'C194' 'C193' 'C191' 'C190',
           'C189' 'C187' 'C186' 'C185' 'C184' 'C183',
           'C182' 'C181' 'C179' 'C177' 'C175' 'C174',
           'C172' 'C171' 'C170' 'C167' 'C166' 'C165',
           'C164' 'C163' 'C162' 'C161' 'C160' 'C157'
ROOM 'P26'; 'U59' 'U58' 'U65' 'U62' 'U61' 'U152',
           'U63' 'U64' 'R374' 'R373' 'R372' 'R371',
           'R370' 'R369' 'R368' 'R367' 'R366' 'R365',
           'R364' 'R363' 'R362' 'R361' 'R360' 'R359',
           'R358' 'R357' 'R356' 'R355' 'R354' 'R353',
           'R352' 'R351' 'R350' 'R349' 'R348' 'R347',
           'R345' 'R344' 'C476' 'C475' 'C474' 'C472',
           'C477' 'C473' 'C471' 'C483' 'C482' 'C481',
           'C480' 'C478' 'C1239'
ROOM 'P28'; 'U158' 'U157' 'U156' 'U66' 'R382' 'R378',
           'R1319' 'R1318' 'R1317' 'R1316' 'R1320' 'R1289',
           'R1288' 'R383' 'R1315' 'R1314' 'R1313' 'R1312',
           'R1311' 'R1310' 'C495' 'C494' 'C493' 'C492',
           'C491' 'C490' 'C489' 'C488' 'C487' 'C486',
           'C485' 'C484' 'C1251' 'C1250' 'C1249' 'C1248',
           'C1247' 'C1246' 'C1245' 'C1244' 'C1243' 'C496'
REUSE_ID '3'; 'U156' 'U121' 'R350' 'R348' 'R328' 'R810',
           'R207' 'R1226' 'L35' 'C630' 'C619'
ROOM 'P23'; 'U43' 'U42' 'U41' 'TR27' 'TR26' 'TR25',
           'TR128' 'TH4' 'TH3' 'R322' 'R320' 'R317',
           'R314' 'R319' 'R318' 'R316' 'R315' 'R313',
           'R312' 'R311' 'R310' 'R306' 'R309' 'R308',
           'R307' 'R304' 'R1254' 'R305' 'R303' 'R302',
           'R301' 'R300' 'R1253' 'R321' 'LED9' 'LED8',
           'LED7' 'LED6' 'LED5' 'LED34' 'L26' 'E3',
           'E2' 'D5' 'D4' 'C456' 'C455' 'C454',
           'C453' 'C452' 'C447' 'C446' 'C450' 'C449',
           'C444' 'C451' 'C448' 'C445' 'C443' 'U40',
           'GND3' 'GND2'
REUSE_ID '16'; 'U43' 'R871' 'CP127' 'C6'
ROOM 'P20'; 'U37' 'U36' 'U38' 'U34' 'R274' 'R269',
           'R279' 'R284' 'R283' 'R282' 'R271' 'R286',
           'R281' 'R273' 'R270' 'R1342' 'R285' 'R280',
           'R278' 'R277' 'R276' 'R275' 'R272' 'L20',
           'CP26' 'CP25' 'CP27' 'C311' 'C308' 'C305',
           'C303' 'C302' 'C301' 'C300' 'C298' 'C310',
           'C309' 'C307' 'C306' 'C304' 'C299' 'C297',
           'U35'
REUSE_ID '12'; 'U122' 'TH3' 'C823' 'C5'
ROOM 'P51'; 'U122' 'U121' 'U123' 'U155' 'U119' 'R861',
           'R856' 'R866' 'R871' 'R870' 'R869' 'R858',
           'R873' 'R868' 'R860' 'R857' 'R1343' 'R872',
           'R867' 'R865' 'R864' 'R863' 'R862' 'R859',
           'L49' 'CP79' 'CP78' 'CP80' 'C896' 'C893',
           'C888' 'C887' 'C890' 'C886' 'C884' 'C883',
           'C895' 'C894' 'C892' 'C891' 'C889' 'C885',
           'C882' 'C1242' 'U120'
ROOM 'P34'; 'U76' 'R462' 'R461' 'R458' 'R456' 'R453',
           'R460' 'R452' 'R448' 'R447' 'R446' 'R459',
           'R457' 'R455' 'R454' 'R451' 'R449' 'L34',
           'L30' 'L29' 'L36' 'L38' 'L37' 'L35',
           'L33' 'L32' 'L31' 'L28' 'L27' 'C584',
           'C574' 'C563' 'C557' 'C569' 'C596' 'C591',
           'C568' 'C601' 'C600' 'C594' 'C593' 'C579',
           'C560' 'C546' 'C599' 'C598' 'C567' 'C582',
           'C576' 'C572' 'C555' 'C551' 'C547' 'C544',
           'C597' 'C588' 'C592' 'C583' 'C573' 'C562',
           'C556' 'C589' 'C578' 'C549' 'C545' 'C575',
           'C585' 'C580' 'C570' 'C564' 'C558' 'C553',
           'C550' 'C595' 'C590' 'C587' 'C586' 'C581',
           'C577' 'C571' 'C565' 'C561' 'C559' 'C554',
           'C552' 'C548' 'C566'
ROOM 'P08'; 'U6' 'R98' 'R97' 'R94' 'R92' 'R89',
           'R96' 'R88' 'R85' 'R84' 'R83' 'R95',
           'R93' 'R91' 'R90' 'R87' 'R86' 'L8',
           'L5' 'L3' 'L10' 'L9' 'L7' 'L6',
           'L4' 'L2' 'L12' 'L11' 'L1' 'C77',
           'C67' 'C48' 'C40' 'C89' 'C84' 'C62',
           'C93' 'C87' 'C86' 'C72' 'C61' 'C49',
           'C44' 'C75' 'C69' 'C65' 'C59' 'C52',
           'C46' 'C43' 'C37' 'C91' 'C90' 'C81',
           'C94' 'C92' 'C85' 'C76' 'C66' 'C53',
           'C47' 'C82' 'C71' 'C55' 'C39' 'C68',
           'C78' 'C73' 'C63' 'C57' 'C56' 'C50',
           'C41' 'C88' 'C83' 'C80' 'C79' 'C74',
           'C70' 'C64' 'C60' 'C58' 'C54' 'C51',
           'C45' 'C42' 'C38'
REUSE_ID '51'; 'U111'
ROOM 'P40'; 'U87' 'TR79' 'TR78' 'TR77' 'TR76' 'TR75',
           'TR74' 'TR73' 'TR72' 'TR71' 'TR70' 'TR69',
           'TR68' 'R574' 'C716'
REUSE_ID '2'; 'U48' 'TR29' 'TH7' 'R349' 'R42' 'L34',
           'L23' 'L19' 'CP129' 'C484' 'C882'
REUSE_ID '118'; 'U113'
ROOM 'P49'; 'U109' 'U106' 'U105' 'U104' 'U161' 'U160',
           'U159' 'U108' 'U107' 'SW27' 'R780' 'R777',
           'R775' 'R795' 'R790' 'R788' 'R781' 'R798',
           'R794' 'R791' 'R784' 'R782' 'R778' 'R786',
           'R797' 'R796' 'R793' 'R792' 'R789' 'R787',
           'R785' 'R783' 'R779' 'R776' 'R1298' 'R1297',
           'R1296' 'C816' 'C817' 'C821' 'C820' 'C819',
           'C818' 'C815' 'C814' 'C1254' 'C1253' 'C1252'
REUSE_ID '8'; 'U123' 'R201' 'R198' 'R1311' 'R1225' 'L27',
           'C848' 'C449'
REUSE_ID '28'; 'U155' 'R57' 'R319' 'C830'
ROOM 'P47'; 'U154' 'U153' 'U101' 'TR88' 'TR87' 'TR86',
           'TR85' 'R744' 'R735' 'R732' 'R729' 'R733',
           'R728' 'R743' 'R738' 'R746' 'R745' 'R736',
           'R749' 'R742' 'R737' 'R731' 'R1321' 'R751',
           'R747' 'R741' 'R739' 'R748' 'R740' 'R730',
           'R750' 'LED13' 'L43' 'L42' 'CP61' 'CP60',
           'CP59' 'CP58' 'CP57' 'C805' 'C807' 'C803',
           'C799' 'C810' 'C804' 'C809' 'C811' 'C806',
           'C808' 'C802' 'C798' 'C801' 'C800' 'C1241',
           'C1240' 'U100'
ROOM 'P55'; 'U150' 'U149' 'R1295' 'R1279' 'R1278' 'CN45',
           'C1237' 'C1236'
REUSE_ID '1'; 'U119' 'TR30' 'TH8' 'R347' 'R41' 'L22',
           'C485' 'C844' 'C461'
REUSE_ID '124'; 'U116'
COMMENT 'Page21'; 'U9' 'U11' 'SW5' 'R231' 'R228' 'R229',
           'R230' 'C720' 'C722'
ROOM 'MODE_SW_Buf'; 'U9' 'U86' 'U85' 'U84' 'U83' 'U8',
           'U73' 'U60' 'U3' 'U172' 'U170' 'U169',
           'U11' 'U10' 'U178' 'R577' 'R576' 'R575',
           'R501' 'R50' 'R411' 'R346' 'R1352' 'R1350',
           'R125' 'R124' 'R119' 'R115' 'R1424' 'R9',
           'R8' 'R7' 'R6' 'R578' 'R5' 'R4',
           'R3' 'R28' 'R27' 'R26' 'R25' 'R24',
           'R23' 'R22' 'R21' 'R2' 'R16' 'R15',
           'R14' 'R1358' 'R1353' 'R1351' 'R1338' 'R1337',
           'R1326' 'R13' 'R1245' 'R1238' 'R1237' 'R1236',
           'R1235' 'R1234' 'R1233' 'R1232' 'R1231' 'R12',
           'R116' 'R11' 'R10' 'R1' 'R1417' 'R1416',
           'R1425' 'C719' 'C718' 'C717' 'C714' 'C511',
           'C5' 'C479' 'C200' 'C199' 'C198' 'C197',
           'C1265' 'C1263' 'C1262' 'C2007'
COMMENT 'Page13'; 'U8' 'R98' 'R97' 'R94' 'R92' 'R89',
           'R96' 'R88' 'R85' 'R84' 'R99' 'R95',
           'R93' 'R91' 'R90' 'R87' 'R86' 'R9',
           'R8' 'R7' 'R6' 'R5' 'R4' 'R3',
           'R2' 'R11' 'R10' 'CP9' 'CP10' 'CP8',
           'CP7' 'CP12' 'CP11' 'C219' 'C217' 'C214',
           'C218' 'C216' 'C215' 'C213' 'C212' 'C211',
           'C210' 'C209' 'C208' 'C207' 'C205' 'C204'
REUSE_ID '145'; 'TR102'
ROOM 'Tact_Switch'; 'TR84' 'TR83' 'TR82' 'TR3' 'TR2' 'TR1'
REUSE_ID '95'; 'TP4'
COMMENT 'Page19'; 'TH8' 'TH7' 'TH4' 'TH3' 'TH2' 'TH1',
           'R208' 'R207' 'R192' 'R204' 'R201' 'R196',
           'R195' 'R199' 'R194' 'R210' 'R209' 'R206',
           'R205' 'R202' 'R200' 'R198' 'R197' 'R193',
           'L26' 'L22' 'L25' 'L23' 'L19' 'L17',
           'L16' 'L27' 'C643' 'C633' 'C630' 'C625',
           'C624' 'C642' 'C623' 'C619' 'C618' 'C622'
REUSE_ID '35'; 'TH4' 'R859' 'C841'
ROOM 'P31'; 'TH6' 'TH5' 'R441' 'R439' 'R436' 'R440',
           'R437' 'R435' 'R1347' 'R1346' 'R694' 'R693',
           'R697' 'R438' 'R1282' 'R1281' 'C524' 'C523',
           'C522' 'C521' 'C520' 'C519' 'C517' 'C516',
           'C518' 'C515'
ROOM 'P22'; 'SW43' 'R297' 'R294' 'L24' 'L22' 'L25',
           'L23' 'L21' 'EH18' 'EH17' 'E1' 'D3',
           'CN8' 'CN6' 'C382' 'CN7'
ROOM 'QSPI0'; 'SW42' 'R128' 'R377' 'R1325' 'R1324' 'C201'
ROOM 'P46'; 'SW4' 'R725' 'R723' 'R714' 'R713' 'R712',
           'R722' 'R721' 'R717' 'R716' 'R715' 'R726',
           'R724' 'R720' 'R719' 'R718' 'LED12' 'LED11',
           'LED10' 'CP56' 'CP55' 'CP54' 'CP53'
ROOM 'P16'; 'SW25' 'R151' 'R150' 'R141' 'R140' 'R139',
           'R149' 'R148' 'R144' 'R143' 'R142' 'R153',
           'R152' 'R147' 'R146' 'R145' 'LED3' 'LED2',
           'LED1' 'CP8' 'CP7' 'CP6' 'CP5'
ROOM 'P02'; 'SW44' 'SW24' 'NR4' 'NR3' 'NR2' 'NR1'
COMMENT 'Page11'; 'R54' 'R53' 'C152' 'C142' 'C154' 'C153',
           'C145' 'C144' 'C143' 'C192' 'C188' 'C180',
           'C178' 'C176' 'C173' 'C169' 'C168' 'C159',
           'C158' 'C156' 'C155' 'C151' 'C150' 'C149',
           'C148' 'C147' 'C146' 'C191' 'C190' 'C189',
           'C187' 'C186' 'C185' 'C184' 'C183' 'C182',
           'C181' 'C179' 'C177' 'C175' 'C174' 'C172',
           'C171' 'C170' 'C167' 'C166' 'C165' 'C164',
           'C163' 'C162' 'C161' 'C160' 'C157'
REUSE_ID '25'; 'R54' 'R799' 'R863' 'D5'
REUSE_ID '24'; 'R61' 'R864' 'CP126' 'C452'
REUSE_ID '31'; 'R56' 'R320' 'R861' 'L44'
REUSE_ID '34'; 'R322' 'C829' 'C892'
REUSE_ID '23'; 'R314' 'R824' 'R51' 'R865'
REUSE_ID '19'; 'R316' 'R64' 'C840' 'C895'
REUSE_ID '17'; 'R313' 'R67' 'C896' 'C826'
REUSE_ID '97'; 'R853'
ROOM 'P32'; 'R442' 'R1272' 'R444' 'R443' 'R1274' 'R1273',
           'R1275' 'R1271' 'CP31' 'CP30' 'CP29' 'CP28',
           'SKT2'
REUSE_ID '70'; 'R832'
COMMENT 'Page06'; 'R251' 'R46' 'R47' 'CP4' 'CP3' 'CP2',
           'CP1'
REUSE_ID '84'; 'R819'
REUSE_ID '91'; 'R842'
REUSE_ID '68'; 'R818'
REUSE_ID '7'; 'R811' 'R40' 'E2' 'C1243' 'C891'
REUSE_ID '65'; 'R816'
COMMENT 'Page20'; 'R226' 'R219' 'R218' 'R217' 'R212' 'R221',
           'R220' 'R211' 'R225' 'R227' 'L34' 'L47',
           'L46' 'L36' 'L35'
REUSE_ID '10'; 'R804' 'R1288' 'R872' 'R1234' 'C450'
REUSE_ID '115'; 'R808'
REUSE_ID '11'; 'R870' 'R195' 'R50' 'R209' 'R200' 'C824',
           'C448'
REUSE_ID '125'; 'R839'
REUSE_ID '146'; 'R1292'
REUSE_ID '108'; 'R852'
REUSE_ID '107'; 'R831'
REUSE_ID '134'; 'R837'
ROOM 'P09'; 'R99' 'R104' 'R103' 'R101' 'R102' 'R100',
           'C142' 'C141' 'C137' 'C134' 'C140' 'C138',
           'C136' 'C135' 'C133' 'C130' 'C129' 'C128',
           'C123' 'C139' 'C125' 'C124' 'C122' 'C121',
           'C97' 'C96' 'C95' 'C118' 'C117' 'C143',
           'C132' 'C131' 'C116' 'C114' 'C113' 'C108',
           'C126' 'C110' 'C109' 'C107' 'C105' 'C106',
           'C104' 'C103' 'C99' 'C98' 'C120' 'C119',
           'C115' 'C112' 'C111' 'C102' 'C101' 'C100',
           'C127'
REUSE_ID '109'; 'R850'
REUSE_ID '141'; 'R846'
REUSE_ID '138'; 'R841'
REUSE_ID '106'; 'R835'
REUSE_ID '53'; 'R830'
REUSE_ID '133'; 'R817'
REUSE_ID '156'; 'R465'
ROOM 'P33'; 'R445' 'C541' 'C528' 'C525' 'C538' 'C536',
           'C535' 'C540' 'C539' 'C531' 'C529' 'C526',
           'C543' 'C542' 'C537' 'C534' 'C533' 'C532',
           'C530' 'C527'
REUSE_ID '110'; 'R1290'
REUSE_ID '96'; 'R1252'
REUSE_ID '137'; 'R1246'
REUSE_ID '5'; 'R1227' 'CP128' 'C1244' 'C889'
REUSE_ID '147'; 'R855'
REUSE_ID '45'; 'L49' 'C833'
REUSE_ID '54'; 'L48'
REUSE_ID '59'; 'L47'
FIXED; 'EH18' 'EH17' 'EH9' 'EH8' 'EH7' 'EH6',
           'EH5' 'EH4' 'EH3' 'EH26' 'EH2' 'EH13',
           'EH12' 'EH11' 'EH10' 'EH1'
ROOM 'P24'; 'EH9' 'EH8' 'EH7' 'EH6' 'EH5' 'EH4',
           'EH3' 'EH2' 'EH13' 'EH12' 'EH11' 'EH10',
           'EH1'
REUSE_ID '36'; 'CP79' 'CP63' 'C453'
REUSE_ID '105'; 'CP72'
REUSE_ID '71'; 'CP68'
REUSE_ID '47'; 'CP62'
REUSE_ID '114'; 'CP75'
REUSE_ID '100'; 'CP73'
REUSE_ID '48'; 'CP69'
REUSE_ID '103'; 'CP64'
REUSE_ID '151'; 'CP30'
ROOM 'P13'; 'CN2'
REUSE_ID '98'; 'C880'
REUSE_ID '86'; 'C874'
REUSE_ID '42'; 'C865' 'C884' 'C445'
REUSE_ID '78'; 'C860'
REUSE_ID '85'; 'C850'
REUSE_ID '66'; 'C857'
REUSE_ID '61'; 'C853'
REUSE_ID '60'; 'C846'
REUSE_ID '89'; 'C879'
REUSE_ID '62'; 'C834'
REUSE_ID '153'; 'C877'
REUSE_ID '57'; 'C872'
REUSE_ID '63'; 'C870'
REUSE_ID '52'; 'C863'
REUSE_ID '83'; 'C861'
REUSE_ID '144'; 'C881'
REUSE_ID '131'; 'C873'
REUSE_ID '73'; 'C859'
REUSE_ID '74'; 'C852'
REUSE_ID '56'; 'C839'
REUSE_ID '117'; 'C837'
ROOM 'CNT_SoC'; 'C711' 'C710' 'C709'
ROOM 'P21'; 'C442' 'C441' 'C440' 'C439' 'C438' 'C437',
           'C436' 'C435' 'C434' 'C433' 'C432' 'C431',
           'C430' 'C429' 'C428' 'C427' 'C426' 'C425',
           'C424' 'C423' 'C422' 'C421' 'C420' 'C419',
           'C418' 'C417' 'C416' 'C413' 'C412' 'C411',
           'C410' 'C409' 'C408' 'C407' 'C406' 'C405',
           'C404' 'C403' 'C402' 'C401' 'C392' 'C391',
           'C390' 'C389' 'C388' 'C387' 'C386' 'C385',
           'C384' 'C383' 'C369' 'C368' 'C367' 'C366',
           'C365' 'C364' 'C363' 'C362' 'C361' 'C360',
           'C359' 'C358' 'C357' 'C356' 'C355' 'C354',
           'C353' 'C352' 'C351' 'C350' 'C349' 'C348',
           'C347' 'C346' 'C345' 'C344' 'C343' 'C342',
           'C341' 'C340' 'C339' 'C338' 'C337' 'C336',
           'C335' 'C334' 'C333' 'C332' 'C331' 'C330',
           'C329' 'C324' 'C323' 'C322' 'C321' 'C320',
           'C319' 'C318' 'C317' 'C316' 'C315' 'C314',
           'C313'
REUSE_ID '130'; 'C1234'
$NETS
$A_PROPERTIES
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61734314'; 'N61734314'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61734296'; 'N61734296'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_clk_sync_mon'; 'D_PCIE1_CLK_SYNC_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61732008'; 'N61732008'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56569334'; 'N56569334'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60522129'; 'N60522129'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60522040'; 'N60522040'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842371'; 'N60842371'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842630'; 'N60842630'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842410'; 'N60842410'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842437'; 'N60842437'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842591'; 'N60842591'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842657'; 'N60842657'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_i2c1_sda_33'; 'D_I2C1_SDA_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_i2c1_scl_33'; 'D_I2C1_SCL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60754451'; 'N60754451'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60692143'; 'N60692143'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60666249'; 'N60666249'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60639189'; 'N60639189'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60639158'; 'N60639158'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60639120'; 'N60639120'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60639118'; 'N60639118'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60639089'; 'N60639089'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_tx0_p_18'; 'D_UFS0_TX0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_rx0_p_18'; 'D_UFS0_RX0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_ref_clk_p_18'; 'D_UFS0_REF_CLK_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_ref_clk_m_b_18'; 'D_UFS0_REF_CLK_M_B_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx2_m_soc_18'; 'D_TSN_TX2_M_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx2_m_18'; 'D_TSN_TX2_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx1_m_soc_18'; 'D_TSN_TX1_M_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx1_m_18'; 'D_TSN_TX1_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx0_m_soc_18'; 'D_TSN_TX0_M_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx0_m_18'; 'D_TSN_TX0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx2_m_soc_18'; 'D_TSN_RX2_M_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx2_m_18'; 'D_TSN_RX2_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx1_m_soc_18'; 'D_TSN_RX1_M_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx1_m_18'; 'D_TSN_RX1_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx0_m_soc_18'; 'D_TSN_RX0_M_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx0_m_18'; 'D_TSN_RX0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk_p_18'; 'D_TSN_CLK_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk_m_b_18'; 'D_TSN_CLK_M_B_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk2_cn_m_18'; 'D_TSN_CLK2_CN_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk1_cn_m_18'; 'D_TSN_CLK1_CN_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_rc21012_gpio6_33'; 'D_RC21012_GPIO6_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_qspi0_ssl_18'; 'D_QSPI0_SSL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_presetout0n_33'; 'D_PRESETOUT0N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_irq_18'; 'D_PMIC_IRQ_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_phyad1_33'; 'D_PHYAD1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_phyad0_33'; 'D_PHYAD0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pgood_isl78322_a_33'; 'D_PGOOD_ISL78322_A_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pgood_isl78234_33'; 'D_PGOOD_ISL78234_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_rx1_p_18'; 'D_PCIE1_RX1_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_rx1_m_18'; 'D_PCIE1_RX1_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_rx0_p_18'; 'D_PCIE1_RX0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_resref_18'; 'D_PCIE1_RESREF_18'
RELATIVE_PROPAGATION_DELAY 'MG1_D_PCIE1_CLK:G:R1376.1:U2.AH8:0 ns:5 %:'; 'D_PCIE1_CLK_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_clk_p_18'; 'D_PCIE1_CLK_P_18'
RELATIVE_PROPAGATION_DELAY 'MG1_D_PCIE1_CLK:G:R1377.1:U2.AG8:0 ns:5 %:'; 'D_PCIE1_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_clk_m_18'; 'D_PCIE1_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_clk_dif0_p_18'; 'D_PCIE1_CLK_DIF0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_rx1_m_18'; 'D_PCIE0_RX1_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_rx0_p_18'; 'D_PCIE0_RX0_P_18'
RELATIVE_PROPAGATION_DELAY 'MG1_D_PCIE_CLK0:G:R1369.1:U2.AE13:0 ns:5 %:'; 'D_PCIE0_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_clk_m_18'; 'D_PCIE0_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_clk_dif0_m_18'; 'D_PCIE0_CLK_DIF0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_txd1_33'; 'D_KSZ_TXD1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_rx_er_33'; 'D_KSZ_RX_ER_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_rxd0_33'; 'D_KSZ_RXD0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_mdio_33'; 'D_KSZ_MDIO_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_mdc_33'; 'D_KSZ_MDC_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_intn_33'; 'D_KSZ_INTN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_crs_dv_33'; 'D_KSZ_CRS_DV_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp5_14/etnb0txd3_33\'; 'D_GP5_14/ETNB0TXD3_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp5_09/etnb0rxd2_33\'; 'D_GP5_09/ETNB0RXD2_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp5_03/ethb0wol_33\'; 'D_GP5_03/ETHB0WOL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gp4_15_33'; 'D_GP4_15_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp4_10/md52_33\'; 'D_GP4_10/MD52_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp4_09/md53_33\'; 'D_GP4_09/MD53_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp4_08/md50_33\'; 'D_GP4_08/MD50_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp4_07/md51_33\'; 'D_GP4_07/MD51_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp4_06/md48_33\'; 'D_GP4_06/MD48_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp4_05/md49_33\'; 'D_GP4_05/MD49_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp4_04/md46_33\'; 'D_GP4_04/MD46_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp4_03/md47_33\'; 'D_GP4_03/MD47_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp2_16/pcie1_clkreqn_33\'; 'D_GP2_16/PCIE1_CLKREQN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp2_15/pcie0_clkreqn_33\'; 'D_GP2_15/PCIE0_CLKREQN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp0_03/scif3_txd_33\'; 'D_GP0_03/SCIF3_TXD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp0_02/scif3_rxd_33\'; 'D_GP0_02/SCIF3_RXD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0txer_33'; 'D_ETNB0TXER_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0txd1_33'; 'D_ETNB0TXD1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0rxer_33'; 'D_ETNB0RXER_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0rxd0_33'; 'D_ETNB0RXD0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0md_33'; 'D_ETNB0MD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0mdc_33'; 'D_ETNB0MDC_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0linksta_33'; 'D_ETNB0LINKSTA_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_etnb0crs_dv/etnb0rxclk_33\'; 'D_ETNB0CRS_DV/ETNB0RXCLK_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dq6_flash_18'; 'D_DQ6_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dq4_flash_18'; 'D_DQ4_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dq2_flash_18'; 'D_DQ2_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dq0_flash_18'; 'D_DQ0_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_config1_33'; 'D_CONFIG1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_config0_33'; 'D_CONFIG0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ck_flash_18'; 'D_CK_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ckn_flash_18'; 'D_CKN_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_bkup/gp4_11_33\'; 'D_BKUP/GP4_11_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_bf_presetout0n_33'; 'D_BF_PRESETOUT0N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_softsw_cnt1/gp4_14_33\'; 'C_SOFTSW_CNT1/GP4_14_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_softsw_cnt0/gp4_13_33\'; 'C_SOFTSW_CNT0/GP4_13_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_riic0sda_33'; 'C_RIIC0SDA_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_riic0scl_33'; 'C_RIIC0SCL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_presetout0n_33'; 'C_PRESETOUT0N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_rx1_m_18'; 'C_PCIE1_RX1_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_rx0_m_18'; 'C_PCIE1_RX0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_resref_18'; 'C_PCIE1_RESREF_18'
RELATIVE_PROPAGATION_DELAY 'MG2_C_PCIE1_CLK:G:U12.28:U1.AF9:0 ns:5 %:'; 'C_PCIE1_CLK_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_clk_p_18'; 'C_PCIE1_CLK_P_18'
RELATIVE_PROPAGATION_DELAY 'MG2_C_PCIE1_CLK:G:U12.29:U1.AE9:0 ns:5 %:'; 'C_PCIE1_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_clk_m_18'; 'C_PCIE1_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_clk_dif0_p_18'; 'C_PCIE1_CLK_DIF0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_rx1_m_18'; 'C_PCIE0_RX1_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_rx0_m_18'; 'C_PCIE0_RX0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_resref_18'; 'C_PCIE0_RESREF_18'
RELATIVE_PROPAGATION_DELAY 'MG_C_PCIE0_CLK:G:U12.23:U1.AH14:0 ns:5 %:MG1_C_PCIE0:G:U12.23:U1.AH14:0 ns:5 %:'; 'C_PCIE0_CLK_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_clk_p_18'; 'C_PCIE0_CLK_P_18'
RELATIVE_PROPAGATION_DELAY 'MG_C_PCIE0_CLK:G:U12.22:U1.AG14:0 ns:5 %:MG1_C_PCIE0:G:U12.22:U1.AG14:0 ns:5 %:'; 'C_PCIE0_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_clk_m_18'; 'C_PCIE0_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_clk_dif0_p_18'; 'C_PCIE0_CLK_DIF0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_led_cnt2/gp4_02_33\'; 'C_LED_CNT2/GP4_02_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_led_cnt1/gp4_01_33\'; 'C_LED_CNT1/GP4_01_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_led_cnt0/gp4_00_33\'; 'C_LED_CNT0/GP4_00_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_keep_1st_power/gp4_16_33\'; 'C_KEEP_1ST_POWER/GP4_16_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_i2c0_sda_33'; 'C_I2C0_SDA_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_i2c0_scl_33'; 'C_I2C0_SCL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp7_18/tsn_ufs_clk_sel_33\'; 'C_GP7_18/TSN_UFS_CLK_SEL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_gp7_09_33'; 'C_GP7_09_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_gp7_08_33'; 'C_GP7_08_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp7_06/pcie_clk_sel_33\'; 'C_GP7_06/PCIE_CLK_SEL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp7_05/pcie_clk_sel_33\'; 'C_GP7_05/PCIE_CLK_SEL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp7_04/pcie_clkoe_n_33\'; 'C_GP7_04/PCIE_CLKOE_N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_15/d_md37_33\'; 'C_GP6_15/D_MD37_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_14/d_md36_33\'; 'C_GP6_14/D_MD36_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_13/d_md32_33\'; 'C_GP6_13/D_MD32_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_12/d_md31_33\'; 'C_GP6_12/D_MD31_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_11/d_md25_33\'; 'C_GP6_11/D_MD25_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_10/d_md23_33\'; 'C_GP6_10/D_MD23_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_09/d_md22_33\'; 'C_GP6_09/D_MD22_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_08/d_md17_33\'; 'C_GP6_08/D_MD17_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_07/d_md14_33\'; 'C_GP6_07/D_MD14_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_06/d_md13_33\'; 'C_GP6_06/D_MD13_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_05/d_md07_33\'; 'C_GP6_05/D_MD07_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_04/d_md06_33\'; 'C_GP6_04/D_MD06_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_03/d_md04_33\'; 'C_GP6_03/D_MD04_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_02/d_md03_33\'; 'C_GP6_02/D_MD03_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_01/d_md02_33\'; 'C_GP6_01/D_MD02_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp6_00/d_md01_33\'; 'C_GP6_00/D_MD01_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp5_11/pgood_isl78322_a_33\'; 'C_GP5_11/PGOOD_ISL78322_A_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp5_10/pgood_isl78234_33\'; 'C_GP5_10/PGOOD_ISL78234_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp5_09/pgood_isl78322_33\'; 'C_GP5_09/PGOOD_ISL78322_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp5_08/pgood_isl78310_a_33\'; 'C_GP5_08/PGOOD_ISL78310_A_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp5_07/pgood_isl78233_33\'; 'C_GP5_07/PGOOD_ISL78233_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_30/d_md35_33\'; 'C_GP4_30/D_MD35_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_29/d_md29_33\'; 'C_GP4_29/D_MD29_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_28/d_md16_33\'; 'C_GP4_28/D_MD16_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_27/d_md09_33\'; 'C_GP4_27/D_MD09_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_26/d_md05_33\'; 'C_GP4_26/D_MD05_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_25/d_md40_33\'; 'C_GP4_25/D_MD40_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_24/d_md39_33\'; 'C_GP4_24/D_MD39_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_23/d_mdt0_33\'; 'C_GP4_23/D_MDT0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_22/d_md21_33\'; 'C_GP4_22/D_MD21_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_21/d_md20_33\'; 'C_GP4_21/D_MD20_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_20/d_md11_33\'; 'C_GP4_20/D_MD11_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_19/d_md10_33\'; 'C_GP4_19/D_MD10_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_10/cd_md52_33\'; 'C_GP4_10/CD_MD52_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_09/cd_md53_33\'; 'C_GP4_09/CD_MD53_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_08/cd_md50_33\'; 'C_GP4_08/CD_MD50_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_07/cd_md51_33\'; 'C_GP4_07/CD_MD51_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_06/cd_md48_33\'; 'C_GP4_06/CD_MD48_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_05/cd_md49_33\'; 'C_GP4_05/CD_MD49_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_04/cd_md46_33\'; 'C_GP4_04/CD_MD46_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_03/cd_md47_33\'; 'C_GP4_03/CD_MD47_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp2_16/pcie1_clkreqn_33\'; 'C_GP2_16/PCIE1_CLKREQN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp2_15/pcie0_clkreqn_33\'; 'C_GP2_15/PCIE0_CLKREQN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp0_03/scif3_txd_33\'; 'C_GP0_03/SCIF3_TXD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp0_02/scif3_rxd_33\'; 'C_GP0_02/SCIF3_RXD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_errorout_mn_33'; 'C_ERROROUT_MN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_bkup/gp4_11_33\'; 'C_BKUP/GP4_11_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_bf_presetout0n_33'; 'C_BF_PRESETOUT0N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523868'; 'N60523868'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523848'; 'N60523848'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523839'; 'N60523839'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523830'; 'N60523830'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523827'; 'N60523827'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523824'; 'N60523824'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523395'; 'N60523395'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523386'; 'N60523386'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523295'; 'N60523295'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523292'; 'N60523292'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523233'; 'N60523233'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523224'; 'N60523224'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523066'; 'N60523066'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60523063'; 'N60523063'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60522169'; 'N60522169'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60522138'; 'N60522138'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60522049'; 'N60522049'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60522026'; 'N60522026'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60520880'; 'N60520880'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60520859'; 'N60520859'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60519965'; 'N60519965'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60519948'; 'N60519948'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60519844'; 'N60519844'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60519840'; 'N60519840'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60364591'; 'N60364591'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gp1_07_pcie_clkreqn_sel_33'; 'D_GP1_07_PCIE_CLKREQN_SEL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60337807'; 'N60337807'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60337217'; 'N60337217'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_17/c_qspi_select_33\'; 'C_GP3_17/C_QSPI_SELECT_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_con_qspi0_ssl_18'; 'C_CON_QSPI0_SSL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_con_qspi0_spclk_18'; 'C_CON_QSPI0_SPCLK_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_con_qspi0_mosi_io0_18'; 'C_CON_QSPI0_MOSI_IO0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_con_qspi0_miso_io1_18'; 'C_CON_QSPI0_MISO_IO1_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_con_qspi0_io3_18'; 'C_CON_QSPI0_IO3_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_con_qspi0_io2_18'; 'C_CON_QSPI0_IO2_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_con_presetn_18'; 'C_CON_PRESETN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):slt_to_mux_gpio_in1'; 'SLT_TO_MUX_GPIO_IN1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60111113'; 'N60111113'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59992561'; 'N59992561'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59991928'; 'N59991928'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59991902'; 'N59991902'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59991864'; 'N59991864'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59991840'; 'N59991840'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59427527'; 'N59427527'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59427517'; 'N59427517'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59427507'; 'N59427507'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59427497'; 'N59427497'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59329598'; 'N59329598'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59265725'; 'N59265725'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59265213'; 'N59265213'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59264876'; 'N59264876'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59171529'; 'N59171529'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59104199'; 'N59104199'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59104161'; 'N59104161'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59102458'; 'N59102458'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292348'; 'N49292348'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292346'; 'N49292346'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292321'; 'N49292321'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292307'; 'N49292307'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292305'; 'N49292305'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292301'; 'N49292301'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292236'; 'N49292236'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_usb_dp_1'; 'D_USB_DP_1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_usb_dm_cn'; 'D_USB_DM_CN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_usb_dm'; 'D_USB_DM'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_ref_clk_m_mon'; 'D_UFS0_REF_CLK_M_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk_m_mon'; 'D_TSN_CLK_M_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_qspi0_spclk_18'; 'D_QSPI0_SPCLK_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_qspi0_mosi_io0_18'; 'D_QSPI0_MOSI_IO0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_qspi0_miso_io1_18'; 'D_QSPI0_MISO_IO1_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_qspi0_io3_18'; 'D_QSPI0_IO3_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_qspi0_io2_18'; 'D_QSPI0_IO2_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pwr_mod_vio'; 'D_PWR_MOD_VIO'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pwrgd_18'; 'D_PWRGD_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pwrctl_sociso_pow_18'; 'D_PWRCTL_SOCISO_POW_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pwrctl_sociso_18'; 'D_PWRCTL_SOCISO_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pwrctl_mcupll_18'; 'D_PWRCTL_MCUPLL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_presetout1n_33'; 'D_PRESETOUT1N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_presetout1n_18'; 'D_PRESETOUT1N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_presetn_emmc'; 'D_PRESETN_EMMC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_presetn_18'; 'D_PRESETN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_riic0sda_18'; 'D_PMIC_RIIC0SDA_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_riic0scl_18'; 'D_PMIC_RIIC0SCL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_pwrgd_18'; 'D_PMIC_PWRGD_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_pwrctl_sociso_18'; 'D_PMIC_PWRCTL_SOCISO_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_pwrctl_mcupll_18'; 'D_PMIC_PWRCTL_MCUPLL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_presetn_18'; 'D_PMIC_PRESETN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_ldo3'; 'D_PMIC_LDO3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_gpio3'; 'D_PMIC_GPIO3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_gpio2'; 'D_PMIC_GPIO2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_extpocn_18'; 'D_PMIC_EXTPOCN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_erroroutmn_18'; 'D_PMIC_ERROROUTMN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pmic_a_en_50'; 'D_PMIC_A_EN_50'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ph5'; 'D_PH5'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ph4'; 'D_PH4'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ph3'; 'D_PH3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ph2'; 'D_PH2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pgood_isl78310_a'; 'D_PGOOD_ISL78310_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pgnd0'; 'D_PGND0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_tx1_p_18_soc'; 'D_PCIE1_TX1_P_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_tx0_p_18_soc'; 'D_PCIE1_TX0_P_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_clk_sync_p_mon'; 'C_PCIE1_CLK_SYNC_P_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_tx1_p_18_soc'; 'D_PCIE0_TX1_P_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_tx0_p_18_soc'; 'D_PCIE0_TX0_P_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_clk_sync_p_mon'; 'C_PCIE0_CLK_SYNC_P_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_nmi0_18'; 'D_NMI0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_mspi1so/mspi1dcs_33\'; 'D_MSPI1SO/MSPI1DCS_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mspi1sc_33'; 'D_MSPI1SC_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_msiof0_txd_33'; 'D_MSIOF0_TXD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_msiof0_sync_33'; 'D_MSIOF0_SYNC_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_msiof0_ss2_33'; 'D_MSIOF0_SS2_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_msiof0_ss1_33'; 'D_MSIOF0_SS1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_msiof0_sck_33'; 'D_MSIOF0_SCK_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_msiof0_rxd_33'; 'D_MSIOF0_RXD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_dta7_v'; 'D_MMC_DTA7_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_dta5_v'; 'D_MMC_DTA5_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_dta3_v'; 'D_MMC_DTA3_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_dta1_v'; 'D_MMC_DTA1_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_ds_v'; 'D_MMC_DS_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_clk_v'; 'D_MMC_CLK_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0plltesta'; 'D_M0PLLTESTA'
MAXIMUM_NECK_LENGTH '2 MM'; 'D_M0PLLTESTA' 'D_M0PLLTESTB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_tx_m'; 'D_KSZ_TX_M'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_rx_m'; 'D_KSZ_RX_M'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_usb_dp_1'; 'C_USB_DP_1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_usb_dm_cn'; 'C_USB_DM_CN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_usb_dm'; 'C_USB_DM'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_qspi0_miso_io1_18'; 'C_QSPI0_MISO_IO1_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_tx1_m_18_soc'; 'C_PCIE1_TX1_M_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_tx0_m_18_soc'; 'C_PCIE0_TX0_M_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dqs3'; 'C_M0DQS3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dqs2'; 'C_M0DQS2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dqs1'; 'C_M0DQS1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dqs0'; 'C_M0DQS0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq8'; 'C_M0DQ8'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq6'; 'C_M0DQ6'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq4'; 'C_M0DQ4'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq30'; 'C_M0DQ30'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq29'; 'C_M0DQ29'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq27'; 'C_M0DQ27'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq25'; 'C_M0DQ25'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq23'; 'C_M0DQ23'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq21'; 'C_M0DQ21'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq2'; 'C_M0DQ2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq18'; 'C_M0DQ18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq16'; 'C_M0DQ16'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq14'; 'C_M0DQ14'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq12'; 'C_M0DQ12'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq10'; 'C_M0DQ10'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq0'; 'C_M0DQ0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dm2'; 'C_M0DM2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dm0'; 'C_M0DM0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0cs1an'; 'C_M0CS1AN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0cs0an'; 'C_M0CS0AN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ckb'; 'C_M0CKB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0cka'; 'C_M0CKA'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca5_a'; 'C_M0CA5_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca4_a'; 'C_M0CA4_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca3_a'; 'C_M0CA3_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca2_a'; 'C_M0CA2_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca1_a'; 'C_M0CA1_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca0_a'; 'C_M0CA0_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_bsmode_18'; 'C_BSMODE_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_bf_presetout0n_18'; 'C_BF_PRESETOUT0N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_avin1'; 'C_AVIN1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_ad7490_dout/c_md37_33\'; 'C_AD7490_DOUT/C_MD37_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_acc_off_33'; 'C_ACC_OFF_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n50997860'; 'N50997860'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n50997099'; 'N50997099'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n50997083'; 'N50997083'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48800046'; 'N48800046'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48800044'; 'N48800044'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48800042'; 'N48800042'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48800040'; 'N48800040'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48800038'; 'N48800038'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48800036'; 'N48800036'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48800034'; 'N48800034'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48800032'; 'N48800032'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48800030'; 'N48800030'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48626543'; 'N48626543'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48290037'; 'N48290037'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48290034'; 'N48290034'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48290031'; 'N48290031'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48290029'; 'N48290029'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48289839'; 'N48289839'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48289831'; 'N48289831'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48289825'; 'N48289825'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48289823'; 'N48289823'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52670056'; 'N52670056'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52670041'; 'N52670041'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52670026'; 'N52670026'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52018558'; 'N52018558'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52018409'; 'N52018409'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49154878'; 'N49154878'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49147482'; 'N49147482'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48449649'; 'N48449649'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48448210'; 'N48448210'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114502'; 'N48114502'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114501'; 'N48114501'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114500'; 'N48114500'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114499'; 'N48114499'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114468'; 'N48114468'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114343'; 'N48114343'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114339'; 'N48114339'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114334'; 'N48114334'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114330'; 'N48114330'
FIXED; 'N48114330' 'N48114332' 'N48114334' 'N48114335' 'N48114339' 'N48114341',
           'N48114343' 'N48114345' 'N48114468' 'C_AD7490_CS/C_MD22_33' 'C_AD7490_DOUT/C_MD37_33' 'C_AD7490_SCLK/C_MD36_33',
           'C_AVIN1' 'C_AVIN2' 'C_BF_PRESETOUT0N_18' 'C_BKUP/GP4_11_18' 'C_BSMODE_18' 'C_CLKOUT',
           'C_M0CA0_A' 'C_M0CA0_B' 'C_M0CA1_A' 'C_M0CA1_B' 'C_M0CA2_A' 'C_M0CA2_B',
           'C_M0CA3_A' 'C_M0CA3_B' 'C_M0CA4_A' 'C_M0CA4_B' 'C_M0CA5_A' 'C_M0CA5_B',
           'C_M0CKA' 'C_M0CKAN' 'C_M0CKB' 'C_M0CKBN' 'C_M0CS0AN' 'C_M0CS0BN',
           'C_M0CS1AN' 'C_M0CS1BN' 'C_M0DM0' 'C_M0DM1' 'C_M0DM2' 'C_M0DM3',
           'C_M0DQ0' 'C_M0DQ1' 'C_M0DQ10' 'C_M0DQ11' 'C_M0DQ12' 'C_M0DQ13',
           'C_M0DQ14' 'C_M0DQ15' 'C_M0DQ16' 'C_M0DQ17' 'C_M0DQ18' 'C_M0DQ19',
           'C_M0DQ2' 'C_M0DQ20' 'C_M0DQ21' 'C_M0DQ22' 'C_M0DQ23' 'C_M0DQ24',
           'C_M0DQ25' 'C_M0DQ26' 'C_M0DQ27' 'C_M0DQ28' 'C_M0DQ29' 'C_M0DQ3',
           'C_M0DQ30' 'C_M0DQ31' 'C_M0DQ4' 'C_M0DQ5' 'C_M0DQ6' 'C_M0DQ7',
           'C_M0DQ8' 'C_M0DQ9' 'C_M0DQS0' 'C_M0DQS0N' 'C_M0DQS1' 'C_M0DQS1N',
           'C_M0DQS2' 'C_M0DQS2N' 'C_M0DQS3' 'C_M0DQS3N' 'C_PCIE0_TX0_M_18_SOC' 'C_PCIE0_TX0_P_18_SOC',
           'C_PCIE0_TX1_M_18_SOC' 'C_PCIE0_TX1_P_18_SOC' 'C_PCIE1_TX0_M_18_SOC' 'C_PCIE1_TX0_P_18_SOC' 'C_QSPI0_IO2_18' 'C_QSPI0_IO3_18',
           'C_QSPI0_SPCLK_18' 'C_QSPI0_SSL_18' 'C_USB_DM' 'C_USB_DM_1' 'C_USB_DM_CN' 'C_USB_DP',
           'C_USB_DP_1' 'C_USB_DP_CN' 'D_EMMC_CLK_V' 'D_EMMC_CMD_V' 'D_EMMC_D0_V' 'D_EMMC_D1_V',
           'D_EMMC_D2_V' 'D_EMMC_D3_V' 'D_EMMC_D4_V' 'D_EMMC_D5_V' 'D_EMMC_D6_V' 'D_EMMC_D7_V',
           'D_EMMC_DS_V' 'D_KSZ_REFCLK_MON' 'D_KSZ_RX_M' 'D_KSZ_RX_P' 'D_KSZ_TX_M' 'D_KSZ_TX_P',
           'D_QSPI0_IO2_18' 'D_QSPI0_IO3_18' 'D_QSPI0_MISO_IO1_18' 'D_QSPI0_MOSI_IO0_18' 'D_QSPI0_SPCLK_18' 'D_QSPI0_SSL_B_18',
           'D_SLOT_SD_CLK_V' 'D_SLOT_SD_CMD_V' 'D_SLOT_SD_DAT0_V' 'D_SLOT_SD_DAT1_V' 'D_SLOT_SD_DAT2_V' 'D_SLOT_SD_DAT3_V',
           'D_TSN_CLK_M_MON' 'D_TSN_CLK_P_MON' 'D_UFS0_REF_CLK_M_MON' 'D_UFS0_REF_CLK_P_MON' 'D_USB_DM' 'D_USB_DM_1',
           'D_USB_DM_CN' 'D_USB_DP' 'D_USB_DP_1' 'D_USB_DP_CN' 'N48289815' 'N49292236',
           'N49292237' 'N49292301' 'N49292302' 'N49292305' 'N49292306' 'N49292307',
           'N49292308' 'N49292321' 'N49292344' 'N49292346' 'N49292347' 'N49292348',
           'N49292349' 'N57076523' 'N58710339' 'N58710540' 'N58710554' 'N58710568',
           'N58710582' 'N58710596' 'N58710610' 'N58710624' 'N58710638' 'N58710657',
           'N58711135' 'N59102458' 'N59102461' 'N59104161' 'C_CON_QSPI0_IO2_18' 'C_CON_QSPI0_IO3_18',
           'C_CON_QSPI0_MISO_IO1_18' 'C_CON_QSPI0_MOSI_IO0_18' 'C_CON_QSPI0_SPCLK_18' 'C_CON_QSPI0_SSL_18' 'C_GP3_16/D_QSPI_SELECT_33' 'C_GP3_17/C_QSPI_SELECT_33',
           'C_GP3_18/D_FLASH_QSPI_SELECT_33' 'N60337217' 'N60337220' 'N60337807' 'N60519840' 'N60519844',
           'N60522026' 'N60522049' 'N60522138' 'N60522169' 'N60523063' 'N60523066',
           'N60523224' 'N60523233' 'N60523292' 'N60523295' 'N60523386' 'N60523395',
           'N60523824' 'N60523827' 'N60523830' 'N60523839' 'N60523848' 'N60523868',
           'D_QSPI0_SSL_18' 'D_TSN_CLK1_CN_M_18' 'D_TSN_CLK1_CN_P_18' 'D_TSN_CLK2_CN_M_18' 'D_TSN_CLK2_CN_P_18' 'D_TSN_CLK_M_B_18',
           'D_TSN_CLK_P_B_18' 'D_TSN_RX0_M_18' 'D_TSN_RX0_P_18' 'D_TSN_RX1_M_18' 'D_TSN_RX1_P_18' 'D_TSN_RX2_M_18',
           'D_TSN_RX2_P_18' 'D_TSN_TX0_M_18' 'D_TSN_TX0_P_18' 'D_TSN_TX1_M_18' 'D_TSN_TX1_P_18' 'D_TSN_TX2_M_18',
           'D_TSN_TX2_P_18' 'D_UFS0_REF_CLK_M_B_18' 'D_UFS0_REF_CLK_P_B_18' 'N54718396' 'N54718496' 'N60639076',
           'N60639089' 'N60639118' 'N60639120' 'N60639158' 'N60639189' 'N60666249',
           'N60692143'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114316'; 'N48114316'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114307'; 'N48114307'
PHYSICAL_CONSTRAINT_SET '50OHM'; 'N48114307' 'N48114330' 'N48114332' 'N48114334' 'N48114335' 'N48114339',
           'N48114341' 'N48114343' 'N48114345' 'N48114408' 'N48114468' 'C_QSPI0_IO2_18',
           'C_QSPI0_IO3_18' 'C_QSPI0_MISO_IO1_18' 'C_QSPI0_MOSI_IO0_18' 'C_QSPI0_SPCLK_18' 'C_QSPI0_SSL_18' 'D_EMMC_CLK_V',
           'D_EMMC_CMD_V' 'D_EMMC_D0_V' 'D_EMMC_D1_V' 'D_EMMC_D2_V' 'D_EMMC_D3_V' 'D_EMMC_D4_V',
           'D_EMMC_D5_V' 'D_EMMC_D6_V' 'D_EMMC_D7_V' 'D_EMMC_DS_V' 'D_KSZ_REFCLK_MON' 'D_MMC_CLK_V',
           'D_MMC_CMD_V' 'D_MMC_DS_V' 'D_MMC_DTA0_V' 'D_MMC_DTA1_V' 'D_MMC_DTA2_V' 'D_MMC_DTA3_V',
           'D_MMC_DTA4_V' 'D_MMC_DTA5_V' 'D_MMC_DTA6_V' 'D_MMC_DTA7_V' 'D_QSPI0_IO2_18' 'D_QSPI0_IO3_18',
           'D_QSPI0_MISO_IO1_18' 'D_QSPI0_MOSI_IO0_18' 'D_QSPI0_SPCLK_18' 'D_QSPI0_SSL_A_18' 'D_QSPI0_SSL_B_18' 'D_SLOT_SD_CLK_V',
           'D_SLOT_SD_CMD_V' 'D_SLOT_SD_DAT0_V' 'D_SLOT_SD_DAT1_V' 'D_SLOT_SD_DAT2_V' 'D_SLOT_SD_DAT3_V' 'N48289815',
           'N57076523' 'N58710339' 'N58710540' 'N58710554' 'N58710568' 'N58710582',
           'N58710596' 'N58710610' 'N58710624' 'N58710638' 'N58710657' 'N58711135',
           'C_CON_QSPI0_IO2_18' 'C_CON_QSPI0_IO3_18' 'C_CON_QSPI0_MISO_IO1_18' 'C_CON_QSPI0_MOSI_IO0_18' 'C_CON_QSPI0_SPCLK_18' 'C_CON_QSPI0_SSL_18',
           'D_CSN_FLASH_18' 'D_DQ0_FLASH_18' 'D_DQ1_FLASH_18' 'D_DQ2_FLASH_18' 'D_DQ3_FLASH_18' 'D_DQ4_FLASH_18',
           'D_DQ5_FLASH_18' 'D_DQ6_FLASH_18' 'D_DQ7_FLASH_18' 'D_ETNB0CRS_DV/ETNB0RXCLK_33' 'D_ETNB0REFCLK/ETNB0TXCLK_33' 'D_ETNB0RXD0_33',
           'D_ETNB0RXD1_33' 'D_ETNB0RXER_33' 'D_ETNB0TXD0_33' 'D_ETNB0TXD1_33' 'D_ETNB0TXEN_33' 'D_ETNB0TXER_33',
           'D_GP5_07/ETNB0RXD3_33' 'D_GP5_09/ETNB0RXD2_33' 'D_GP5_10/ETNB0RXDV_33' 'D_GP5_14/ETNB0TXD3_33' 'D_GP5_17/ETNB0TXD2_33' 'D_KSZ_CRS_DV_33',
           'D_KSZ_REFCLK_33' 'D_KSZ_RXD0_33' 'D_KSZ_RXD1_33' 'D_KSZ_RX_ER_33' 'D_KSZ_TXD0_33' 'D_KSZ_TXD1_33',
           'D_KSZ_TX_EN_33' 'D_QSPI0_SSL_18' 'D_RDS_FLASH_18' 'D_UFS30_REFCLK_12' 'N54718396' 'N54718496',
           'N60639076' 'N60639118' 'N60639120' 'N60639158' 'N60639189' 'N60666249',
           'N60692143'
NOTE1 's50'; 'N48114307' 'N48114330' 'N48114332' 'N48114334' 'N48114335' 'N48114339',
           'N48114341' 'N48114343' 'N48114345' 'N48114408' 'N48114468'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n47998264'; 'N47998264'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n36033886'; 'N36033886'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n36033880'; 'N36033880'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n36032332'; 'N36032332'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n36032326'; 'N36032326'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n36032324'; 'N36032324'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n36030538'; 'N36030538'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):gnd'; 'GND'
DIFFERENTIAL_PAIR 'DP1_PCIE_CLK_TEMP6'; 'N61734305' 'N61734314'
DIFFERENTIAL_PAIR 'DP1_PCIE_CLK_TEMP3'; 'N60522129' 'N60522164'
DIFFERENTIAL_PAIR 'D_UFS0_RX0'; 'D_UFS0_RX0_M_18' 'D_UFS0_RX0_P_18'
DIFFERENTIAL_PAIR 'D_UFS0_REF_CLK_B'; 'D_UFS0_REF_CLK_M_B_18' 'D_UFS0_REF_CLK_P_B_18'
DIFFERENTIAL_PAIR 'D_UFS0_REF_CLK'; 'D_UFS0_REF_CLK_M_18' 'D_UFS0_REF_CLK_P_18'
DIFFERENTIAL_PAIR 'D_TSN_TX2_SOC'; 'D_TSN_TX2_M_SOC_18' 'D_TSN_TX2_P_SOC_18'
DIFFERENTIAL_PAIR 'D_TSN_TX2'; 'D_TSN_TX2_M_18' 'D_TSN_TX2_P_18'
DIFFERENTIAL_PAIR 'D_TSN_TX1_SOC'; 'D_TSN_TX1_M_SOC_18' 'D_TSN_TX1_P_SOC_18'
DIFFERENTIAL_PAIR 'D_TSN_TX1'; 'D_TSN_TX1_M_18' 'D_TSN_TX1_P_18'
DIFFERENTIAL_PAIR 'D_TSN_TX0_SOC'; 'D_TSN_TX0_M_SOC_18' 'D_TSN_TX0_P_SOC_18'
DIFFERENTIAL_PAIR 'D_TSN_TX0'; 'D_TSN_TX0_M_18' 'D_TSN_TX0_P_18'
DIFFERENTIAL_PAIR 'D_TSN_RX2_SOC'; 'D_TSN_RX2_M_SOC_18' 'D_TSN_RX2_P_SOC_18'
DIFFERENTIAL_PAIR 'D_TSN_RX2'; 'D_TSN_RX2_M_18' 'D_TSN_RX2_P_18'
DIFFERENTIAL_PAIR 'D_TSN_RX1_SOC'; 'D_TSN_RX1_M_SOC_18' 'D_TSN_RX1_P_SOC_18'
DIFFERENTIAL_PAIR 'D_TSN_RX1'; 'D_TSN_RX1_M_18' 'D_TSN_RX1_P_18'
DIFFERENTIAL_PAIR 'D_TSN_RX0_SOC'; 'D_TSN_RX0_M_SOC_18' 'D_TSN_RX0_P_SOC_18'
DIFFERENTIAL_PAIR 'D_TSN_RX0'; 'D_TSN_RX0_M_18' 'D_TSN_RX0_P_18'
DIFFERENTIAL_PAIR 'D_TSN_CLK_B'; 'D_TSN_CLK_M_B_18' 'D_TSN_CLK_P_B_18'
DIFFERENTIAL_PAIR 'D_TSN_CLK'; 'D_TSN_CLK_M_18' 'D_TSN_CLK_P_18'
DIFFERENTIAL_PAIR 'D_TSN_CLK1_CN'; 'D_TSN_CLK1_CN_M_18' 'D_TSN_CLK1_CN_P_18'
DIFFERENTIAL_PAIR 'D_PCIE1_CLK'; 'D_PCIE1_CLK_M_18' 'D_PCIE1_CLK_P_18'
DIFFERENTIAL_PAIR 'D_PCIE0_CLK_DIF0'; 'D_PCIE0_CLK_DIF0_M_18' 'D_PCIE0_CLK_DIF0_P_18'
DIFFERENTIAL_PAIR 'C_PCIE1_CLK'; 'C_PCIE1_CLK_M_18' 'C_PCIE1_CLK_P_18'
DIFFERENTIAL_PAIR 'C_PCIE0_CLK'; 'C_PCIE0_CLK_M_18' 'C_PCIE0_CLK_P_18'
DIFFERENTIAL_PAIR 'DIFFPAIR9-PCIE-CLK'; 'N60523848' 'N60523868'
DIFFERENTIAL_PAIR 'DIFFPAIR7-PCIE-CLK'; 'N60523824' 'N60523827'
DIFFERENTIAL_PAIR 'DIFFPAIR11-PCIE-CLK'; 'N60523292' 'N60523295'
DIFFERENTIAL_PAIR 'DIFFPAIR10-PCIE-CLK'; 'N60523063' 'N60523066'
DIFFERENTIAL_PAIR 'DIFFPAIR2-PCIE-CLK'; 'N60522026' 'N60522049'
DIFFERENTIAL_PAIR 'N48236737-746'; 'N48236737' 'N48236746'
DIFFERENTIAL_PAIR 'N59104199-211'; 'N59104199' 'N59104211'
DIFFERENTIAL_PAIR 'N59104161-60337807'; 'N59104161' 'N60337807'
DIFFERENTIAL_PAIR 'N59102458-61'; 'N59102458' 'N59102461'
DIFFERENTIAL_PAIR 'N59101061-75'; 'N59101061' 'N59101075'
DIFFERENTIAL_PAIR 'N49292346-47'; 'N49292346' 'N49292347'
DIFFERENTIAL_PAIR 'N49292307-8'; 'N49292307' 'N49292308'
DIFFERENTIAL_PAIR 'N49292301-2'; 'N49292301' 'N49292302'
DIFFERENTIAL_PAIR 'D_USB_D_CN'; 'D_USB_DM_CN' 'D_USB_DP_CN'
DIFFERENTIAL_PAIR 'D_USB_D_1'; 'D_USB_DM_1' 'D_USB_DP_1'
DIFFERENTIAL_PAIR 'D_USB_D'; 'D_USB_DM' 'D_USB_DP'
DIFFERENTIAL_PAIR 'D_TSN_CLK_MON'; 'D_TSN_CLK_M_MON' 'D_TSN_CLK_P_MON'
DIFFERENTIAL_PAIR 'DP_C_PCIE0_RX1'; 'C_PCIE0_RX1_P_18' 'C_PCIE0_RX1_M_18'
DIFFERENTIAL_PAIR 'DP_C_PCIE1_RX0'; 'C_PCIE1_RX0_P_18' 'C_PCIE1_RX0_M_18'
DIFFERENTIAL_PAIR 'D_PCIE0_CLK_SYNC_MON'; 'C_PCIE0_CLK_SYNC_M_MON' 'C_PCIE0_CLK_SYNC_P_MON'
DIFFERENTIAL_PAIR 'D_KSZ_RX'; 'D_KSZ_RX_M' 'D_KSZ_RX_P'
DIFFERENTIAL_PAIR 'DP_D_PCIE0_RX0'; 'D_PCIE0_RX0_P_18' 'D_PCIE0_RX0_M_18'
DIFFERENTIAL_PAIR 'DP_D_PCIE1_RX0'; 'D_PCIE1_RX0_M_18' 'D_PCIE1_RX0_P_18'
DIFFERENTIAL_PAIR 'DP_D_PCIE1_RX1'; 'D_PCIE1_RX1_M_18' 'D_PCIE1_RX1_P_18'
DIFFERENTIAL_PAIR 'DP_D_PCIE0_RX1'; 'D_PCIE0_RX1_P_18' 'D_PCIE0_RX1_M_18'
DIFFERENTIAL_PAIR 'C_USB_D'; 'C_USB_DM' 'C_USB_DP'
DIFFERENTIAL_PAIR 'C_USB_D_1'; 'C_USB_DM_1' 'C_USB_DP_1'
DIFFERENTIAL_PAIR 'C_USB_D_CN'; 'C_USB_DM_CN' 'C_USB_DP_CN'
DIFFERENTIAL_PAIR 'D_KSZ_TX'; 'D_KSZ_TX_M' 'D_KSZ_TX_P'
DIFFERENTIAL_PAIR 'DP_C_PCIE1_RX1'; 'C_PCIE1_RX1_P_18' 'C_PCIE1_RX1_M_18'
DIFFERENTIAL_PAIR 'D_PCIE1_CLK_SYNC_MON'; 'C_PCIE1_CLK_SYNC_M_MON' 'C_PCIE1_CLK_SYNC_P_MON'
DIFFERENTIAL_PAIR 'DP_C_PCIE0_RX0'; 'C_PCIE0_RX0_P_18' 'C_PCIE0_RX0_M_18'
DIFFERENTIAL_PAIR 'D_UFS0_REF_CLK_MON'; 'D_UFS0_REF_CLK_M_MON' 'D_UFS0_REF_CLK_P_MON'
DIFFERENTIAL_PAIR 'N49292236-7'; 'N49292236' 'N49292237'
DIFFERENTIAL_PAIR 'N49292305-6'; 'N49292305' 'N49292306'
DIFFERENTIAL_PAIR 'N49292321-44'; 'N49292321' 'N49292344'
DIFFERENTIAL_PAIR 'N49292348-49'; 'N49292348' 'N49292349'
DIFFERENTIAL_PAIR 'N59101953-67'; 'N59101953' 'N59101967'
DIFFERENTIAL_PAIR 'N59103355-69'; 'N59103355' 'N59103369'
DIFFERENTIAL_PAIR 'N59102496-511'; 'N59102496' 'N59102511'
DIFFERENTIAL_PAIR 'N60337217-220'; 'N60337217' 'N60337220'
DIFFERENTIAL_PAIR 'DIFFPAIR6-PCIE-CLK'; 'N60519840' 'N60519844'
DIFFERENTIAL_PAIR 'DIFFPAIR3-PCIE-CLK'; 'N60522138' 'N60522169'
DIFFERENTIAL_PAIR 'DIFFPAIR4-PCIE-CLK'; 'N60523224' 'N60523233'
DIFFERENTIAL_PAIR 'DIFFPAIR5-PCIE-CLK'; 'N60523386' 'N60523395'
DIFFERENTIAL_PAIR 'DIFFPAIR8-PCIE-CLK'; 'N60523830' 'N60523839'
DIFFERENTIAL_PAIR 'C_PCIE0_CLK_DIF0'; 'C_PCIE0_CLK_DIF0_M_18' 'C_PCIE0_CLK_DIF0_P_18'
DIFFERENTIAL_PAIR 'C_PCIE1_CLK_DIF0'; 'C_PCIE1_CLK_DIF0_M_18' 'C_PCIE1_CLK_DIF0_P_18'
DIFFERENTIAL_PAIR 'D_CK_FLASH_18'; 'D_CKN_FLASH_18' 'D_CK_FLASH_18'
DIFFERENTIAL_PAIR 'D_PCIE0_CLK'; 'D_PCIE0_CLK_M_18' 'D_PCIE0_CLK_P_18'
DIFFERENTIAL_PAIR 'D_PCIE1_CLK_DIF0'; 'D_PCIE1_CLK_DIF0_M_18' 'D_PCIE1_CLK_DIF0_P_18'
DIFFERENTIAL_PAIR 'D_TSN_CLK0_CN'; 'D_TSN_CLK0_CN_M_18' 'D_TSN_CLK0_CN_P_18'
DIFFERENTIAL_PAIR 'D_TSN_CLK2_CN'; 'D_TSN_CLK2_CN_M_18' 'D_TSN_CLK2_CN_P_18'
DIFFERENTIAL_PAIR 'D_UFS0_TX0'; 'D_UFS0_TX0_M_18' 'D_UFS0_TX0_P_18'
DIFFERENTIAL_PAIR 'DP1_PCIE_CLK_TEMP4'; 'N60522040' 'N60522021'
DIFFERENTIAL_PAIR 'DP1_PCIE_CLK_TEMP1'; 'N56569334' 'N56569350'
DIFFERENTIAL_PAIR 'DP1_PCIE_CLK_TEMP2'; 'N61732005' 'N61732008'
DIFFERENTIAL_PAIR 'DP1_PCIE_CLK_TEMP5'; 'N61734287' 'N61734296'
RATSNEST_SCHEDULE 'POWER_AND_GROUND'; 'GND'
VOLTAGE '0.0v'; 'GND'
NO_RAT; 'GND'

LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114332'; 'N48114332'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114335'; 'N48114335'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114341'; 'N48114341'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114345'; 'N48114345'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114356'; 'N48114356'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48114408'; 'N48114408'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_ad7490_cs/c_md22_33\'; 'C_AD7490_CS/C_MD22_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_ad7490_sclk/c_md36_33\'; 'C_AD7490_SCLK/C_MD36_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_agnd0'; 'C_AGND0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_agnd1'; 'C_AGND1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_avin2'; 'C_AVIN2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_bkup/gp4_11_18\'; 'C_BKUP/GP4_11_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_clkout'; 'C_CLKOUT'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_cp2102_d3.3v_0\'; 'C_CP2102_D3.3V_0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_cts0n/c_md17_33\'; 'C_CTS0N/C_MD17_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_d1.8v\'; 'C_D1.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_d1.8v_a\'; 'C_D1.8V_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_d3.3v\'; 'C_D3.3V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_d5.0v\'; 'C_D5.0V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_dcurdy0n_18'; 'C_DCURDY0N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_dcutck0_18'; 'C_DCUTCK0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_dcutdi0_18'; 'C_DCUTDI0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_dcutdo0_18'; 'C_DCUTDO0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_dcutms0_18'; 'C_DCUTMS0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_dcutrst0n_18'; 'C_DCUTRST0N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_ddr_d0.6v_a\'; 'C_DDR_D0.6V_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_ddr_d1.1v\'; 'C_DDR_D1.1V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_ddr_d1.1v_pmic_a\'; 'C_DDR_D1.1V_PMIC_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_ddr_d1.8v\'; 'C_DDR_D1.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ddr_io'; 'C_DDR_IO'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_det_vdd0.8v\'; 'C_DET_VDD0.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_efuse/c_md31_33\'; 'C_EFUSE/C_MD31_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_enn_discharge'; 'C_ENN_DISCHARGE'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_en_1st_power'; 'C_EN_1ST_POWER'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_en_2nd_power'; 'C_EN_2ND_POWER'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_en_discharge'; 'C_EN_DISCHARGE'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_en_pwr_mod_a'; 'C_EN_PWR_MOD_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_extalr_18'; 'C_EXTALR_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_extal_18'; 'C_EXTAL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_extpocn_18'; 'C_EXTPOCN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_gc'; 'C_GC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp0_12/c_md05_33\'; 'C_GP0_12/C_MD05_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp0_13/c_md23_33\'; 'C_GP0_13/C_MD23_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp0_16/c_md32_33\'; 'C_GP0_16/C_MD32_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp0_17/c_md29_33\'; 'C_GP0_17/C_MD29_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp0_17/slt_to_mux_33\'; 'C_GP0_17/SLT_TO_MUX_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp0_18/c_md10_33\'; 'C_GP0_18/C_MD10_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_04/ad7490_cs_33\'; 'C_GP1_04/AD7490_CS_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_05/ad7490_sclk_33\'; 'C_GP1_05/AD7490_SCLK_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_13/s_sw0_33\'; 'C_GP1_13/S_SW0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_14/s_sw1_33\'; 'C_GP1_14/S_SW1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_15/s_sw2_33\'; 'C_GP1_15/S_SW2_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_16/s_sw3_33\'; 'C_GP1_16/S_SW3_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_17/s_sw4_33\'; 'C_GP1_17/S_SW4_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_18/s_sw5_33\'; 'C_GP1_18/S_SW5_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_19/s_sw6_33\'; 'C_GP1_19/S_SW6_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_20/s_sw7_33\'; 'C_GP1_20/S_SW7_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_21/d_max16955_pwgd_33\'; 'C_GP1_21/D_MAX16955_PWGD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_22/d_sysrstn_33\'; 'C_GP1_22/D_SYSRSTN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_23/fanpulse_33\'; 'C_GP1_23/FANPULSE_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_00/s_sw0_33\'; 'C_GP3_00/S_SW0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_01/s_sw1_33\'; 'C_GP3_01/S_SW1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_02/s_sw2_33\'; 'C_GP3_02/S_SW2_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_03/s_sw3_33\'; 'C_GP3_03/S_SW3_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_04/s_sw4_33\'; 'C_GP3_04/S_SW4_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_05/s_sw5_33\'; 'C_GP3_05/S_SW5_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_06/s_sw6_33\'; 'C_GP3_06/S_SW6_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_07/s_sw7_33\'; 'C_GP3_07/S_SW7_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_08/s_sw8_33\'; 'C_GP3_08/S_SW8_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_09/s_sw9_33\'; 'C_GP3_09/S_SW9_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_10/s_sw10_33\'; 'C_GP3_10/S_SW10_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_11/s_sw11_33\'; 'C_GP3_11/S_SW11_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_12/s_sw12_33\'; 'C_GP3_12/S_SW12_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_13/s_sw13_33\'; 'C_GP3_13/S_SW13_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_14/s_sw14_33\'; 'C_GP3_14/S_SW14_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_15/s_sw15_33\'; 'C_GP3_15/S_SW15_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp5_12/pwrctl_sociso_33\'; 'C_GP5_12/PWRCTL_SOCISO_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp5_15/extpocn_33\'; 'C_GP5_15/EXTPOCN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp5_18/pwrctl_mcupll_33\'; 'C_GP5_18/PWRCTL_MCUPLL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp7_02/slt_to_mux_33\'; 'C_GP7_02/SLT_TO_MUX_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_gpled_cnt0'; 'C_GPLED_CNT0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_gpled_cnt1'; 'C_GPLED_CNT1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_gpled_cnt2'; 'C_GPLED_CNT2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_hcts0n/c_md04_33\'; 'C_HCTS0N/C_MD04_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_hcts1n_33'; 'C_HCTS1N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_hrts0n/c_md06_33\'; 'C_HRTS0N/C_MD06_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_hrts1n_33'; 'C_HRTS1N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_hrx0/c_md02_33\'; 'C_HRX0/C_MD02_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_hrx1_33'; 'C_HRX1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_hsck0/c_md01_33\'; 'C_HSCK0/C_MD01_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_hsck1_33'; 'C_HSCK1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_htx0/c_md03_33\'; 'C_HTX0/C_MD03_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_htx1_33'; 'C_HTX1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_i2c4_d_pmic_scl_33'; 'C_I2C4_D_PMIC_SCL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_i2c4_d_pmic_sda_33'; 'C_I2C4_D_PMIC_SDA_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_irq0_slt_to_mux'; 'C_IRQ0_SLT_TO_MUX'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_irq1_d_pmic_irq_33'; 'C_IRQ1_D_PMIC_IRQ_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_irq2/gp0_19/c_md11_33\'; 'C_IRQ2/GP0_19/C_MD11_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_irq2_mux_33'; 'C_IRQ2_MUX_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_irq3/gp0_20/c_md20_33\'; 'C_IRQ3/GP0_20/C_MD20_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_irq3_mux_33'; 'C_IRQ3_MUX_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_isl78233_a_fb'; 'C_ISL78233_A_FB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_keep_1st_power'; 'C_KEEP_1ST_POWER'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_keep_1st_power_18'; 'C_KEEP_1ST_POWER_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ldo1'; 'C_LDO1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ldo2'; 'C_LDO2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ldo3'; 'C_LDO3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ldo4'; 'C_LDO4'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ldo5'; 'C_LDO5'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ldo6'; 'C_LDO6'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0atb0_a'; 'C_M0ATB0_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0atb0_b'; 'C_M0ATB0_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0atb1_a'; 'C_M0ATB1_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0atb1_b'; 'C_M0ATB1_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0bkup'; 'C_M0BKUP'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca0_b'; 'C_M0CA0_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca1_b'; 'C_M0CA1_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca2_b'; 'C_M0CA2_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca3_b'; 'C_M0CA3_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca4_b'; 'C_M0CA4_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ca5_b'; 'C_M0CA5_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ckan'; 'C_M0CKAN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0ckbn'; 'C_M0CKBN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0cke0_a'; 'C_M0CKE0_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0cke0_b'; 'C_M0CKE0_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0cke1_a'; 'C_M0CKE1_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0cke1_b'; 'C_M0CKE1_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0cs0bn'; 'C_M0CS0BN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0cs1bn'; 'C_M0CS1BN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dm1'; 'C_M0DM1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dm3'; 'C_M0DM3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq1'; 'C_M0DQ1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq11'; 'C_M0DQ11'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq13'; 'C_M0DQ13'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq15'; 'C_M0DQ15'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq17'; 'C_M0DQ17'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq19'; 'C_M0DQ19'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq20'; 'C_M0DQ20'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq22'; 'C_M0DQ22'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq24'; 'C_M0DQ24'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq26'; 'C_M0DQ26'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq28'; 'C_M0DQ28'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq3'; 'C_M0DQ3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq31'; 'C_M0DQ31'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq5'; 'C_M0DQ5'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq7'; 'C_M0DQ7'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dq9'; 'C_M0DQ9'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dqs0n'; 'C_M0DQS0N'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dqs1n'; 'C_M0DQS1N'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dqs2n'; 'C_M0DQS2N'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0dqs3n'; 'C_M0DQS3N'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0plltesta'; 'C_M0PLLTESTA'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0plltestb'; 'C_M0PLLTESTB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0resetn'; 'C_M0RESETN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0zq0'; 'C_M0ZQ0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0zq1'; 'C_M0ZQ1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0zqa'; 'C_M0ZQA'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_m0zqb'; 'C_M0ZQB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_max16933_cs1'; 'C_MAX16933_CS1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_max16933_pwgd'; 'C_MAX16933_PWGD'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md02'; 'C_MD02'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md03'; 'C_MD03'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md05'; 'C_MD05'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md07'; 'C_MD07'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md09_18'; 'C_MD09_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md10'; 'C_MD10'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md11'; 'C_MD11'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md13'; 'C_MD13'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md14'; 'C_MD14'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md17'; 'C_MD17'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md20'; 'C_MD20'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md21_18'; 'C_MD21_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md22'; 'C_MD22'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md23'; 'C_MD23'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md29'; 'C_MD29'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md31'; 'C_MD31'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md32'; 'C_MD32'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md35_18'; 'C_MD35_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md36'; 'C_MD36'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_md37'; 'C_MD37'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_mdt0_18'; 'C_MDT0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_rxd'; 'C_MSIOF0_RXD'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_rxd_33'; 'C_MSIOF0_RXD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_sck'; 'C_MSIOF0_SCK'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_sck_33'; 'C_MSIOF0_SCK_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_ss1'; 'C_MSIOF0_SS1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_ss1_33'; 'C_MSIOF0_SS1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_ss2'; 'C_MSIOF0_SS2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_ss2_33'; 'C_MSIOF0_SS2_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_sync'; 'C_MSIOF0_SYNC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_sync_33'; 'C_MSIOF0_SYNC_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_txd'; 'C_MSIOF0_TXD'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_msiof0_txd_33'; 'C_MSIOF0_TXD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_nmi0_18'; 'C_NMI0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_nmi1_33'; 'C_NMI1_33'
DIFFP_PHASE_TOL '0.127 mm'; 'C_PCIE0_TX0_M_18_SOC' 'C_PCIE0_TX0_P_18_SOC' 'C_PCIE0_TX1_M_18_SOC' 'C_PCIE0_TX1_P_18_SOC' 'C_PCIE1_TX0_M_18_SOC' 'C_PCIE1_TX0_P_18_SOC',
           'C_PCIE1_TX1_M_18_SOC' 'C_PCIE1_TX1_P_18_SOC' 'C_PCIE0_CLK_SYNC_M_MON' 'C_PCIE0_CLK_SYNC_P_MON' 'D_PCIE0_TX0_M_18_SOC' 'D_PCIE0_TX0_P_18_SOC',
           'D_PCIE0_TX1_M_18_SOC' 'D_PCIE0_TX1_P_18_SOC' 'C_PCIE1_CLK_SYNC_M_MON' 'C_PCIE1_CLK_SYNC_P_MON' 'D_PCIE1_TX0_M_18_SOC' 'D_PCIE1_TX0_P_18_SOC',
           'D_PCIE1_TX1_M_18_SOC' 'D_PCIE1_TX1_P_18_SOC' 'N60519840' 'N60519844' 'N60522026' 'N60522049',
           'N60522138' 'N60522169' 'N60523063' 'N60523066' 'N60523224' 'N60523233',
           'N60523292' 'N60523295' 'N60523386' 'N60523395' 'N60523824' 'N60523827',
           'N60523830' 'N60523839' 'N60523848' 'N60523868' 'C_PCIE0_CLK_DIF0_M_18' 'C_PCIE0_CLK_DIF0_P_18',
           'C_PCIE0_RX0_P_18' 'C_PCIE0_RX0_M_18' 'C_PCIE0_RX1_P_18' 'C_PCIE0_RX1_M_18' 'C_PCIE1_CLK_DIF0_M_18' 'C_PCIE1_CLK_DIF0_P_18',
           'C_PCIE1_RX0_P_18' 'C_PCIE1_RX0_M_18' 'C_PCIE1_RX1_P_18' 'C_PCIE1_RX1_M_18' 'D_PCIE0_CLK_DIF0_M_18' 'D_PCIE0_CLK_DIF0_P_18',
           'D_PCIE0_RX0_P_18' 'D_PCIE0_RX1_P_18' 'D_PCIE0_RX1_M_18' 'D_PCIE1_CLK_DIF0_M_18' 'D_PCIE1_CLK_DIF0_P_18' 'D_PCIE1_RX0_M_18',
           'D_PCIE1_RX0_P_18' 'D_PCIE1_RX1_M_18' 'D_PCIE1_RX1_P_18' 'D_PCIE0_RX0_M_18' 'N60522040' 'N60522021',
           'N60522129' 'N60522164' 'N56569334' 'N61732005' 'N61732008' 'N56569350',
           'N61734287' 'N61734296' 'N61734305' 'N61734314'
DIFFP_PRIMARY_GAP '0.1551 MM'; 'C_PCIE0_TX0_M_18_SOC' 'C_PCIE0_TX0_P_18_SOC' 'D_PCIE0_CLK_M_18' 'D_PCIE0_CLK_P_18' 'D_PCIE1_RX1_M_18' 'D_PCIE1_RX1_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_tx0_p_18_soc'; 'C_PCIE0_TX0_P_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_tx1_m_18_soc'; 'C_PCIE0_TX1_M_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_tx1_p_18_soc'; 'C_PCIE0_TX1_P_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_tx0_m_18_soc'; 'C_PCIE1_TX0_M_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_tx0_p_18_soc'; 'C_PCIE1_TX0_P_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_tx1_p_18_soc'; 'C_PCIE1_TX1_P_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pgnd0'; 'C_PGND0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ph2'; 'C_PH2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ph3'; 'C_PH3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ph4'; 'C_PH4'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ph5'; 'C_PH5'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_a_en_50'; 'C_PMIC_A_EN_50'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_erroroutmn_18'; 'C_PMIC_ERROROUTMN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_extpocn_18'; 'C_PMIC_EXTPOCN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_gpio2'; 'C_PMIC_GPIO2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_gpio3'; 'C_PMIC_GPIO3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_ldo3'; 'C_PMIC_LDO3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_presetn_18'; 'C_PMIC_PRESETN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_pwrctl_mcupll_18'; 'C_PMIC_PWRCTL_MCUPLL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_pwrctl_sociso_18'; 'C_PMIC_PWRCTL_SOCISO_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_pwrgd_18'; 'C_PMIC_PWRGD_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_riic0scl_18'; 'C_PMIC_RIIC0SCL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pmic_riic0sda_18'; 'C_PMIC_RIIC0SDA_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_presetn_18'; 'C_PRESETN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_presetout1n_18'; 'C_PRESETOUT1N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_presetout1n_33'; 'C_PRESETOUT1N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pwrctl_mcupll_18'; 'C_PWRCTL_MCUPLL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pwrctl_sociso_18'; 'C_PWRCTL_SOCISO_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pwrctl_sociso_pow_18'; 'C_PWRCTL_SOCISO_POW_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pwrgd_18'; 'C_PWRGD_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pwr_mod_vio'; 'C_PWR_MOD_VIO'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_qspi0_io2_18'; 'C_QSPI0_IO2_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_qspi0_io3_18'; 'C_QSPI0_IO3_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_qspi0_mosi_io0_18'; 'C_QSPI0_MOSI_IO0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_qspi0_spclk_18'; 'C_QSPI0_SPCLK_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_qspi0_ssl_18'; 'C_QSPI0_SSL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_ref_2r5v'; 'C_REF_2R5V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_rstbn'; 'C_RSTBN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_rx0/c_md13_33\'; 'C_RX0/C_MD13_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_scif_clk_33'; 'C_SCIF_CLK_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_sck0/c_md07_33\'; 'C_SCK0/C_MD07_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_scl0/c_md16_33\'; 'C_SCL0/C_MD16_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_scl1/c_md39_33\'; 'C_SCL1/C_MD39_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_scl5/gp1_10_33\'; 'C_SCL5/GP1_10_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_sda0/c_md25_33\'; 'C_SDA0/C_MD25_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_sda1/c_md40_33\'; 'C_SDA1/C_MD40_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_sda5/gp1_11_33\'; 'C_SDA5/GP1_11_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_sensevdd'; 'C_SENSEVDD'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_sensevdd_a'; 'C_SENSEVDD_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_sensevss'; 'C_SENSEVSS'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_sensevss_a'; 'C_SENSEVSS_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_sysrstn'; 'C_SYSRSTN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_test1_18'; 'C_TEST1_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_test2_18'; 'C_TEST2_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_test3_18'; 'C_TEST3_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_testm_18'; 'C_TESTM_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_tx0/c_md14_33\'; 'C_TX0/C_MD14_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_usb_dm_1'; 'C_USB_DM_1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_usb_dp'; 'C_USB_DP'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_usb_dp_cn'; 'C_USB_DP_CN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_vbias_5.0v\'; 'C_VBIAS_5.0V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_vdd0.8v\'; 'C_VDD0.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd09_ddrpll'; 'C_VDD09_DDRPLL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_cpgpll1'; 'C_VDD18_CPGPLL1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_cpgpll2'; 'C_VDD18_CPGPLL2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_cpgpll3'; 'C_VDD18_CPGPLL3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_cpgpll5'; 'C_VDD18_CPGPLL5'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_cpgpll6'; 'C_VDD18_CPGPLL6'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_ctlpll'; 'C_VDD18_CTLPLL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_ctlpll_a'; 'C_VDD18_CTLPLL_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_ctlpll_soc'; 'C_VDD18_CTLPLL_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_hoco'; 'C_VDD18_HOCO'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_mtrng'; 'C_VDD18_MTRNG'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_oco'; 'C_VDD18_OCO'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd18_trng1'; 'C_VDD18_TRNG1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vddq18_33_i2c'; 'C_VDDQ18_33_I2C'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vddq18_33_spi'; 'C_VDDQ18_33_SPI'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vddq18_33_tsn'; 'C_VDDQ18_33_TSN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vddq18_ctl'; 'C_VDDQ18_CTL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vddq18_pcie0'; 'C_VDDQ18_PCIE0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vddq18_pcie1'; 'C_VDDQ18_PCIE1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vddq18_tsn'; 'C_VDDQ18_TSN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vddq18_ufs0'; 'C_VDDQ18_UFS0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vddq33_ctl'; 'C_VDDQ33_CTL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd_ctl'; 'C_VDD_CTL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd_ctl_a'; 'C_VDD_CTL_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd_pcie0'; 'C_VDD_PCIE0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd_pcie1'; 'C_VDD_PCIE1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd_tsn'; 'C_VDD_TSN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vdd_ufs0'; 'C_VDD_UFS0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vfg1p8'; 'C_VFG1P8'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vfg1p8a0'; 'C_VFG1P8A0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vmonout0n_18'; 'C_VMONOUT0N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vmonout0n_pmic_18'; 'C_VMONOUT0N_PMIC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vmonout1n_18'; 'C_VMONOUT1N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vmonout1n_pmic_18'; 'C_VMONOUT1N_PMIC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_vout_d1.8v\'; 'C_VOUT_D1.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_vout_d3.3v\'; 'C_VOUT_D3.3V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_vout_ddr_d0.6v\'; 'C_VOUT_DDR_D0.6V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_vout_ddr_d1.1v\'; 'C_VOUT_DDR_D1.1V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vsys'; 'C_VSYS'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vthref'; 'C_VTHREF'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_vthsense'; 'C_VTHSENSE'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d12.0v\'; 'D12.0V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_acc_sw'; 'D_ACC_SW'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_agnd0'; 'D_AGND0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_agnd1'; 'D_AGND1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_avin1'; 'D_AVIN1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_avin2'; 'D_AVIN2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_bf_presetout0n_18'; 'D_BF_PRESETOUT0N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_bkup/gp4_11_18\'; 'D_BKUP/GP4_11_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_bsmode_18'; 'D_BSMODE_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_clkout'; 'D_CLKOUT'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_cp2102_d3.3v_0\'; 'D_CP2102_D3.3V_0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_cts0n/md17_33\'; 'D_CTS0N/MD17_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_d1.8v\'; 'D_D1.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_d1.8v_a\'; 'D_D1.8V_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_d3.3v\'; 'D_D3.3V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_d5.0v\'; 'D_D5.0V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dcurdy0n_18'; 'D_DCURDY0N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dcutck0_18'; 'D_DCUTCK0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dcutdi0_18'; 'D_DCUTDI0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dcutdo0_18'; 'D_DCUTDO0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dcutms0_18'; 'D_DCUTMS0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dcutrst0n_18'; 'D_DCUTRST0N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_ddr_d0.6v_a\'; 'D_DDR_D0.6V_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_ddr_d1.1v\'; 'D_DDR_D1.1V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_ddr_d1.1v_pmic_a\'; 'D_DDR_D1.1V_PMIC_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_ddr_d1.8v\'; 'D_DDR_D1.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ddr_io'; 'D_DDR_IO'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_det_vdd0.8v\'; 'D_DET_VDD0.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_din1_c'; 'D_DIN1_C'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_din1_t'; 'D_DIN1_T'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dout1_c'; 'D_DOUT1_C'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dout1_t'; 'D_DOUT1_T'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_efuse/md31_33\'; 'D_EFUSE/MD31_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_clk_v'; 'D_EMMC_CLK_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_cmd_v'; 'D_EMMC_CMD_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_d0_v'; 'D_EMMC_D0_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_d1_v'; 'D_EMMC_D1_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_d2_v'; 'D_EMMC_D2_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_d3_v'; 'D_EMMC_D3_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_d4_v'; 'D_EMMC_D4_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_d5_v'; 'D_EMMC_D5_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_d6_v'; 'D_EMMC_D6_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_d7_v'; 'D_EMMC_D7_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_ds_v'; 'D_EMMC_DS_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_emmc_vccq'; 'D_EMMC_VCCQ'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_en_1st_power'; 'D_EN_1ST_POWER'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_en_2nd_power'; 'D_EN_2ND_POWER'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_en_pwr_mod_a'; 'D_EN_PWR_MOD_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_en_ufs_d2.5v\'; 'D_EN_UFS_D2.5V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_extalr_18'; 'D_EXTALR_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_extalr_mon'; 'D_EXTALR_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_extal_18'; 'D_EXTAL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_extal_mon'; 'D_EXTAL_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_extpocn_18'; 'D_EXTPOCN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gc'; 'D_GC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp0_12/md05_33\'; 'D_GP0_12/MD05_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp0_13/md23_33\'; 'D_GP0_13/MD23_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp0_16/md32_33\'; 'D_GP0_16/MD32_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp0_17/md29_33\'; 'D_GP0_17/MD29_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp0_18/md10_33\'; 'D_GP0_18/MD10_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp0_20/md20_33\'; 'D_GP0_20/MD20_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp1_24/sd_wp_v\'; 'D_GP1_24/SD_WP_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gp4_17_33'; 'D_GP4_17_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gp4_18_33'; 'D_GP4_18_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gp4_19_33'; 'D_GP4_19_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gp7_21_33'; 'D_GP7_21_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gpled_cnt0'; 'D_GPLED_CNT0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gpled_cnt1'; 'D_GPLED_CNT1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gpled_cnt2'; 'D_GPLED_CNT2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_hcts0n/md04_33\'; 'D_HCTS0N/MD04_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_hcts0n_33'; 'D_HCTS0N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_hrts0n/md06_33\'; 'D_HRTS0N/MD06_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_hrts0n_33'; 'D_HRTS0N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_hrx0/md02_33\'; 'D_HRX0/MD02_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_hrx0_33'; 'D_HRX0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_hsck0/md01_33\'; 'D_HSCK0/MD01_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_hsck0_33'; 'D_HSCK0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_htx0/md03_33\'; 'D_HTX0/MD03_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_htx0_33'; 'D_HTX0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_intp32_soc'; 'D_INTP32_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_intp37_33'; 'D_INTP37_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_irq2/gp0_19/md11_33\'; 'D_IRQ2/GP0_19/MD11_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_isl78233_a_fb'; 'D_ISL78233_A_FB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_isl78322_b_fb'; 'D_ISL78322_B_FB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_keep_1st_power'; 'D_KEEP_1ST_POWER'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_keep_1st_power_18'; 'D_KEEP_1ST_POWER_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_refclk_mon'; 'D_KSZ_REFCLK_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_rx_p'; 'D_KSZ_RX_P'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_tx_p'; 'D_KSZ_TX_P'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_vdda_33'; 'D_KSZ_VDDA_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_vddpll_18'; 'D_KSZ_VDDPLL_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ldo1'; 'D_LDO1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ldo2'; 'D_LDO2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ldo3'; 'D_LDO3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ldo4'; 'D_LDO4'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ldo5'; 'D_LDO5'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ldo6'; 'D_LDO6'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0atb0_a'; 'D_M0ATB0_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0atb0_b'; 'D_M0ATB0_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0atb1_a'; 'D_M0ATB1_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0atb1_b'; 'D_M0ATB1_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0bkup'; 'D_M0BKUP'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca0_a'; 'D_M0CA0_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca0_b'; 'D_M0CA0_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca1_a'; 'D_M0CA1_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca1_b'; 'D_M0CA1_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca2_a'; 'D_M0CA2_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca2_b'; 'D_M0CA2_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca3_a'; 'D_M0CA3_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca3_b'; 'D_M0CA3_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca4_a'; 'D_M0CA4_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca4_b'; 'D_M0CA4_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca5_a'; 'D_M0CA5_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ca5_b'; 'D_M0CA5_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0cka'; 'D_M0CKA'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ckan'; 'D_M0CKAN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ckb'; 'D_M0CKB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0ckbn'; 'D_M0CKBN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0cke0_a'; 'D_M0CKE0_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0cke0_b'; 'D_M0CKE0_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0cke1_a'; 'D_M0CKE1_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0cke1_b'; 'D_M0CKE1_B'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0cs0an'; 'D_M0CS0AN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0cs0bn'; 'D_M0CS0BN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0cs1an'; 'D_M0CS1AN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0cs1bn'; 'D_M0CS1BN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dm0'; 'D_M0DM0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dm1'; 'D_M0DM1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dm2'; 'D_M0DM2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dm3'; 'D_M0DM3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq0'; 'D_M0DQ0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq1'; 'D_M0DQ1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq10'; 'D_M0DQ10'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq11'; 'D_M0DQ11'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq12'; 'D_M0DQ12'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq13'; 'D_M0DQ13'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq14'; 'D_M0DQ14'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq15'; 'D_M0DQ15'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq16'; 'D_M0DQ16'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq17'; 'D_M0DQ17'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq18'; 'D_M0DQ18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq19'; 'D_M0DQ19'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq2'; 'D_M0DQ2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq20'; 'D_M0DQ20'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq21'; 'D_M0DQ21'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq22'; 'D_M0DQ22'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq23'; 'D_M0DQ23'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq24'; 'D_M0DQ24'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq25'; 'D_M0DQ25'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq26'; 'D_M0DQ26'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq27'; 'D_M0DQ27'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq28'; 'D_M0DQ28'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq29'; 'D_M0DQ29'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq3'; 'D_M0DQ3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq30'; 'D_M0DQ30'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq31'; 'D_M0DQ31'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq4'; 'D_M0DQ4'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq5'; 'D_M0DQ5'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq6'; 'D_M0DQ6'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq7'; 'D_M0DQ7'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq8'; 'D_M0DQ8'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dq9'; 'D_M0DQ9'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dqs0'; 'D_M0DQS0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dqs0n'; 'D_M0DQS0N'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dqs1'; 'D_M0DQS1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dqs1n'; 'D_M0DQS1N'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dqs2'; 'D_M0DQS2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dqs2n'; 'D_M0DQS2N'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dqs3'; 'D_M0DQS3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0dqs3n'; 'D_M0DQS3N'
MIN_NECK_WIDTH '0.1 MM'; 'D_M0PLLTESTA' 'D_M0PLLTESTB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0plltestb'; 'D_M0PLLTESTB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0resetn'; 'D_M0RESETN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0zq0'; 'D_M0ZQ0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0zq1'; 'D_M0ZQ1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0zqa'; 'D_M0ZQA'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_m0zqb'; 'D_M0ZQB'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_max16933_cs1'; 'D_MAX16933_CS1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_max16933_pwgd'; 'D_MAX16933_PWGD'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md01'; 'D_MD01'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md02'; 'D_MD02'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md03'; 'D_MD03'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md04'; 'D_MD04'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md05'; 'D_MD05'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md06'; 'D_MD06'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md09_18'; 'D_MD09_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md21_18'; 'D_MD21_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md23'; 'D_MD23'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md31'; 'D_MD31'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md32'; 'D_MD32'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md35_18'; 'D_MD35_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_md36'; 'D_MD36'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mdt0_18'; 'D_MDT0_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_cmd_v'; 'D_MMC_CMD_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_dta0_v'; 'D_MMC_DTA0_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_dta2_v'; 'D_MMC_DTA2_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_dta4_v'; 'D_MMC_DTA4_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_dta6_v'; 'D_MMC_DTA6_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_clk_sync_m_mon'; 'C_PCIE0_CLK_SYNC_M_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_tx0_m_18_soc'; 'D_PCIE0_TX0_M_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_tx1_m_18_soc'; 'D_PCIE0_TX1_M_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_clk_sync_m_mon'; 'C_PCIE1_CLK_SYNC_M_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_tx0_m_18_soc'; 'D_PCIE1_TX0_M_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_tx1_m_18_soc'; 'D_PCIE1_TX1_M_18_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_qspi0_ssl_a_18'; 'D_QSPI0_SSL_A_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_qspi0_ssl_b_18'; 'D_QSPI0_SSL_B_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_rc21012_vddd'; 'D_RC21012_VDDD'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_rpc_wpn_soc_18'; 'D_RPC_WPN_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_rstbn'; 'D_RSTBN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_rston_flash_18'; 'D_RSTON_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_rx0/md13_33\'; 'D_RX0/MD13_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_scif_clk_33'; 'D_SCIF_CLK_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_sck0/md07_33\'; 'D_SCK0/MD07_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_scl0/md16_33\'; 'D_SCL0/MD16_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_scl1/md39_33\'; 'D_SCL1/MD39_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_scl2/md22_33\'; 'D_SCL2/MD22_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_scl3/md37_33\'; 'D_SCL3/MD37_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_sda0/md25_33\'; 'D_SDA0/MD25_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_sda1/md40_33\'; 'D_SDA1/MD40_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_sda2/md36_33\'; 'D_SDA2/MD36_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_sd_cd_v'; 'D_SD_CD_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_sensevdd'; 'D_SENSEVDD'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_sensevdd_a'; 'D_SENSEVDD_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_sensevss'; 'D_SENSEVSS'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_sensevss_a'; 'D_SENSEVSS_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_slot_sd_cd'; 'D_SLOT_SD_CD'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_slot_sd_clk_v'; 'D_SLOT_SD_CLK_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_slot_sd_cmd_v'; 'D_SLOT_SD_CMD_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_slot_sd_dat0_v'; 'D_SLOT_SD_DAT0_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_slot_sd_dat1_v'; 'D_SLOT_SD_DAT1_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_slot_sd_dat2_v'; 'D_SLOT_SD_DAT2_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_slot_sd_dat3_v'; 'D_SLOT_SD_DAT3_V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_slot_sd_pwen'; 'D_SLOT_SD_PWEN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_test1_18'; 'D_TEST1_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_test2_18'; 'D_TEST2_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_test3_18'; 'D_TEST3_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_testm_18'; 'D_TESTM_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn0_avtp_pps_18'; 'D_TSN0_AVTP_PPS_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn0_mdc_18'; 'D_TSN0_MDC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn0_mdio_18'; 'D_TSN0_MDIO_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn0_resetn_18'; 'D_TSN0_RESETN_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn1_avtp_pps_18'; 'D_TSN1_AVTP_PPS_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn1_mdc_18'; 'D_TSN1_MDC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn1_mdio_18'; 'D_TSN1_MDIO_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn2_mdc_18'; 'D_TSN2_MDC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn2_mdio_18'; 'D_TSN2_MDIO_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk_p_mon'; 'D_TSN_CLK_P_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_tx0/md14_33\'; 'D_TX0/MD14_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_ref_clk_p_mon'; 'D_UFS0_REF_CLK_P_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_ufs_d1.2v\'; 'D_UFS_D1.2V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_ufs_d2.5v\'; 'D_UFS_D2.5V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs_vcc'; 'D_UFS_VCC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs_vccq'; 'D_UFS_VCCQ'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs_vccq2'; 'D_UFS_VCCQ2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_usb_dm_1'; 'D_USB_DM_1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_usb_dp'; 'D_USB_DP'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_usb_dp_cn'; 'D_USB_DP_CN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_vbias_5.0v\'; 'D_VBIAS_5.0V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vboost'; 'D_VBOOST'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_vdd0.8v\'; 'D_VDD0.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd09_ddrpll'; 'D_VDD09_DDRPLL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_cpgpll1'; 'D_VDD18_CPGPLL1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_cpgpll2'; 'D_VDD18_CPGPLL2'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_cpgpll3'; 'D_VDD18_CPGPLL3'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_cpgpll5'; 'D_VDD18_CPGPLL5'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_cpgpll6'; 'D_VDD18_CPGPLL6'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_ctlpll'; 'D_VDD18_CTLPLL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_ctlpll_a'; 'D_VDD18_CTLPLL_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_ctlpll_soc'; 'D_VDD18_CTLPLL_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_hoco'; 'D_VDD18_HOCO'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_mtrng'; 'D_VDD18_MTRNG'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_oco'; 'D_VDD18_OCO'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd18_trng1'; 'D_VDD18_TRNG1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq18_33_i2c'; 'D_VDDQ18_33_I2C'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq18_33_sdhi'; 'D_VDDQ18_33_SDHI'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq18_33_spi'; 'D_VDDQ18_33_SPI'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq18_33_tsn'; 'D_VDDQ18_33_TSN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq18_ctl'; 'D_VDDQ18_CTL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq18_pcie0'; 'D_VDDQ18_PCIE0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq18_pcie1'; 'D_VDDQ18_PCIE1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq18_tsn'; 'D_VDDQ18_TSN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq18_ufs0'; 'D_VDDQ18_UFS0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vddq33_ctl'; 'D_VDDQ33_CTL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd_ctl'; 'D_VDD_CTL'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd_ctl_a'; 'D_VDD_CTL_A'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd_pcie0'; 'D_VDD_PCIE0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd_pcie1'; 'D_VDD_PCIE1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd_tsn'; 'D_VDD_TSN'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vdd_ufs0'; 'D_VDD_UFS0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vmonout0n_18'; 'D_VMONOUT0N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vmonout0n_pmic_18'; 'D_VMONOUT0N_PMIC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vmonout1n_18'; 'D_VMONOUT1N_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vmonout1n_pmic_18'; 'D_VMONOUT1N_PMIC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_vout_d1.8v\'; 'D_VOUT_D1.8V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_vout_d3.3v\'; 'D_VOUT_D3.3V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_vout_ddr_d0.6v\'; 'D_VOUT_DDR_D0.6V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_vout_ddr_d1.1v\'; 'D_VOUT_DDR_D1.1V'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vsys'; 'D_VSYS'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vthref'; 'D_VTHREF'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vthsense'; 'D_VTHSENSE'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_v_test'; 'D_V_TEST'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):mux_to_slt_gpio_out1'; 'MUX_TO_SLT_GPIO_OUT1'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):mux_to_slt_int0'; 'MUX_TO_SLT_INT0'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):mux_to_slt_poweron'; 'MUX_TO_SLT_POWERON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):mux_to_slt_sysrst'; 'MUX_TO_SLT_SYSRST'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48063016'; 'N48063016'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48113347'; 'N48113347'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48289815'; 'N48289815'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48295885'; 'N48295885'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48295915'; 'N48295915'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48347496'; 'N48347496'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48348045'; 'N48348045'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48512337'; 'N48512337'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48642060'; 'N48642060'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48642073'; 'N48642073'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48642095'; 'N48642095'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48642117'; 'N48642117'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48713786'; 'N48713786'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48713871'; 'N48713871'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48737763'; 'N48737763'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016227'; 'N49016227'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016239'; 'N49016239'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016248'; 'N49016248'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016257'; 'N49016257'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016265'; 'N49016265'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016266'; 'N49016266'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016298'; 'N49016298'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016304'; 'N49016304'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016308'; 'N49016308'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016309'; 'N49016309'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016322'; 'N49016322'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016323'; 'N49016323'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016327'; 'N49016327'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016358'; 'N49016358'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49016388'; 'N49016388'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49090500'; 'N49090500'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842382'; 'N60842382'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842602'; 'N60842602'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49183545'; 'N49183545'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49183553'; 'N49183553'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49183581'; 'N49183581'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49183619'; 'N49183619'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49253094'; 'N49253094'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49253096'; 'N49253096'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49253105'; 'N49253105'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49253107'; 'N49253107'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49253116'; 'N49253116'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49253118'; 'N49253118'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49254404'; 'N49254404'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49254406'; 'N49254406'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49254416'; 'N49254416'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49254418'; 'N49254418'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292168'; 'N49292168'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292169'; 'N49292169'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292170'; 'N49292170'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292192'; 'N49292192'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292194'; 'N49292194'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292202'; 'N49292202'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292206'; 'N49292206'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292210'; 'N49292210'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292216'; 'N49292216'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292230'; 'N49292230'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292237'; 'N49292237'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292302'; 'N49292302'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292306'; 'N49292306'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292308'; 'N49292308'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292344'; 'N49292344'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292347'; 'N49292347'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292349'; 'N49292349'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49292350'; 'N49292350'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49680954'; 'N49680954'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49701986'; 'N49701986'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49701992'; 'N49701992'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49702013'; 'N49702013'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49702109'; 'N49702109'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49707777'; 'N49707777'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49707801'; 'N49707801'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49707834'; 'N49707834'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n49713026'; 'N49713026'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n50001141'; 'N50001141'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n50003131'; 'N50003131'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n50287871'; 'N50287871'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n50386494'; 'N50386494'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n50881863'; 'N50881863'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n51160947'; 'N51160947'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n51321776'; 'N51321776'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n51321866'; 'N51321866'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n51907280'; 'N51907280'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n51943993'; 'N51943993'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n51980501'; 'N51980501'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52588327'; 'N52588327'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52915205'; 'N52915205'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52950154'; 'N52950154'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52950201'; 'N52950201'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52950400'; 'N52950400'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52950411'; 'N52950411'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52951320'; 'N52951320'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52951324'; 'N52951324'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52951365'; 'N52951365'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52951375'; 'N52951375'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52954941'; 'N52954941'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52955850'; 'N52955850'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52955954'; 'N52955954'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52955996'; 'N52955996'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52956232'; 'N52956232'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52956238'; 'N52956238'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52956268'; 'N52956268'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52957546'; 'N52957546'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52957557'; 'N52957557'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52957559'; 'N52957559'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52957561'; 'N52957561'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52964381'; 'N52964381'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52966046'; 'N52966046'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52966048'; 'N52966048'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969299'; 'N52969299'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969319'; 'N52969319'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969327'; 'N52969327'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969382'; 'N52969382'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969388'; 'N52969388'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969410'; 'N52969410'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969419'; 'N52969419'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969441'; 'N52969441'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969479'; 'N52969479'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969489'; 'N52969489'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969495'; 'N52969495'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52969497'; 'N52969497'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52972702'; 'N52972702'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52972718'; 'N52972718'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52972734'; 'N52972734'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52972758'; 'N52972758'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52977367'; 'N52977367'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52983511'; 'N52983511'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52983525'; 'N52983525'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52986164'; 'N52986164'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52986193'; 'N52986193'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52989833'; 'N52989833'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n52991524'; 'N52991524'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53020221'; 'N53020221'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53022858'; 'N53022858'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53022978'; 'N53022978'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53025473'; 'N53025473'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53025476'; 'N53025476'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53052932'; 'N53052932'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53052944'; 'N53052944'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53054077'; 'N53054077'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53054088'; 'N53054088'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53057204'; 'N53057204'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53057697'; 'N53057697'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53325667'; 'N53325667'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53325707'; 'N53325707'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53876950'; 'N53876950'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53895529'; 'N53895529'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n53895532'; 'N53895532'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54016297'; 'N54016297'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54016816'; 'N54016816'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54218447'; 'N54218447'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54218572'; 'N54218572'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54218648'; 'N54218648'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54218650'; 'N54218650'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54218658'; 'N54218658'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54218686'; 'N54218686'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54218708'; 'N54218708'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54218796'; 'N54218796'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54218842'; 'N54218842'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54221971'; 'N54221971'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54221975'; 'N54221975'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54221991'; 'N54221991'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54222159'; 'N54222159'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54401929'; 'N54401929'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54402756'; 'N54402756'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54402765'; 'N54402765'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54402900'; 'N54402900'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54402930'; 'N54402930'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54402933'; 'N54402933'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54404820'; 'N54404820'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60801946'; 'N60801946'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60801799'; 'N60801799'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425164'; 'N54425164'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425165'; 'N54425165'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425169'; 'N54425169'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425170'; 'N54425170'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425174'; 'N54425174'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425175'; 'N54425175'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425183'; 'N54425183'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425184'; 'N54425184'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425188'; 'N54425188'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54425189'; 'N54425189'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54427126'; 'N54427126'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54427149'; 'N54427149'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54427168'; 'N54427168'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54427263'; 'N54427263'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54427266'; 'N54427266'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54427303'; 'N54427303'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54427311'; 'N54427311'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54427335'; 'N54427335'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429263'; 'N54429263'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429268'; 'N54429268'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429284'; 'N54429284'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429289'; 'N54429289'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429305'; 'N54429305'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429307'; 'N54429307'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429312'; 'N54429312'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429317'; 'N54429317'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429322'; 'N54429322'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429352'; 'N54429352'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429356'; 'N54429356'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429367'; 'N54429367'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54429371'; 'N54429371'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431589'; 'N54431589'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431625'; 'N54431625'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431642'; 'N54431642'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431644'; 'N54431644'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431658'; 'N54431658'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431768'; 'N54431768'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431770'; 'N54431770'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431772'; 'N54431772'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431802'; 'N54431802'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431817'; 'N54431817'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431818'; 'N54431818'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431828'; 'N54431828'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431836'; 'N54431836'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431837'; 'N54431837'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431924'; 'N54431924'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431953'; 'N54431953'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431985'; 'N54431985'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54431990'; 'N54431990'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54432001'; 'N54432001'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54432011'; 'N54432011'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54432017'; 'N54432017'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54432086'; 'N54432086'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54432103'; 'N54432103'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54435913'; 'N54435913'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54435933'; 'N54435933'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54435943'; 'N54435943'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54435947'; 'N54435947'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54435974'; 'N54435974'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54435977'; 'N54435977'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54435988'; 'N54435988'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54435991'; 'N54435991'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436002'; 'N54436002'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436021'; 'N54436021'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436024'; 'N54436024'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436027'; 'N54436027'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436028'; 'N54436028'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436038'; 'N54436038'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436042'; 'N54436042'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436045'; 'N54436045'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436052'; 'N54436052'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54436078'; 'N54436078'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54613869'; 'N54613869'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54613879'; 'N54613879'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54613906'; 'N54613906'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54614078'; 'N54614078'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54614093'; 'N54614093'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54614103'; 'N54614103'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54614426'; 'N54614426'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54616102'; 'N54616102'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54616227'; 'N54616227'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54620081'; 'N54620081'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54620398'; 'N54620398'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54621074'; 'N54621074'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54621209'; 'N54621209'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54621213'; 'N54621213'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54621217'; 'N54621217'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54621434'; 'N54621434'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54621438'; 'N54621438'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54621442'; 'N54621442'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54623183'; 'N54623183'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54623281'; 'N54623281'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54623379'; 'N54623379'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54623477'; 'N54623477'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54623570'; 'N54623570'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54623664'; 'N54623664'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54627734'; 'N54627734'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54627838'; 'N54627838'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54627939'; 'N54627939'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54628057'; 'N54628057'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54628063'; 'N54628063'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54716534'; 'N54716534'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54716818'; 'N54716818'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54716845'; 'N54716845'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54716856'; 'N54716856'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54719260'; 'N54719260'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54719271'; 'N54719271'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54719282'; 'N54719282'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54719308'; 'N54719308'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54719319'; 'N54719319'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54719330'; 'N54719330'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54719341'; 'N54719341'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54719352'; 'N54719352'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54721617'; 'N54721617'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54721628'; 'N54721628'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54721639'; 'N54721639'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54721665'; 'N54721665'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54721676'; 'N54721676'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54721687'; 'N54721687'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54721698'; 'N54721698'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54721709'; 'N54721709'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54785347'; 'N54785347'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54785358'; 'N54785358'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54785369'; 'N54785369'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54785395'; 'N54785395'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54785406'; 'N54785406'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54785417'; 'N54785417'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54785428'; 'N54785428'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54785439'; 'N54785439'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54889006'; 'N54889006'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54918948'; 'N54918948'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54920044'; 'N54920044'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54950562'; 'N54950562'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54950855'; 'N54950855'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54951244'; 'N54951244'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54951307'; 'N54951307'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54951370'; 'N54951370'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54952374'; 'N54952374'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54952437'; 'N54952437'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55045776'; 'N55045776'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55045780'; 'N55045780'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55045796'; 'N55045796'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55045924'; 'N55045924'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55198825'; 'N55198825'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55200917'; 'N55200917'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55319371'; 'N55319371'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55319379'; 'N55319379'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55319446'; 'N55319446'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55319454'; 'N55319454'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55319567'; 'N55319567'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320288'; 'N55320288'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320469'; 'N55320469'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320471'; 'N55320471'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320529'; 'N55320529'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320531'; 'N55320531'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320533'; 'N55320533'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320589'; 'N55320589'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320744'; 'N55320744'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320757'; 'N55320757'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320800'; 'N55320800'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320804'; 'N55320804'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320806'; 'N55320806'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320808'; 'N55320808'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320960'; 'N55320960'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55320966'; 'N55320966'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55321067'; 'N55321067'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55321071'; 'N55321071'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55384301'; 'N55384301'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55753970'; 'N55753970'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55754018'; 'N55754018'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55754066'; 'N55754066'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55754114'; 'N55754114'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55754162'; 'N55754162'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55754210'; 'N55754210'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55755211'; 'N55755211'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55755259'; 'N55755259'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55755307'; 'N55755307'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55755355'; 'N55755355'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55755403'; 'N55755403'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55755451'; 'N55755451'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55760497'; 'N55760497'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55760545'; 'N55760545'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55760593'; 'N55760593'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55760641'; 'N55760641'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55760689'; 'N55760689'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55760737'; 'N55760737'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55824964'; 'N55824964'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55824972'; 'N55824972'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55824980'; 'N55824980'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55824988'; 'N55824988'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55824996'; 'N55824996'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55825004'; 'N55825004'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55825092'; 'N55825092'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55825100'; 'N55825100'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55825108'; 'N55825108'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55825116'; 'N55825116'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55825124'; 'N55825124'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55825132'; 'N55825132'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55857548'; 'N55857548'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55888268'; 'N55888268'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55888835'; 'N55888835'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55969804'; 'N55969804'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55972126'; 'N55972126'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55972135'; 'N55972135'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55972171'; 'N55972171'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55972201'; 'N55972201'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55972469'; 'N55972469'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55972524'; 'N55972524'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55972548'; 'N55972548'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55972568'; 'N55972568'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55977294'; 'N55977294'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55977296'; 'N55977296'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55977974'; 'N55977974'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55977996'; 'N55977996'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55978000'; 'N55978000'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55978004'; 'N55978004'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55978042'; 'N55978042'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55978046'; 'N55978046'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55978099'; 'N55978099'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55978122'; 'N55978122'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55978149'; 'N55978149'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55978179'; 'N55978179'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n55978236'; 'N55978236'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56168829'; 'N56168829'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56234869'; 'N56234869'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842840'; 'N60842840'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60842846'; 'N60842846'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56423761'; 'N56423761'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56558997'; 'N56558997'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56577058'; 'N56577058'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56636852'; 'N56636852'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785058'; 'N56785058'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785134'; 'N56785134'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785171'; 'N56785171'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785559'; 'N56785559'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785740'; 'N56785740'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785742'; 'N56785742'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785800'; 'N56785800'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785802'; 'N56785802'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785804'; 'N56785804'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56785860'; 'N56785860'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786015'; 'N56786015'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786028'; 'N56786028'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786071'; 'N56786071'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786075'; 'N56786075'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786077'; 'N56786077'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786079'; 'N56786079'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786230'; 'N56786230'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786236'; 'N56786236'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786335'; 'N56786335'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56786339'; 'N56786339'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56894795'; 'N56894795'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56960441'; 'N56960441'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56960465'; 'N56960465'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56960504'; 'N56960504'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57076520'; 'N57076520'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57076523'; 'N57076523'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57172470'; 'N57172470'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57172479'; 'N57172479'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57172488'; 'N57172488'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57172500'; 'N57172500'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57172653'; 'N57172653'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57172659'; 'N57172659'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57172751'; 'N57172751'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57176045'; 'N57176045'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57176051'; 'N57176051'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57176057'; 'N57176057'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57176063'; 'N57176063'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57176067'; 'N57176067'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57176071'; 'N57176071'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57176075'; 'N57176075'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57176079'; 'N57176079'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57184399'; 'N57184399'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57184402'; 'N57184402'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57184405'; 'N57184405'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57184408'; 'N57184408'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57184442'; 'N57184442'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57188470'; 'N57188470'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57188476'; 'N57188476'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57188482'; 'N57188482'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57188486'; 'N57188486'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57188490'; 'N57188490'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57188494'; 'N57188494'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57188498'; 'N57188498'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57197285'; 'N57197285'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57197287'; 'N57197287'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57197304'; 'N57197304'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57197323'; 'N57197323'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57197342'; 'N57197342'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57197361'; 'N57197361'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57197403'; 'N57197403'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57199300'; 'N57199300'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57213734'; 'N57213734'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57215120'; 'N57215120'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57215122'; 'N57215122'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57215140'; 'N57215140'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57215142'; 'N57215142'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57215178'; 'N57215178'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57215698'; 'N57215698'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57215708'; 'N57215708'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57215725'; 'N57215725'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57320336'; 'N57320336'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57320754'; 'N57320754'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57321599'; 'N57321599'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57321601'; 'N57321601'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57321618'; 'N57321618'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57321639'; 'N57321639'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57321660'; 'N57321660'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57321680'; 'N57321680'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57321700'; 'N57321700'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57321708'; 'N57321708'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57321748'; 'N57321748'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57378727'; 'N57378727'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57378731'; 'N57378731'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57378753'; 'N57378753'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57378932'; 'N57378932'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57378936'; 'N57378936'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57378958'; 'N57378958'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57391217'; 'N57391217'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57391261'; 'N57391261'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57391290'; 'N57391290'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57391623'; 'N57391623'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57391625'; 'N57391625'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57391643'; 'N57391643'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57391645'; 'N57391645'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57391675'; 'N57391675'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57391681'; 'N57391681'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57392093'; 'N57392093'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57392103'; 'N57392103'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57392120'; 'N57392120'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57392787'; 'N57392787'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57392797'; 'N57392797'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57392814'; 'N57392814'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57393013'; 'N57393013'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57393023'; 'N57393023'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57393040'; 'N57393040'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57393251'; 'N57393251'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57393261'; 'N57393261'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57393278'; 'N57393278'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57393480'; 'N57393480'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57393490'; 'N57393490'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57393507'; 'N57393507'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57396346'; 'N57396346'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57396400'; 'N57396400'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57396402'; 'N57396402'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57396720'; 'N57396720'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57396774'; 'N57396774'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57396776'; 'N57396776'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57397106'; 'N57397106'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57397160'; 'N57397160'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57397162'; 'N57397162'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n57402694'; 'N57402694'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58316461'; 'N58316461'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58316484'; 'N58316484'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58318717'; 'N58318717'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58318760'; 'N58318760'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58330015'; 'N58330015'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58330028'; 'N58330028'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58457993'; 'N58457993'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58458010'; 'N58458010'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58634641'; 'N58634641'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58635467'; 'N58635467'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58635479'; 'N58635479'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58635498'; 'N58635498'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58636954'; 'N58636954'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58638027'; 'N58638027'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60784063'; 'N60784063'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60784065'; 'N60784065'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60784136'; 'N60784136'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710339'; 'N58710339'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710540'; 'N58710540'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710554'; 'N58710554'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710568'; 'N58710568'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710582'; 'N58710582'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710596'; 'N58710596'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710610'; 'N58710610'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710624'; 'N58710624'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710638'; 'N58710638'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710652'; 'N58710652'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58710657'; 'N58710657'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58711135'; 'N58711135'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58996036'; 'N58996036'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58996039'; 'N58996039'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58996045'; 'N58996045'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58996071'; 'N58996071'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58996074'; 'N58996074'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n58996077'; 'N58996077'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59101061'; 'N59101061'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59101075'; 'N59101075'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59101206'; 'N59101206'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59101210'; 'N59101210'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59101953'; 'N59101953'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59101967'; 'N59101967'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59102461'; 'N59102461'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59103355'; 'N59103355'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59103369'; 'N59103369'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_16/d_qspi_select_33\'; 'C_GP3_16/D_QSPI_SELECT_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp3_18/d_flash_qspi_select_33\'; 'C_GP3_18/D_FLASH_QSPI_SELECT_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vthref_soc'; 'D_VTHREF_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_vthsense_soc'; 'D_VTHSENSE_SOC'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60198180'; 'N60198180'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60198209'; 'N60198209'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60198902'; 'N60198902'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60200750'; 'N60200750'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60311042'; 'N60311042'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48236737'; 'N48236737'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n48236746'; 'N48236746'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59102496'; 'N59102496'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59102511'; 'N59102511'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n59104211'; 'N59104211'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60337220'; 'N60337220'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_clk_dif0_m_18'; 'C_PCIE0_CLK_DIF0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_rx0_p_18'; 'C_PCIE0_RX0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie0_rx1_p_18'; 'C_PCIE0_RX1_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_clk_dif0_m_18'; 'C_PCIE1_CLK_DIF0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_rx0_p_18'; 'C_PCIE1_RX0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):c_pcie1_rx1_p_18'; 'C_PCIE1_RX1_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_csn_flash_18'; 'D_CSN_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dq1_flash_18'; 'D_DQ1_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dq3_flash_18'; 'D_DQ3_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dq5_flash_18'; 'D_DQ5_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_dq7_flash_18'; 'D_DQ7_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_errorout_mn_33'; 'D_ERROROUT_MN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_etnb0refclk/etnb0txclk_33\'; 'D_ETNB0REFCLK/ETNB0TXCLK_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0rxd1_33'; 'D_ETNB0RXD1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0txd0_33'; 'D_ETNB0TXD0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_etnb0txen_33'; 'D_ETNB0TXEN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp5_07/etnb0rxd3_33\'; 'D_GP5_07/ETNB0RXD3_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp5_10/etnb0rxdv_33\'; 'D_GP5_10/ETNB0RXDV_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp5_17/etnb0txd2_33\'; 'D_GP5_17/ETNB0TXD2_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gp7_01_33'; 'D_GP7_01_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_02/fusecut_33\'; 'D_GP7_02/FUSECUT_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_04/pcie_clk_sel_33\'; 'D_GP7_04/PCIE_CLK_SEL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_05/pcie_clk_sel2_33\'; 'D_GP7_05/PCIE_CLK_SEL2_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gp7_08_33'; 'D_GP7_08_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_gp7_09_33'; 'D_GP7_09_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_10/sel_sdhi_d1.8v/ldo_33\'; 'D_GP7_10/SEL_SDHI_D1.8V/LDO_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_12/mmc_sw_sel_33\'; 'D_GP7_12/MMC_SW_SEL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_13/mmc_sw_en_33\'; 'D_GP7_13/MMC_SW_EN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_14/rc21012_gpio1_33\'; 'D_GP7_14/RC21012_GPIO1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_15/rc21012_gpio2_33\'; 'D_GP7_15/RC21012_GPIO2_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_22/tsn_rx_tx_sel_33\'; 'D_GP7_22/TSN_RX_TX_SEL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_gp7_23/tsn_rx_tx_pd_33\'; 'D_GP7_23/TSN_RX_TX_PD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_i2c0_scl_33'; 'D_I2C0_SCL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_i2c0_sda_33'; 'D_I2C0_SDA_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_intn_flash_18'; 'D_INTN_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_intp32_33'; 'D_INTP32_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_keep_1st_power/gp4_16_33\'; 'D_KEEP_1ST_POWER/GP4_16_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_refclk_33'; 'D_KSZ_REFCLK_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_resetn_33'; 'D_KSZ_RESETN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_rxd1_33'; 'D_KSZ_RXD1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_txd0_33'; 'D_KSZ_TXD0_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_tx_en_33'; 'D_KSZ_TX_EN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ksz_xi_33'; 'D_KSZ_XI_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_led0/nwayen_33\'; 'D_LED0/NWAYEN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_led1/speed_33\'; 'D_LED1/SPEED_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_led_cnt0/gp4_00_33\'; 'D_LED_CNT0/GP4_00_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_led_cnt1/gp4_01_33\'; 'D_LED_CNT1/GP4_01_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_led_cnt2/gp4_02_33\'; 'D_LED_CNT2/GP4_02_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_l_act_33'; 'D_L_ACT_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_l_led1_33'; 'D_L_LED1_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_l_led2_33'; 'D_L_LED2_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_l_lnk_33'; 'D_L_LNK_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_sw_en_a_33'; 'D_MMC_SW_EN_A_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_mmc_sw_sel_a_33'; 'D_MMC_SW_SEL_A_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_clk_dif0_p_18'; 'D_PCIE0_CLK_DIF0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_clk_p_18'; 'D_PCIE0_CLK_P_18'
RELATIVE_PROPAGATION_DELAY 'MG1_D_PCIE_CLK0:G:R1368.1:U2.AF13:0 ns:5 %:'; 'D_PCIE0_CLK_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_resref_18'; 'D_PCIE0_RESREF_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_rx1_p_18'; 'D_PCIE0_RX1_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_clk_dif0_m_18'; 'D_PCIE1_CLK_DIF0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie1_rx0_m_18'; 'D_PCIE1_RX0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_rds_flash_18'; 'D_RDS_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_resetn_flash_18'; 'D_RESETN_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_riic0scl_33'; 'D_RIIC0SCL_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_riic0sda_33'; 'D_RIIC0SDA_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_softsw_cnt0/gp4_13_33\'; 'D_SOFTSW_CNT0/GP4_13_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\d_softsw_cnt1/gp4_14_33\'; 'D_SOFTSW_CNT1/GP4_14_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk0_cn_m_18'; 'D_TSN_CLK0_CN_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk0_cn_p_18'; 'D_TSN_CLK0_CN_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk1_cn_p_18'; 'D_TSN_CLK1_CN_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk2_cn_p_18'; 'D_TSN_CLK2_CN_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk_m_18'; 'D_TSN_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_clk_p_b_18'; 'D_TSN_CLK_P_B_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_resref_18'; 'D_TSN_RESREF_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx0_p_18'; 'D_TSN_RX0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx0_p_soc_18'; 'D_TSN_RX0_P_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx1_p_18'; 'D_TSN_RX1_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx1_p_soc_18'; 'D_TSN_RX1_P_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx2_p_18'; 'D_TSN_RX2_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_rx2_p_soc_18'; 'D_TSN_RX2_P_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx0_p_18'; 'D_TSN_TX0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx0_p_soc_18'; 'D_TSN_TX0_P_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx1_p_18'; 'D_TSN_TX1_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx1_p_soc_18'; 'D_TSN_TX1_P_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx2_p_18'; 'D_TSN_TX2_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_tsn_tx2_p_soc_18'; 'D_TSN_TX2_P_SOC_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_ref_clk_m_18'; 'D_UFS0_REF_CLK_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_ref_clk_p_b_18'; 'D_UFS0_REF_CLK_P_B_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_res_ref_18'; 'D_UFS0_RES_REF_18'
DIFFP_PHASE_TOL '0.0635 mm'; 'D_UFS0_RX0_M_18' 'D_UFS0_RX0_P_18' 'D_UFS0_TX0_M_18' 'D_UFS0_TX0_P_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_rx0_m_18'; 'D_UFS0_RX0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs0_tx0_m_18'; 'D_UFS0_TX0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_ufs30_refclk_12'; 'D_UFS30_REFCLK_12'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_wpn_flash_18'; 'D_WPN_FLASH_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54718396'; 'N54718396'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n54718496'; 'N54718496'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60639076'; 'N60639076'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_rx0_m_18'; 'D_PCIE0_RX0_M_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_12/gp_erroroutn_mon_33\'; 'C_GP4_12/GP_ERROROUTN_MON_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_15/d_pmic_pwgd_33\'; 'C_GP4_15/D_PMIC_PWGD_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_18/d_presetout0n_33\'; 'C_GP4_18/D_PRESETOUT0N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp4_17/d_presetout1n_33\'; 'C_GP4_17/D_PRESETOUT1N_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp2_01/d_dut_pwron_18\'; 'C_GP2_01/D_DUT_PWRON_18'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_07/ad7490_din_33\'; 'C_GP1_07/AD7490_DIN_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp1_06/ad7490_dout_33\'; 'C_GP1_06/AD7490_DOUT_33'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61818207'; 'N61818207'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61819243'; 'N61819243'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61819246'; 'N61819246'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):\c_gp7_07/dut_nc_on\'; 'C_GP7_07/DUT_NC_ON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60519213'; 'N60519213'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56573369'; 'N56573369'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56573396'; 'N56573396'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56573390'; 'N56573390'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56572204'; 'N56572204'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60522021'; 'N60522021'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n60522164'; 'N60522164'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61732005'; 'N61732005'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n56569350'; 'N56569350'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61732427'; 'N61732427'
SPACING_CONSTRAINT_SET 'DEFAULT_PCIE_CLK_MON'; 'D_PCIE0_CLK_SYNC_MON' 'D_PCIE1_CLK_SYNC_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):d_pcie0_clk_sync_mon'; 'D_PCIE0_CLK_SYNC_MON'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61734287'; 'N61734287'
LOGICAL_PATH '@\r-cars4n_slt_board_rev001\.schematic1(sch_1):n61734305'; 'N61734305'
$PINS
$A_PROPERTIES
CLIP_DRAWING 'CLIP_1'; SKT1.2 SKT1.4 SKT1.1 SKT1.3
$END
