

================================================================
== Vitis HLS Report for 'bf_mult_1'
================================================================
* Date:           Thu Dec 26 18:43:19 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      650|    55406|  6.500 us|  0.554 ms|  650|  55406|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72   |bf_mult_1_Pipeline_VITIS_LOOP_33_1   |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78  |bf_mult_1_Pipeline_VITIS_LOOP_33_16  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |      649|    55405|   4 ~ 342|          -|          -|   162|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    985|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     197|    787|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     848|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1045|   1855|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72   |bf_mult_1_Pipeline_VITIS_LOOP_33_1   |        0|   0|   20|  721|    0|
    |grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78  |bf_mult_1_Pipeline_VITIS_LOOP_33_16  |        0|   0|  177|   66|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0|  197|  787|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |i_18_fu_195_p2                   |         +|   0|  0|   15|           8|           1|
    |and_ln820_fu_167_p2              |       and|   0|  0|  163|         163|         163|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|    2|           1|           1|
    |icmp_ln56_fu_129_p2              |      icmp|   0|  0|   11|           8|           8|
    |p_Result_s_fu_172_p2             |      icmp|   0|  0|   61|         163|           1|
    |tmp_V_fu_98_p3                   |    select|   0|  0|  166|           1|         166|
    |shl_ln820_fu_161_p2              |       shl|   0|  0|  567|           1|         163|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0|  985|         345|         503|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  42|          8|    1|          8|
    |i_01_fu_40           |   9|          2|    8|         16|
    |tmp_V_2_in_in_fu_44  |  14|          3|  166|        498|
    |tmp_V_4_fu_48        |   9|          2|  166|        332|
    |tmp_V_5_fu_52        |   9|          2|  166|        332|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  83|         17|  507|       1186|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                            |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                   |    7|   0|    7|          0|
    |grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78_ap_start_reg  |    1|   0|    1|          0|
    |grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72_ap_start_reg   |    1|   0|    1|          0|
    |i_01_fu_40                                                  |    8|   0|    8|          0|
    |p_Result_s_reg_260                                          |    1|   0|    1|          0|
    |reg_89                                                      |  166|   0|  166|          0|
    |tmp_V_2_in_in_fu_44                                         |  166|   0|  166|          0|
    |tmp_V_4_fu_48                                               |  166|   0|  166|          0|
    |tmp_V_5_fu_52                                               |  166|   0|  166|          0|
    |tmp_V_7_reg_251                                             |  165|   0|  166|          1|
    |tmp_reg_256                                                 |    1|   0|    1|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                       |  848|   0|  849|          1|
    +------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     bf_mult.1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     bf_mult.1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|     bf_mult.1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|     bf_mult.1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|     bf_mult.1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|     bf_mult.1|  return value|
|ap_return  |  out|  166|  ap_ctrl_hs|     bf_mult.1|  return value|
|z_V_read   |   in|  166|     ap_none|      z_V_read|        scalar|
|y_V_read   |   in|  163|     ap_none|      y_V_read|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

