Analysis & Synthesis report for main
Tue Oct 27 11:52:37 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |main|I2S:inst22|State
  9. State Machine - |main|MSC:inst21|State
 10. State Machine - |main|reset_dem:inst30|CS
 11. State Machine - |main|I2C:inst20|State
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: I2C:inst20
 17. Parameter Settings for User Entity Instance: FREQ_DIV:inst24
 18. Parameter Settings for User Entity Instance: FREQ_DIV:inst26
 19. Parameter Settings for User Entity Instance: ROM:inst
 20. Parameter Settings for User Entity Instance: BLINK:inst27
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 27 11:52:37 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; main                                        ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 230                                         ;
; Total pins                      ; 11                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path               ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------+---------+
; blink.vhd                        ; yes             ; User VHDL File                     ; Z:/DOC_INSA_2020/cm_elec/PRJ/blink.vhd     ;         ;
; reset_dem.vhd                    ; yes             ; User VHDL File                     ; Z:/DOC_INSA_2020/cm_elec/PRJ/reset_dem.vhd ;         ;
; FREQ_DIV.vhd                     ; yes             ; User VHDL File                     ; Z:/DOC_INSA_2020/cm_elec/PRJ/FREQ_DIV.vhd  ;         ;
; MSC.vhd                          ; yes             ; User VHDL File                     ; Z:/DOC_INSA_2020/cm_elec/PRJ/MSC.vhd       ;         ;
; DIV.vhd                          ; yes             ; User VHDL File                     ; Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd       ;         ;
; CPT.vhd                          ; yes             ; User VHDL File                     ; Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd       ;         ;
; ROM.vhd                          ; yes             ; User VHDL File                     ; Z:/DOC_INSA_2020/cm_elec/PRJ/ROM.vhd       ;         ;
; I2S.vhd                          ; yes             ; User VHDL File                     ; Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd       ;         ;
; I2C.vhd                          ; yes             ; User VHDL File                     ; Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd       ;         ;
; main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf      ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 316                          ;
;                                             ;                              ;
; Combinational ALUT usage for logic          ; 442                          ;
;     -- 7 input functions                    ; 3                            ;
;     -- 6 input functions                    ; 179                          ;
;     -- 5 input functions                    ; 66                           ;
;     -- 4 input functions                    ; 38                           ;
;     -- <=3 input functions                  ; 156                          ;
;                                             ;                              ;
; Dedicated logic registers                   ; 230                          ;
;                                             ;                              ;
; I/O pins                                    ; 11                           ;
;                                             ;                              ;
; Total DSP Blocks                            ; 0                            ;
;                                             ;                              ;
; Maximum fan-out node                        ; reset_dem:inst30|Reset_n_out ;
; Maximum fan-out                             ; 155                          ;
; Total fan-out                               ; 2722                         ;
; Average fan-out                             ; 3.92                         ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------+-------------+--------------+
; |main                      ; 442 (2)             ; 230 (0)                   ; 0                 ; 0          ; 11   ; 0            ; |main                  ; main        ; work         ;
;    |BLINK:inst27|          ; 33 (33)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |main|BLINK:inst27     ; BLINK       ; work         ;
;    |CPT:inst3|             ; 15 (15)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |main|CPT:inst3        ; CPT         ; work         ;
;    |DIV:inst23|            ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |main|DIV:inst23       ; DIV         ; work         ;
;    |FREQ_DIV:inst24|       ; 15 (15)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |main|FREQ_DIV:inst24  ; FREQ_DIV    ; work         ;
;    |FREQ_DIV:inst26|       ; 19 (19)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |main|FREQ_DIV:inst26  ; FREQ_DIV    ; work         ;
;    |I2C:inst20|            ; 27 (27)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |main|I2C:inst20       ; I2C         ; work         ;
;    |I2S:inst22|            ; 42 (42)             ; 77 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |main|I2S:inst22       ; I2S         ; work         ;
;    |MSC:inst21|            ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |main|MSC:inst21       ; MSC         ; work         ;
;    |ROM:inst|              ; 242 (242)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |main|ROM:inst         ; ROM         ; work         ;
;    |reset_dem:inst30|      ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |main|reset_dem:inst30 ; reset_dem   ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |main|I2S:inst22|State                                                    ;
+----------------+-------------+-------------+-------------+----------------+---------------+
; Name           ; State.Ender ; State.SendR ; State.SendL ; State.Starter1 ; State.Starter ;
+----------------+-------------+-------------+-------------+----------------+---------------+
; State.Starter  ; 0           ; 0           ; 0           ; 0              ; 0             ;
; State.Starter1 ; 0           ; 0           ; 0           ; 1              ; 1             ;
; State.SendL    ; 0           ; 0           ; 1           ; 0              ; 1             ;
; State.SendR    ; 0           ; 1           ; 0           ; 0              ; 1             ;
; State.Ender    ; 1           ; 0           ; 0           ; 0              ; 1             ;
+----------------+-------------+-------------+-------------+----------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|MSC:inst21|State                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------------+-------------+------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+-----------------+---------------+
; Name              ; State.Svol2 ; State.Svol1 ; State.Sgo1 ; State.SendI2C_St6 ; State.SendI2C_A6 ; State.SendI2C_St5 ; State.SendI2C_A5 ; State.SendI2C_St4 ; State.SendI2C_A4 ; State.SendI2C_St3 ; State.SendI2C_A3 ; State.SendI2C_St2 ; State.SendI2C_A2 ; State.SendI2C_St1 ; State.SendI2C_A1 ; State.SendI2C_St ; State.SendI2C_A ; State.Starter ;
+-------------------+-------------+-------------+------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+-----------------+---------------+
; State.Starter     ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 0             ;
; State.SendI2C_A   ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 1               ; 1             ;
; State.SendI2C_St  ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                ; 0               ; 1             ;
; State.SendI2C_A1  ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                ; 0               ; 1             ;
; State.SendI2C_St1 ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_A2  ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_St2 ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_A3  ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_St3 ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_A4  ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_St4 ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_A5  ; 0           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_St5 ; 0           ; 0           ; 0          ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_A6  ; 0           ; 0           ; 0          ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.SendI2C_St6 ; 0           ; 0           ; 0          ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.Sgo1        ; 0           ; 0           ; 1          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.Svol1       ; 0           ; 1           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
; State.Svol2       ; 1           ; 0           ; 0          ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0               ; 1             ;
+-------------------+-------------+-------------+------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+-----------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |main|reset_dem:inst30|CS              ;
+---------------+--------------+---------------+---------+
; Name          ; CS.State_End ; CS.State_Wait ; CS.IDLE ;
+---------------+--------------+---------------+---------+
; CS.IDLE       ; 0            ; 0             ; 0       ;
; CS.State_Wait ; 0            ; 1             ; 1       ;
; CS.State_End  ; 1            ; 0             ; 1       ;
+---------------+--------------+---------------+---------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|I2C:inst20|State                                                                                                   ;
+----------------+-------------+---------------+------------+----------------+------------+---------------+----------------+---------------+
; Name           ; State.Ender ; State.SendEnd ; State.Ack2 ; State.SendData ; State.Ack1 ; State.SendIns ; State.SendAddr ; State.Starter ;
+----------------+-------------+---------------+------------+----------------+------------+---------------+----------------+---------------+
; State.Starter  ; 0           ; 0             ; 0          ; 0              ; 0          ; 0             ; 0              ; 0             ;
; State.SendAddr ; 0           ; 0             ; 0          ; 0              ; 0          ; 0             ; 1              ; 1             ;
; State.SendIns  ; 0           ; 0             ; 0          ; 0              ; 0          ; 1             ; 0              ; 1             ;
; State.Ack1     ; 0           ; 0             ; 0          ; 0              ; 1          ; 0             ; 0              ; 1             ;
; State.SendData ; 0           ; 0             ; 0          ; 1              ; 0          ; 0             ; 0              ; 1             ;
; State.Ack2     ; 0           ; 0             ; 1          ; 0              ; 0          ; 0             ; 0              ; 1             ;
; State.SendEnd  ; 0           ; 1             ; 0          ; 0              ; 0          ; 0             ; 0              ; 1             ;
; State.Ender    ; 1           ; 0             ; 0          ; 0              ; 0          ; 0             ; 0              ; 1             ;
+----------------+-------------+---------------+------------+----------------+------------+---------------+----------------+---------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; MSC:inst21|DATA_I2C[6]                 ; Stuck at GND due to stuck port data_in ;
; MSC:inst21|INS_I2C[4..7]               ; Stuck at GND due to stuck port data_in ;
; I2C:inst20|temp2[0]                    ; Stuck at VCC due to stuck port data_in ;
; I2C:inst20|temp[9]                     ; Stuck at VCC due to stuck port data_in ;
; I2C:inst20|temp[6..8]                  ; Stuck at GND due to stuck port data_in ;
; I2C:inst20|temp[4,5]                   ; Stuck at VCC due to stuck port data_in ;
; I2C:inst20|temp[3]                     ; Stuck at GND due to stuck port data_in ;
; I2C:inst20|temp[2]                     ; Stuck at VCC due to stuck port data_in ;
; I2C:inst20|temp[0,1]                   ; Stuck at GND due to stuck port data_in ;
; I2C:inst20|temp2[2]                    ; Stuck at GND due to stuck port data_in ;
; I2C:inst20|temp2[1]                    ; Stuck at VCC due to stuck port data_in ;
; DIV:inst23|D[0..7]                     ; Stuck at GND due to stuck port data_in ;
; CPT:inst3|Cpts[0..6]                   ; Merged with CPT:inst3|Cpts[7]          ;
; MSC:inst21|DATA_I2C[5,7]               ; Merged with MSC:inst21|INS_I2C[0]      ;
; CPT:inst3|Cpts[7]                      ; Stuck at GND due to stuck port data_in ;
; CPT:inst3|DATA_O[7]                    ; Merged with CPT:inst3|Cpte[7]          ;
; CPT:inst3|DATA_O[6]                    ; Merged with CPT:inst3|Cpte[6]          ;
; CPT:inst3|DATA_O[5]                    ; Merged with CPT:inst3|Cpte[5]          ;
; CPT:inst3|DATA_O[4]                    ; Merged with CPT:inst3|Cpte[4]          ;
; CPT:inst3|DATA_O[3]                    ; Merged with CPT:inst3|Cpte[3]          ;
; CPT:inst3|DATA_O[2]                    ; Merged with CPT:inst3|Cpte[2]          ;
; CPT:inst3|DATA_O[1]                    ; Merged with CPT:inst3|Cpte[1]          ;
; CPT:inst3|DATA_O[0]                    ; Merged with CPT:inst3|Cpte[0]          ;
; DIV:inst23|Cpte[8,9]                   ; Stuck at GND due to stuck port data_in ;
; CPT:inst3|DATA_O[9]                    ; Merged with CPT:inst3|Cpts[9]          ;
; CPT:inst3|DATA_O[8]                    ; Merged with CPT:inst3|Cpts[8]          ;
; reset_dem:inst30|CS.IDLE               ; Lost fanout                            ;
; I2S:inst22|State.Ender                 ; Stuck at GND due to stuck port data_in ;
; DIV:inst23|D[8]                        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 51 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 230   ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 165   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 67    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; I2C:inst20|S~en                         ; 1       ;
; I2S:inst22|Cpte[4]                      ; 4       ;
; I2S:inst22|Cpte[3]                      ; 13      ;
; I2S:inst22|Cpte[2]                      ; 16      ;
; I2S:inst22|Cpte[1]                      ; 15      ;
; I2S:inst22|Cpte[0]                      ; 15      ;
; I2C:inst20|Cpte[1]                      ; 12      ;
; I2C:inst20|Cpte[2]                      ; 11      ;
; I2C:inst20|Cpte[0]                      ; 13      ;
; reset_dem:inst30|count[2]               ; 5       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |main|DIV:inst23|Cpte[0]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|DIV:inst23|Cpte[9]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |main|I2S:inst22|DtL[6]     ;
; 33:1               ; 2 bits    ; 44 LEs        ; 42 LEs               ; 2 LEs                  ; No         ; |main|I2S:inst22|S          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |main|I2S:inst22|Selector9  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |main|I2S:inst22|Selector8  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |main|I2C:inst20|Selector5  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |main|I2C:inst20|Selector10 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C:inst20 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addr           ; 564   ; Signed Integer                 ;
; EN             ; 3     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FREQ_DIV:inst24 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; div            ; 500   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FREQ_DIV:inst26 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; div            ; 3551  ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; rom_size_x     ; 5     ; Signed Integer               ;
; rom_size_y     ; 2     ; Signed Integer               ;
; data_width     ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLINK:inst27 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; ratio          ; 50000000 ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 230                         ;
;     CLR               ; 99                          ;
;     CLR SCLR          ; 63                          ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 3                           ;
;     plain             ; 1                           ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 442                         ;
;     arith             ; 63                          ;
;         1 data inputs ; 63                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 376                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 66                          ;
;         6 data inputs ; 179                         ;
; boundary_port         ; 11                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 27 11:52:16 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file blink.vhd
    Info (12022): Found design unit 1: BLINK-dfl File: Z:/DOC_INSA_2020/cm_elec/PRJ/blink.vhd Line: 13
    Info (12023): Found entity 1: BLINK File: Z:/DOC_INSA_2020/cm_elec/PRJ/blink.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reset_dem.vhd
    Info (12022): Found design unit 1: reset_dem-bhv File: Z:/DOC_INSA_2020/cm_elec/PRJ/reset_dem.vhd Line: 17
    Info (12023): Found entity 1: reset_dem File: Z:/DOC_INSA_2020/cm_elec/PRJ/reset_dem.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file freq_div.vhd
    Info (12022): Found design unit 1: FREQ_DIV-dfl File: Z:/DOC_INSA_2020/cm_elec/PRJ/FREQ_DIV.vhd Line: 13
    Info (12023): Found entity 1: FREQ_DIV File: Z:/DOC_INSA_2020/cm_elec/PRJ/FREQ_DIV.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file msc.vhd
    Info (12022): Found design unit 1: MSC-dfl File: Z:/DOC_INSA_2020/cm_elec/PRJ/MSC.vhd Line: 14
    Info (12023): Found entity 1: MSC File: Z:/DOC_INSA_2020/cm_elec/PRJ/MSC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file div.vhd
    Info (12022): Found design unit 1: DIV-dfl File: Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd Line: 13
    Info (12023): Found entity 1: DIV File: Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpt.vhd
    Info (12022): Found design unit 1: CPT-dfl File: Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd Line: 13
    Info (12023): Found entity 1: CPT File: Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-bhv File: Z:/DOC_INSA_2020/cm_elec/PRJ/ROM.vhd Line: 14
    Info (12023): Found entity 1: ROM File: Z:/DOC_INSA_2020/cm_elec/PRJ/ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file i2s.vhd
    Info (12022): Found design unit 1: I2S-dfl File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd Line: 13
    Info (12023): Found entity 1: I2S File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file i2c.vhd
    Info (12022): Found design unit 1: I2C-dfl File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd Line: 14
    Info (12023): Found entity 1: I2C File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: main
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (275011): Block or symbol "GND" of instance "inst10" overlaps another block or symbol
Warning (275011): Block or symbol "GND" of instance "inst12" overlaps another block or symbol
Warning (275011): Block or symbol "GND" of instance "inst13" overlaps another block or symbol
Warning (275011): Block or symbol "GND" of instance "inst16" overlaps another block or symbol
Info (12128): Elaborating entity "I2C" for hierarchy "I2C:inst20"
Info (12128): Elaborating entity "FREQ_DIV" for hierarchy "FREQ_DIV:inst24"
Warning (10492): VHDL Process Statement warning at FREQ_DIV.vhd(35): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/DOC_INSA_2020/cm_elec/PRJ/FREQ_DIV.vhd Line: 35
Info (12128): Elaborating entity "reset_dem" for hierarchy "reset_dem:inst30"
Info (12128): Elaborating entity "MSC" for hierarchy "MSC:inst21"
Info (12128): Elaborating entity "I2S" for hierarchy "I2S:inst22"
Info (12128): Elaborating entity "FREQ_DIV" for hierarchy "FREQ_DIV:inst26"
Warning (10492): VHDL Process Statement warning at FREQ_DIV.vhd(35): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/DOC_INSA_2020/cm_elec/PRJ/FREQ_DIV.vhd Line: 35
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst"
Info (12128): Elaborating entity "DIV" for hierarchy "DIV:inst23"
Warning (10492): VHDL Process Statement warning at DIV.vhd(24): signal "DATA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd Line: 24
Warning (10492): VHDL Process Statement warning at DIV.vhd(38): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd Line: 38
Info (12128): Elaborating entity "CPT" for hierarchy "CPT:inst3"
Warning (10492): VHDL Process Statement warning at CPT.vhd(22): signal "DATA_I" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd Line: 22
Warning (10492): VHDL Process Statement warning at CPT.vhd(23): signal "DATA_I" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd Line: 23
Info (12128): Elaborating entity "BLINK" for hierarchy "BLINK:inst27"
Warning (10492): VHDL Process Statement warning at blink.vhd(32): signal "So" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/DOC_INSA_2020/cm_elec/PRJ/blink.vhd Line: 32
Info (13000): Registers with preset signals will power-up high File: Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd Line: 26
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "CPT:inst3|Cpts[9]" is converted into an equivalent circuit using register "CPT:inst3|Cpts[9]~_emulated" and latch "CPT:inst3|Cpts[9]~1" File: Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd Line: 25
    Warning (13310): Register "CPT:inst3|Cpts[8]" is converted into an equivalent circuit using register "CPT:inst3|Cpts[8]~_emulated" and latch "CPT:inst3|Cpts[8]~5" File: Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register I2C:inst20|S~en will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd Line: 10
    Critical Warning (18010): Register I2S:inst22|Cpte[4] will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd Line: 30
    Critical Warning (18010): Register I2S:inst22|Cpte[3] will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd Line: 30
    Critical Warning (18010): Register I2S:inst22|Cpte[2] will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd Line: 30
    Critical Warning (18010): Register I2S:inst22|Cpte[1] will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd Line: 30
    Critical Warning (18010): Register I2S:inst22|Cpte[0] will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd Line: 30
    Critical Warning (18010): Register I2C:inst20|Cpte[1] will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd Line: 30
    Critical Warning (18010): Register I2C:inst20|Cpte[2] will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd Line: 30
    Critical Warning (18010): Register I2C:inst20|Cpte[0] will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd Line: 30
    Critical Warning (18010): Register DIV:inst23|D[8] will power up to High File: Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd Line: 26
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 543 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 532 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Tue Oct 27 11:52:37 2020
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:35


