[file:.\..\RD1171\source\Verilog\i2s_rx.v]
Enabled=1
[file:.\..\pll1.v]
Enabled=1
[file:.\..\RD1171\source\Verilog\I2S_Controller.v]
Enabled=1
[file:.\..\top.v]
Enabled=1
[file:.\..\my_tb.v]
Enabled=1
[View]
Entity=I2S_Controller_tb
Architecture=
TopLevelType=3
[file:.\..\fifo_right.v]
Enabled=1
[file:.\..\fifo_left.v]
Enabled=1
[file:.\..\zcr.v]
Enabled=1
[file:.\..\squares.v]
Enabled=1
[file:.\..\ste.v]
Enabled=1
