// Seed: 2447216865
module module_0 (
    input wire id_0
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wor id_9,
    input wor id_10
    , id_15,
    output wire id_11,
    input tri1 id_12,
    output wand id_13
);
  module_0(
      id_8
  );
  assign id_5 = id_12;
  always_comb @(posedge id_15) begin
    id_15 = id_7;
    fork : id_16
    join : id_17
  end
  wire id_18, id_19, id_20, id_21, id_22;
  id_23 :
  assert property (@(1) 1)
  else;
  wire id_24;
endmodule
