Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: main_timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_timer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_timer"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : main_timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/main_timer is now defined in a different file.  It was defined in "/home/ise/Documents/timer_catur/main_timer.vhd", and is now defined in "/home/ise/FPGA/timer_catur/main_timer.vhd".
WARNING:HDLParsers:3607 - Unit work/main_timer/Behavioral is now defined in a different file.  It was defined in "/home/ise/Documents/timer_catur/main_timer.vhd", and is now defined in "/home/ise/FPGA/timer_catur/main_timer.vhd".
Compiling vhdl file "/home/ise/FPGA/timer_catur/main_timer.vhd" in Library work.
Entity <main_timer> compiled.
Entity <main_timer> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main_timer> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main_timer> in library <work> (Architecture <behavioral>).
Entity <main_timer> analyzed. Unit <main_timer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <main_timer>.
    Related source file is "/home/ise/FPGA/timer_catur/main_timer.vhd".
    Found finite state machine <FSM_0> for signal <init_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 43                                             |
    | Inputs             | 3                                              |
    | Outputs            | 24                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | function_set                                   |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | done                                           |
    | Power Up State     | done                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit down counter for signal <black1_min>.
    Found 32-bit down counter for signal <black1_sec>.
    Found 32-bit down counter for signal <black2_min>.
    Found 32-bit down counter for signal <black2_sec>.
    Found 1-bit register for signal <blackIsRunning<0>>.
    Found 32-bit up counter for signal <count>.
    Found 20-bit register for signal <i>.
    Found 20-bit adder for signal <i$share0000> created at line 458.
    Found 11-bit register for signal <i2>.
    Found 11-bit adder for signal <i2$share0000> created at line 380.
    Found 17-bit register for signal <i3>.
    Found 17-bit adder for signal <i3$addsub0000>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <LCD_E0>.
    Found 1-bit register for signal <LCD_E1>.
    Found 4-bit register for signal <SF_D0>.
    Found 4-bit register for signal <SF_D1>.
    Found 1-bit register for signal <startCheck<0>>.
    Found 32-bit down counter for signal <timer_black>.
    Found 32-bit down counter for signal <timer_white>.
    Found 32-bit down counter for signal <white1_min>.
    Found 32-bit comparator lessequal for signal <white1_min$cmp_le0000> created at line 107.
    Found 32-bit comparator lessequal for signal <white1_min$cmp_le0001> created at line 107.
    Found 32-bit down counter for signal <white1_sec>.
    Found 32-bit down counter for signal <white2_min>.
    Found 32-bit down counter for signal <white2_sec>.
    Found 1-bit register for signal <whiteIsRunning<0>>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  11 Counter(s).
	inferred  62 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <main_timer> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 17-bit adder                                          : 1
 20-bit adder                                          : 1
# Counters                                             : 11
 32-bit down counter                                   : 10
 32-bit up counter                                     : 1
# Registers                                            : 11
 1-bit register                                        : 6
 11-bit register                                       : 1
 17-bit register                                       : 1
 20-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <tx_state/FSM> on signal <tx_state[1:7]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 high_setup | 0000100
 high_hold  | 0000010
 oneus      | 0001000
 low_setup  | 0010000
 low_hold   | 0100000
 fortyus    | 1000000
 done       | 0000001
------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <cur_state/FSM> on signal <cur_state[1:22]> with one-hot encoding.
----------------------------------------
 State        | Encoding
----------------------------------------
 init         | 0000000000000000000001
 function_set | 0000000000000000000010
 entry_set    | 0000000000000000000100
 set_display  | 0000000000000000001000
 clr_display  | 0000000000000000010000
 pause1       | 0000000000000000100000
 pause2       | 0100000000000000000000
 set_addr     | 0000000000000001000000
 set_addr2    | 0000000010000000000000
 white_box    | 0000000000000010000000
 min1_1s      | 0000000000000100000000
 min1_2s      | 0000000000001000000000
 colon1       | 0000000000010000000000
 sec1_1s      | 0000000000100000000000
 sec1_2s      | 0000000001000000000000
 black_box    | 0000000100000000000000
 min2_1s      | 0000001000000000000000
 min2_2s      | 0000010000000000000000
 colon2       | 0000100000000000000000
 sec2_1s      | 0001000000000000000000
 sec2_2s      | 0010000000000000000000
 done         | 1000000000000000000000
----------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <init_state/FSM> on signal <init_state[1:11]> with one-hot encoding.
--------------------------
 State     | Encoding
--------------------------
 idle      | 00000000001
 fifteenms | 00000000010
 one       | 00000000100
 two       | 00000001000
 three     | 00000010000
 four      | 00000100000
 five      | 00001000000
 six       | 00010000000
 seven     | 00100000000
 eight     | 01000000000
 done      | 10000000000
--------------------------
WARNING:Xst:1710 - FF/Latch <SF_D1_2> (without init value) has a constant value of 0 in block <main_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SF_D1_3> (without init value) has a constant value of 0 in block <main_timer>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 17-bit adder                                          : 1
 20-bit adder                                          : 1
# Counters                                             : 11
 32-bit down counter                                   : 10
 32-bit up counter                                     : 1
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SF_D1_2> (without init value) has a constant value of 0 in block <main_timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SF_D1_3> (without init value) has a constant value of 0 in block <main_timer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main_timer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_timer, actual ratio is 11.
WARNING:Xst:1426 - The value init of the FF/Latch cur_state_FSM_FFd22 hinder the constant cleaning in the block main_timer.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 452
 Flip-Flops                                            : 452

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_timer.ngr
Top Level Output File Name         : main_timer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 1896
#      GND                         : 1
#      INV                         : 317
#      LUT1                        : 87
#      LUT2                        : 318
#      LUT2_D                      : 1
#      LUT3                        : 29
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 227
#      LUT4_D                      : 9
#      LUT4_L                      : 13
#      MUXCY                       : 486
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 400
# FlipFlops/Latches                : 452
#      FDC                         : 22
#      FDCE                        : 345
#      FDE                         : 56
#      FDP                         : 2
#      FDPE                        : 27
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      537  out of   4656    11%  
 Number of Slice Flip Flops:            452  out of   9312     4%  
 Number of 4 input LUTs:               1006  out of   9312    10%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 452   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 396   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.042ns (Maximum Frequency: 110.595MHz)
   Minimum input arrival time before clock: 5.124ns
   Maximum output required time after clock: 8.402ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.042ns (frequency: 110.595MHz)
  Total number of paths / destination ports: 66792 / 821
-------------------------------------------------------------------------
Delay:               9.042ns (Levels of Logic = 6)
  Source:            i_13 (FF)
  Destination:       i_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_13 to i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  i_13 (i_13)
     LUT4:I0->O            1   0.704   0.424  init_state_cmp_eq00011_SW0_SW0 (N62)
     LUT4:I3->O            3   0.704   0.535  init_state_cmp_eq00011 (N6)
     LUT4:I3->O            3   0.704   0.610  init_state_cmp_eq0003 (init_state_cmp_eq0003)
     LUT4:I1->O            1   0.704   0.499  i_mux0001<0>145 (i_mux0001<0>145)
     LUT3_D:I1->O         19   0.704   1.089  i_mux0001<0>147 (N0)
     LUT4:I3->O            1   0.704   0.000  i_mux0001<8>1 (i_mux0001<8>)
     FDE:D                     0.308          i_11
    ----------------------------------------
    Total                      9.042ns (5.123ns logic, 3.919ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 65 / 61
-------------------------------------------------------------------------
Offset:              5.124ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SF_D0_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to SF_D0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           397   1.218   1.377  reset_IBUF (reset_IBUF)
     INV:I->O             56   0.704   1.270  reset_inv1_INV_0 (reset_inv)
     FDE:CE                    0.555          SF_D0_0
    ----------------------------------------
    Total                      5.124ns (2.477ns logic, 2.647ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 179 / 14
-------------------------------------------------------------------------
Offset:              8.402ns (Levels of Logic = 4)
  Source:            cur_state_FSM_FFd10 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      clk rising

  Data Path: cur_state_FSM_FFd10 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   1.057  cur_state_FSM_FFd10 (cur_state_FSM_FFd10)
     LUT4:I0->O            1   0.704   0.499  tx_byte<3>37 (tx_byte<3>37)
     LUT2:I1->O            1   0.704   0.424  tx_byte<3>38 (tx_byte<3>38)
     LUT4:I3->O            2   0.704   0.447  tx_byte<3>58 (LED_3_OBUF)
     OBUF:I->O                 3.272          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      8.402ns (5.975ns logic, 2.427ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 2.04 secs
 
--> 


Total memory usage is 641016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

