Command: vcs -full64 -sverilog +v2k -timescale=1ns/1ns -debug_acc+all -debug_region+cell+encrypt \
+notimingcheck +nospecify +vcs+flush+all -o simv -l compile.log -f rtl_list.f -f \
sim_list.f +incdir+../script -top tb_chien_search_capture_u +delay_mode_path -P /opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/novas.tab \
/opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/pli.a -R +fsdb+autoflush+plusargs \
-l run.log
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Sep 23 15:50:25 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../rtl/gf1024_mul_pb_k5_flat.v'
Parsing design file '../rtl/sync_fifo_ram.sv'
Parsing design file '../rtl/sync_fifo.sv'
Parsing design file '../rtl/chien_consts_pkg.svh'
Parsing design file '../rtl/chien_search_rtl.sv'
Parsing design file '../testbench/tb_chien_search.sv'
Parsing design file '../testbench/tb_chien_search_batch.sv'
Parsing design file '../testbench/tb_chien_search_capture_u.sv'
Top Level Modules:
       tb_chien_search_capture_u
TimeScale is 1 ns / 1 ps

Warning-[REO] Return expression omitted
../testbench/tb_chien_search_capture_u.sv, 220
  Return statement in non-void function 'seen_cw' must specify an expression.


Warning-[REO] Return expression omitted
../testbench/tb_chien_search_capture_u.sv, 364
  Return statement in non-void function 'seen_u_pos' must specify an 
  expression.

Starting vcs inline pass...

6 modules and 0 UDP read.
recompiling module tb_chien_search_capture_u
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory `/home/EDA/work/IEEE802_3_CZ/Hardware/Dec_chien/pre_sim/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/opt/synopsys/vcs_2022.06/T-2022.06/linux64/lib -L/opt/synopsys/vcs_2022.06/T-2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _53738_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs /opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -luclinative /opt/synopsys/vcs_2022.06/T-2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/opt/synopsys/vcs_2022.06/T-2022.06/linux64/lib/vcs_save_restore_new.o /opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/EDA/work/IEEE802_3_CZ/Hardware/Dec_chien/pre_sim/csrc' \

Command: /home/EDA/work/IEEE802_3_CZ/Hardware/Dec_chien/pre_sim/./simv +v2k +notimingcheck +nospecify +vcs+flush+all -a compile.log +fsdb+autoflush+plusargs -a run.log
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Sep 23 15:50 2025
*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file './dump.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
[TB] Sigma(low-first) deg=2 loaded (12 entries).
[TB][DUT] cw_idx=[7, 92]
[TB][DUT][U] pos=7  u=[1 (0x1), 833 (0x341), 887 (0x377), 124 (0x7c), 618 (0x26a), 816 (0x330), 381 (0x17d), 626 (0x272), 379 (0x17b), 486 (0x1e6), 603 (0x25b), 238 (0xee)]
[TB][DUT][U] pos=92  u=[1 (0x1), 482 (0x1e2), 761 (0x2f9), 771 (0x303), 238 (0xee), 971 (0x3cb), 855 (0x357), 286 (0x11e), 233 (0xe9), 620 (0x26c), 931 (0x3a3), 5 (0x5)]
[TB][REF] j_list=[451, 536]
[TB][REF] cw_idx=[7, 92]
$finish called from file "../testbench/tb_chien_search_capture_u.sv", line 341.
$finish at simulation time               335000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 335000 ps
CPU Time:      0.990 seconds;       Data structure size:   2.3Mb
Tue Sep 23 15:51:01 2025
CPU time: .828 seconds to compile + .549 seconds to elab + .424 seconds to link + 1.024 seconds in simulation
