#! https://zhuanlan.zhihu.com/p/573032543
# S1-Boot XV6 



## Memory-mapped IO

ç°ä»£çš„ä½“ç³»ç»“æ„å¤§å¤šä½¿ç”¨[MMIO](https://en.wikipedia.org/wiki/Memory-mapped_I/O)çš„å½¢å¼ï¼Œå³ä½¿ç”¨ç›¸åŒçš„åœ°å€æ€»çº¿æ¥å¯»å€å†…å­˜å’Œè¾“å…¥è¾“å‡ºè®¾å¤‡ï¼ˆç®€ç§°I/Oè®¾å¤‡ï¼‰ï¼Œå‰ææ˜¯I/Oè®¾å¤‡ä¸Šçš„è®¾å¤‡å†…å­˜å’Œå¯„å­˜å™¨éƒ½å·²ç»è¢«æ˜ å°„åˆ°å†…å­˜ç©ºé—´çš„æŸä¸ªåœ°å€ã€‚è¿™æ ·å½“CPUè®¿é—®æŸä¸ªåœ°å€çš„æ—¶å€™ï¼Œå¯èƒ½æ˜¯è¦è®¿é—®æŸä¸€éƒ¨åˆ†ç‰©ç†å†…å­˜ï¼Œä¹Ÿå¯èƒ½æ˜¯è¦è®¿é—®I/Oè®¾å¤‡ä¸Šçš„å†…å­˜ã€‚å› æ­¤ï¼Œè®¾å¤‡å†…å­˜ä¹Ÿå¯ä»¥é€šè¿‡å†…å­˜è®¿é—®æŒ‡ä»¤æ¥å®Œæˆè¯»å†™ã€‚

ä¸ä¹‹ç›¸å¯¹çš„æ˜¯ç±»ä¼¼8086ä¸Šï¼Œä½¿ç”¨ä¸“é—¨çš„`IN` `OUT`æŒ‡ä»¤è¿›è¡ŒIOæ“ä½œã€‚



ä¸‹å›¾æ˜¯`qemu-riscv`çš„ç‰©ç†åœ°å€æ˜ å°„å›¾ï¼Œå®Œæ•´çš„åœ°å€æ˜ å°„å¯è§ [riscv/virt.c#L75](https://github.com/qemu/qemu/blob/42e1e350bffc8d4614e568a03380b2ec34a131bf/hw/riscv/virt.c#L75) ã€‚

å…¶ä¸­ï¼Œ**ROMè¢«æ˜ å°„åˆ°`0x1000`ï¼ŒDRAMè¢«æ˜ å°„åˆ°`0x80000000`åœ°å€**ï¼Œè¿™ä¸¤ä¸ªåœ°å€ä¹‹é—´çš„ä¸ºIOè®¾å¤‡çš„æ˜ å°„ã€‚

![img](S1-Boot-XV6.assets/image-memory-map.png)





ä¸‹å›¾æ˜¯Intel Xeonçš„åœ°å€æ˜ å°„å›¾ï¼Œä½œä¸ºæ‹“å±•äº†è§£ã€‚

![image-20221012131834713](S1-Boot-XV6.assets/image-20221012131834713.png)

## RISC-V CPU reset

ä¸»æ¿ä¸Šç”µåï¼ŒCPUè¿›è¡Œresetï¼Œåˆå§‹åŒ–å¯„å­˜å™¨çš„çŠ¶æ€ã€‚

> 3.4  Reset
>
> Upon reset, a hartâ€™s privilege mode is set to M. The mstatus fields MIE and MPRV are reset to 0. If little-endian memory accesses are supported, the mstatus/mstatush field MBE is reset to 0. The misa register is reset to enable the maximal set of supported extensions and widest MXLEN, as described in Section 3.1.1. For implementations with the â€œAâ€ standard extension, there is no valid load reservation. **The pc is set to an implementation-defined reset vector.** The mcause register is set to a value indicating the cause of the reset. Writable PMP registersâ€™ A and L fields are set to 0, unless the platform mandates a different reset value for some PMP registersâ€™ A and L fields. 

ä¼—å¤šå¯„å­˜å™¨ä¸­ï¼Œæˆ‘ä»¬æš‚æ—¶åªè¿½è¸ª`pc`çš„å€¼ï¼Œæ–‡æ¡£ä¸­è¯´`pc`å¯„å­˜å™¨çš„åˆå§‹å€¼æ˜¯ç”±å®ç°å®šä¹‰çš„ï¼Œå› æ­¤éœ€è¦çœ‹`qemu-riscv`çš„å®ç°ã€‚

> https://github.com/slavaim/riscv-notes/blob/master/bbl/boot.md

`qemu-riscv`çš„å®ç°ä¸­ï¼Œcpu resetå`pc`å¯„å­˜å™¨çš„å€¼è¢«åˆå§‹åŒ–ä¸º`DEFAULT_RSTVEC = 0x00001000`ï¼Œè¿™ä¸ªåœ°å€æ­£æ˜¯`boot ROM`çš„ä½ç½®ã€‚

> The 0x00001000 address is mapped to ROM with a trampoline code to 0x80000000. `AUIPC` instruction moves its immediate value 12 bits to the left and adds to the current PC , so `t0 = 0(x7ffff<<12)+ 0x1000 = 0x80000000`

```assembly
(gdb) x/2i 0x1000
   0x1000:	auipc	t0,0x7ffff
   0x1004:	jr	t0
```

ç»è¿‡`boot rom`çš„è·³è½¬ï¼Œ`pc`å˜æˆäº†`0x80000000`ï¼Œæ­£æ˜¯DRAMè¢«æ˜ å°„çš„ä½ç½®ï¼ŒåŠ è½½ç¨‹åºå°†xv6å†…æ ¸ï¼ˆäºŒè¿›åˆ¶æ–‡ä»¶kernel/kernelï¼Œ260Kå¤§å°ï¼ŒOSæ‰€éœ€è¦çš„æ‰€æœ‰å­éƒ¨åˆ†è¢«é“¾æ¥æˆä¸€ä¸ªæ–‡ä»¶ï¼Œå³è¿™ä¸ªå†…æ ¸æ–‡ä»¶ï¼‰åŠ è½½åˆ°ç‰©ç†åœ°å€ä¸º`0x80000000`çš„å†…å­˜åœ°å€ã€‚

æ­¤æ—¶ï¼ŒCPUçœŸæ­£å¼€å§‹å»æ‰§è¡Œæ“ä½œç³»ç»Ÿçš„ä»£ç ï¼Œxv6ä»`entry.S`å¼€å§‹OSçš„ç¬¬ä¸€è¡Œä»£ç ã€‚





è€ŒçœŸå®ä¸–ç•Œä¸­çš„æµç¨‹è¦å¤æ‚çš„å¤šï¼Œä»resetåˆ°æŠŠæ§åˆ¶æƒäº¤ç»™OSï¼Œè¦ç»è¿‡ä¼—å¤šæµç¨‹ï¼Œä¸‹å›¾æ˜¯ä¸€ä¸ªç®€è¦è¯´æ˜ã€‚

![image-20221012132655088](S1-Boot-XV6.assets/image-20221012132655088.png)



## RISC-V Assembly

> https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md

RISC-V  GPRs(General purpose Registers)æœ‰32ä¸ªï¼Œä½¿ç”¨ä¸­æˆ‘ä»¬å¤§å¤šä½¿ç”¨ä»–ä»¬çš„ABI Nameã€‚

æ­¤å¤–ï¼ŒRISC-Væ¶æ„å®šä¹‰äº†ä¸€äº›æ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨ï¼ˆControl and Status Registerï¼ŒCSRï¼‰ï¼Œç”¨äºé…ç½®æˆ–è®°å½•ä¸€äº›è¿è¡Œçš„çŠ¶æ€ã€‚CSRå¯„å­˜å™¨æ˜¯å¤„ç†å™¨æ ¸å†…éƒ¨çš„å¯„å­˜å™¨ï¼Œä½¿ç”¨å…¶è‡ªå·±çš„åœ°å€ç¼–ç ç©ºé—´å’Œå­˜å‚¨å™¨å¯»å€çš„åœ°å€åŒºé—´å®Œå…¨æ— å…³ç³»ã€‚

CSRå¯„å­˜å™¨çš„è®¿é—®é‡‡ç”¨ä¸“ç”¨çš„CSRæŒ‡ä»¤ï¼ŒåŒ…æ‹¬CSRRWã€CSRRSã€CSRRCã€CSRRWIã€CSRRSIä»¥åŠCSRRCIæŒ‡ä»¤ã€‚



- åœ¨ç¡¬ä»¶ä¸­è¿˜æœ‰ä¸€ä¸ªå¯„å­˜å™¨å«åšç¨‹åºè®¡æ•°å™¨ï¼ˆProgram Counter Registerï¼‰ã€‚
- è¿˜æœ‰ä¸€å †æ§åˆ¶CPUå·¥ä½œæ–¹å¼çš„å¯„å­˜å™¨ï¼Œæ¯”å¦‚SATPï¼ˆSupervisor Address Translation and Protectionï¼‰å¯„å­˜å™¨ï¼Œå®ƒåŒ…å«äº†æŒ‡å‘page tableçš„ç‰©ç†å†…å­˜åœ°å€ã€‚
- è¿˜æœ‰ä¸€äº›å¯¹äºä»Šå¤©è®¨è®ºéå¸¸é‡è¦çš„å¯„å­˜å™¨ï¼Œæ¯”å¦‚STVECï¼ˆSupervisor Trap Vector Base Address Registerï¼‰å¯„å­˜å™¨ï¼Œå®ƒæŒ‡å‘äº†å†…æ ¸ä¸­å¤„ç†trapçš„æŒ‡ä»¤çš„èµ·å§‹åœ°å€ã€‚
- SEPCï¼ˆSupervisor Exception Program Counterï¼‰å¯„å­˜å™¨ï¼Œåœ¨trapçš„è¿‡ç¨‹ä¸­ä¿å­˜ç¨‹åºè®¡æ•°å™¨çš„å€¼ã€‚
- SSRATCHï¼ˆSupervisor Scratch Registerï¼‰å¯„å­˜å™¨ï¼Œè¿™ä¹Ÿæ˜¯ä¸ªéå¸¸é‡è¦çš„å¯„å­˜å™¨ã€‚
- ã€‚ã€‚ã€‚



å¸¸è§æŒ‡ä»¤ä¸ä¼ªæŒ‡ä»¤ï¼Œ

- `lui` (Load Upper Immediate): this sets `rd` to a 32-bit value with the low 12 bits being 0 and the high 20 bits coming from the U-type immediate.
- `auipc` (Add Upper Immediate to Program Counter): this sets `rd` to the sum of the current PC and a 32-bit value with the low 12 bits as 0 and the high 20 bits coming from the U-type immediate.
- `li` pseudo instruction which is used to load immediate values.
- `la` pseudo instruction which is used to load symbol addresses.
- `l{b|h|w|d} <rd>, <symbol>`: load byte, half word, word or double word from global[1](https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md#user-content-fn-1-01256c097a7da134ba4871d07fea9378)
- `s{b|h|w|d} <rd>, <symbol>, <rt>`: store byte, half word, word or double word to global[2](https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md#user-content-fn-2-01256c097a7da134ba4871d07fea9378)
- `call <symbol>`: call away subroutine[3](https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md#user-content-fn-3-01256c097a7da134ba4871d07fea9378)
- `call <rd>, <symbol>`: call away subroutine[4](https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md#user-content-fn-4-01256c097a7da134ba4871d07fea9378)
  - similar to `call <symbol>`, but `<rd>` is used to save the return address instead. 
- `jump <symbol>, <rt>`: jump to away routine[6](https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md#user-content-fn-6-01256c097a7da134ba4871d07fea9378)
- `jal` : jump to address and place return address in GPR.
- `jr` : jump to address
- `jalr`: jump to address and place return address in GPR.
  - the `JALR` instruction ignores the lowest bit of the calculated target address.
- ...

## RISC-V Privilege modes

RISC-Væ¶æ„å®šä¹‰äº†å››ç§å·¥ä½œæ¨¡å¼ï¼Œåˆç§°ç‰¹æƒæ¨¡å¼ï¼ˆPrivileged Modeï¼‰ï¼š

- Machine Modeï¼šæœºå™¨æ¨¡å¼ï¼Œç®€ç§°M Modeã€‚
- Supervisor Modeï¼šç›‘ç£æ¨¡å¼ï¼Œç®€ç§°S Modeã€‚
- User Modeï¼šç”¨æˆ·æ¨¡å¼ï¼Œç®€ç§°U Modeã€‚
- Debug Modeï¼šç”±å®ç°å®šä¹‰ï¼ŒDebug mode (D-mode) can be considered an additional privilege mode, with even more access than M-mode.

![image-20221012160034571](S1-Boot-XV6.assets/image-20221012160034571.png)



M,Sæ¨¡å¼éƒ½æœ‰å¯¹åº”çš„CSRå¯„å­˜å™¨ï¼Œå¦‚`mepc` `sepc` ...



RISC-Væ”¯æŒmachine/supervisor/user mode.

è€Œä»¥OSè§†è§’ï¼Œä»…åˆ†ä¸ºkernel/user mode.



ç³»ç»Ÿå¯åŠ¨æ—¶è·‘åœ¨machine modeï¼Œç„¶åè¿›å…¥supervisor modeï¼Œuser modeï¼Œæ­¤åæœ‰ä¸­æ–­æ—¶ï¼Œåˆä»user mode è¿›å…¥ supervisor modeï¼Œå¯ä»¥ç†è§£ä¸ºOSè§†è§’çš„kernel modeå¯¹åº”ç€supervisor mode.





## RISC-V CSRs(Control and Status Registers)

> https://five-embeddev.com/riscv-isa-manual/latest/machine.html#machine-level-csrs
>
> https://balancetwk.github.io/2020/12/05/hexo-blog/RISC_V_Note/RISC-V%20%E7%89%B9%E6%9D%83%E6%A8%A1%E5%BC%8F%EF%BC%9A%E6%9C%BA%E5%99%A8%E6%A8%A1%E5%BC%8F/

CSRæ§åˆ¶ç€å½“å‰ç³»ç»Ÿçš„çŠ¶æ€ï¼ŒåŒ…æ‹¬æ˜¯å¦å¼€ä¸­æ–­ï¼Œè®¾ç½®é¡µè¡¨ï¼Œè®¾ç½®ç‰¹æƒæ¨¡å¼ç­‰ç­‰ã€‚



e.g.

- `stvec`ï¼šå†…æ ¸åœ¨è¿™é‡Œå†™å…¥å…¶é™·é˜±å¤„ç†ç¨‹åºçš„åœ°å€ï¼›RISC-Vè·³è½¬åˆ°è¿™é‡Œå¤„ç†é™·é˜±ã€‚
- `sepc`ï¼šå½“å‘ç”Ÿé™·é˜±æ—¶ï¼ŒRISC-Vä¼šåœ¨è¿™é‡Œä¿å­˜ç¨‹åºè®¡æ•°å™¨`pc`ï¼ˆå› ä¸º`pc`ä¼šè¢«`stvec`è¦†ç›–ï¼‰ã€‚`sret`ï¼ˆä»é™·é˜±è¿”å›ï¼‰æŒ‡ä»¤ä¼šå°†`sepc`å¤åˆ¶åˆ°`pc`ã€‚å†…æ ¸å¯ä»¥å†™å…¥`sepc`æ¥æ§åˆ¶`sret`çš„å»å‘ã€‚
- `scause`ï¼š RISC-Våœ¨è¿™é‡Œæ”¾ç½®ä¸€ä¸ªæè¿°é™·é˜±åŸå› çš„æ•°å­—ã€‚
- `sscratch`ï¼šå†…æ ¸åœ¨è¿™é‡Œæ”¾ç½®äº†ä¸€ä¸ªå€¼ï¼Œè¿™ä¸ªå€¼åœ¨é™·é˜±å¤„ç†ç¨‹åºä¸€å¼€å§‹å°±ä¼šæ´¾ä¸Šç”¨åœºã€‚
  - Typically, `sscratch` is used to hold a pointer to the hart-local supervisor context while the hart is executing user code. At the beginning of a trap handler, ` sscratch` is swapped with a user register to provide an initial working register.
- `sstatus`ï¼šå…¶ä¸­çš„**SIE**ä½æ§åˆ¶è®¾å¤‡ä¸­æ–­æ˜¯å¦å¯ç”¨ã€‚å¦‚æœå†…æ ¸æ¸…ç©º**SIE**ï¼ŒRISC-Vå°†æ¨è¿Ÿè®¾å¤‡ä¸­æ–­ï¼Œç›´åˆ°å†…æ ¸é‡æ–°è®¾ç½®**SIE**ã€‚**SPP**ä½æŒ‡ç¤ºé™·é˜±æ˜¯æ¥è‡ªç”¨æˆ·æ¨¡å¼è¿˜æ˜¯ç®¡ç†æ¨¡å¼ï¼Œå¹¶æ§åˆ¶`sret`è¿”å›çš„æ¨¡å¼ã€‚
- ...





### `m/s status`



![image-20221012155553428](S1-Boot-XV6.assets/image-20221012155553428.png)

ä» machine mode åˆ° supervisor modeï¼š

1. è®¾ç½®mstatuså¯„å­˜å™¨çš„`mpp`å­—æ®µä¸º`0b01`ï¼ˆä»£è¡¨S modeï¼‰
2. è®¾ç½®å¥½mepcå¯„å­˜å™¨
3. æ‰§è¡Œmretï¼Œpcå˜æˆmepcä¸­çš„å€¼



![image-20221012155601018](S1-Boot-XV6.assets/image-20221012155601018.png)



ä» supervisor mode åˆ° user modeï¼š

1. è®¾ç½®sstatuså¯„å­˜å™¨çš„`spp`å­—æ®µä¸º`0b0`ï¼ˆä»£è¡¨U modeï¼‰
2. è®¾ç½®å¥½sepcå¯„å­˜å™¨
3. æ‰§è¡Œsret

### `satp`

![image-20221012160844406](S1-Boot-XV6.assets/image-20221012160844406.png)

![image-20221012160902663](S1-Boot-XV6.assets/image-20221012160902663.png)

æƒ³è¦ç¦ç”¨é¡µè¡¨åœ°å€ç¿»è¯‘ï¼Œéœ€è¦å°†modeå­—æ®µèµ‹å€¼0.

 *xv6*è¿è¡Œåœ¨*Sv39* RISC-Vä¸Šï¼Œå› æ­¤è¦ä½¿ç”¨é¡µè¡¨ï¼Œmodeå­—æ®µèµ‹å€¼8.

### `medeleg` / `mideleg`

> The machine exception delegation register (`medeleg`) and machine interrupt delegation register (` mideleg`) are MXLEN-bit read/write registers.



RISC-V æœ‰ä¸¤ä¸ªå¯„å­˜å™¨ medeleg å’Œ mideleg ï¼Œåˆ†åˆ«ç”¨äºå§”æ‰˜å¼‚å¸¸å’Œä¸­æ–­ã€‚

é»˜è®¤æƒ…å†µä¸‹ï¼Œä»»ä½•ç‰¹æƒçº§åˆ«çš„æ‰€æœ‰é™·é˜±éƒ½åœ¨æœºå™¨æ¨¡å¼ä¸‹å¤„ç†ï¼Œä½†æ˜¯åœ¨æœºå™¨æ¨¡å¼çš„å¼‚å¸¸æœåŠ¡ç¨‹åºé‡Œå¯ä»¥é€šè¿‡ MRET æŒ‡ä»¤å°†é™·é˜±é‡å®šå‘å›æˆ‘ä»¬æƒ³è¦çš„ç‰¹æƒæ¨¡å¼ã€‚

ä¸ºäº†æé«˜æ€§èƒ½ï¼Œå¯ä»¥åœ¨ medeleg å’Œ mideleg å¯¹å•ä¸ªä½çš„å†™å…¥æ¥æŒ‡å®šç‰¹å®šçš„å¼‚å¸¸å’Œä¸­æ–­åº”è¯¥ç”± RISC-V é‚£ç§ç‰¹æƒæ¨¡å¼æ¥å¤„ç†ã€‚ï¼ˆé€šå¸¸å°±æ˜¯ M æ¨¡å¼å§”æ‰˜ç»™ S æ¨¡å¼ï¼‰



XV6å°†æ‰€æœ‰ä¸­æ–­/å¼‚å¸¸å¤„ç†éƒ½äº¤ç»™S modeï¼Œå› æ­¤è¿™ä¸¤å¯„å­˜å™¨çš„æ¯ä¸€ä½å…¨èµ‹å€¼1.

### `sip` /`sie`

> The `sip` register is an SXLEN-bit read/write register containing information on pending interrupts, while `sie` is the corresponding SXLEN-bit read/write register containing interrupt enable bits. 

`sie`å¯„å­˜å™¨æ§åˆ¶ç€å¯¹åº”ä¸­æ–­æ˜¯å¦å¯ç”¨ã€‚



### `pmpaddr`/ `pmpcfg`

> PMP entries are described by an 8-bit configuration register and one MXLEN-bit address register.
>
> PMP CSRs are only accessible to M-mode.



ä¸€ä¸ªPMP configuration registerï¼ˆ8bitsï¼‰+ PMP address registerï¼ˆ64bitsï¼‰ç»„æˆä¸€ä¸ªPMP entry.



![image-20221012193608924](S1-Boot-XV6.assets/image-20221012193608924.png)

For RV64, each PMP address register encodes bits 55â€“2 of a 56-bit physical address, as shown in Figure [1.27](https://five-embeddev.com/riscv-isa-manual/latest/machine.html#pmpaddr-rv64).  å› æ­¤ï¼Œç¼–ç¨‹æ—¶éœ€è¦å°†`address >> 2` åœ¨æ”¾å…¥ pmpaddr ä¸­ã€‚





`PMP configuration register`ä»…å 8ä½ï¼Œå› æ­¤8ä¸ªä¸€ç»„ï¼Œæ”¾åˆ°ä¸€ä¸ªpmpcfgå¯„å­˜å™¨é‡Œã€‚

![image-20221012192807277](S1-Boot-XV6.assets/image-20221012192807277.png)

> *RV64 systems use* *`pmpcfg2`**, rather than* *`pmpcfg1`**, to hold configurations for PMP entries 8â€“15. This design reduces the cost of supporting multiple MXLEN values, since the configurations for PMP entries 8â€“11 appear in* *`pmpcfg2`**[31:0] for both RV32 and RV64.*



PMP configuration register æ ¼å¼å¦‚ä¸‹ã€‚

![image-20221012193710773](S1-Boot-XV6.assets/image-20221012193710773.png)

The R, W, and X bits, when set, indicate that the PMP entry permits **read, write, and instruction execution**, respectively. When one of these bits is clear, the corresponding access type is denied.



**A bit**è¡¨ç¤ºå¦‚ä½•è§£è¯»å¯¹åº”çš„PMP address register.

> The A field in a PMP entryâ€™s configuration register encodes the address-matching mode of the associated PMP address register. 



![image-20221012200254543](S1-Boot-XV6.assets/image-20221012200254543.png)



- TORï¼šå¦‚æœ pmpcfg[i] çš„ A è¨­æˆ TOR => è¡¨ç¤ºè¦ç¯„ pmpaddr[i - 1] <= addr < pmpaddr[i], å¦‚æœ i == 0 å‰‡è¦ç¯„ 0<= addr < pmpaddr0 çš„ç¯„åœã€‚
- NAPOTï¼šè®¾ä»ä½ä½å‘é«˜ä½æ–¹å‘ï¼Œè¿ç»­ä¸ª1çš„ä¸ªæ•°ä¸º$N$. åˆ™rangeä¸º $2^3 \times 2^N$ Bytes. è€Œ base æ˜¯ä»å°†è¿ç»­çš„ 1 éƒ½è½¬ä¸º 0 çš„åœ°æ–¹ã€‚ï¼ˆæœ‰ç‚¹åƒå­ç½‘æ©ç çš„æ„Ÿè§‰ï¼‰
  - e.g. yyyy â€¦ y011 => base = yyyy â€¦ yy000, range = $2^3 \times 2^2 = 32$ B => è¡¨ç¤ºåœ°å€èŒƒå›´æ˜¯ä»`yyyy â€¦ yy000`å¼€å§‹çš„32ä¸ªå­—èŠ‚ã€‚
- NA4ï¼šè¡¨ç¤ºä» `yyyyâ€¦yyyy` é–‹å§‹çš„ 4 bytes



**L bit**ç”¨ä¾†è¦ç¯„ç¬¦åˆ Range çš„ (R/W/X) æ“ä½œï¼ŒL bit è¢«è¨­èµ·ä¾†å¾Œï¼Œé€™å€‹ pmpcfg å°±è¢«é–ä½ï¼Œä»»ä½•å°é€™å€‹ entry(pmpcfg + pmpaddr) çš„å¯«å…¥éƒ½æœƒè¢«å¿½ç•¥ï¼Œç›´åˆ°ä¸‹ä¸€æ¬¡ resetã€‚å¦å¤–å¦‚æœ L è¢«è¨­èµ·ä¾†é€£åœ¨ M-mode ä¸‹éƒ½è¦éµå®ˆ pmpcfg çš„ (R/W/X) æ¬Šé™ï¼Œå¦‚æœ L ç‚º 0, å‰‡ M-mode å¯ä»¥è‡ªç”±å¯«å…¥ä½† S/U mode ä¾ç„¶è¦éµè¡Œ (R/W/X) çš„è¨­å®šã€‚



æ­¤å¤–ï¼Œpmp entries æœ‰å„ªå…ˆæ¬Šçš„ï¼Œnumber è¶Šå°çš„å„ªå…ˆæ¬Šè¶Šé«˜ï¼Œå¦‚æœ access ç¬¦åˆ entry0 (pmpcfg0 + pmpaddr0) çš„ç¯„åœï¼Œå‰‡è©² entry çš„è¨­å®šï¼ˆRWXï¼‰å¯ä»¥æ±ºå®š access çš„æˆåŠŸèˆ‡å¦ï¼Œè€Œæ¯ä¸€æ¬¡ access éƒ½è¦ç¬¦åˆ pmp entry çš„ç¯„åœï¼Œå¦‚æœä¸ç¬¦åˆç›´æ¥ access fail ä¸ç®¡(L/R/W/X)ã€‚

å¦‚æœæ‰€ access çš„åœ°å€æ²’æœ‰è¢«**ä»»ä½• pmp entry** è¦ç¯„åˆ°ï¼Œåªæœ‰åœ¨ M mode ä¸‹ access æœƒæˆåŠŸï¼ŒS/U mode ä¸‹éƒ½æœƒå¤±æ•—ã€‚

é€™è£¡è¦æ³¨æ„åˆ°ï¼šåªè¦æœ‰ä¸€å€‹ pmp entry è¢« programedï¼Œæ‰€æœ‰ entry éƒ½æœƒè¢«è¦–ç‚ºæœ‰æ•ˆ(A é è¨­ç‚º OFF)ã€‚

> https://hackmd.io/@kaY0TZGmReqh1uwlnjZV8w/BJHBqY0oL



### `mhartid`

è¡¨ç¤ºå½“å‰æ‰§è¡Œä»£ç çš„hart ID. Hart IDsç¼–å·ä¸ä¸€å®šè¿ç»­ï¼Œä½†ä¿è¯æœ‰ä¸€ä¸ªç¼–å·ä¸º0ï¼Œä¸”äº’ä¸ç›¸åŒ.



### `mtime` / `mtimecmp`

- `mtime`: a 64-bit memory-mapped machine-mode read-write register
- `mtimecmp`: a 64-bit memory-mapped machine-mode timer compare register 



A timer interrupt becomes pending whenever `mtime` contains a value greater than or equal to `mtimecmp`, treating the values as unsigned integers. The interrupt remains posted until `mtimecmp` becomes greater than `mtime` (typically as a result of writing `mtimecmp`).

The interrupt will only be taken if interrupts are enabled and the MTIE bit is set in the `mie` register.



è¿™ä¿©memory-mappedå¯„å­˜å™¨çš„åœ°å€æ˜¯ç”±å¹³å°å®šä¹‰çš„ã€‚

è€Œ`qume-riscv  -machine virt`å®ç°æ–‡æ¡£å°±æ²¡æœ‰ï¼Œåªèƒ½å»ç¿»ä»£ç ğŸ˜­ã€‚

- [æ—¶é’Ÿé¢‘ç‡ ä¸º 10000000](https://github.com/qemu/qemu/blob/e46e2628e9fcce39e7ae28ac8c24bcc643ac48eb/include/hw/intc/riscv_aclint.h#L78)

- [CLINT åœ°å€ä¸º 0x2000000](https://github.com/qemu/qemu/blob/42e1e350bffc8d4614e568a03380b2ec34a131bf/hw/riscv/virt.c#L80)

- å§‘ä¸”ä»»åŠ¡`qemu-riscv -machine virt` [ç”¨çš„æ˜¯SiFive CLINTï¼Œé‚£ä¹ˆ](https://github.com/qemu/qemu/blob/e46e2628e9fcce39e7ae28ac8c24bcc643ac48eb/hw/riscv/virt.c#L1407)

- ```c
  #define RISCV_MTIMECMP_ADDR (0x2000000 + 0x4000)
  #define RISCV_MTIME_ADDR    (0x2000000 + 0x4000 + 0x7FF8)
  ```











## `entry.S` -> `start.c` -> `main.c`

xv6æ“ä½œç³»ç»Ÿä»`entry.S`å¼€å§‹æ‹¿åˆ°CPUæ§åˆ¶æƒï¼Œåˆ°æœ€ç»ˆ`main.c`é‡Œæ‰§è¡Œå®Œåˆå§‹åŒ–ï¼Œè·‘èµ·shellç»“æŸï¼Œç®—æ˜¯å®Œæˆäº†osçš„å¯åŠ¨ã€‚



### `entry.S`

**Run in Machine Mode**



xv6å®šä¹‰äº†`NCPU=8` æ ¸å¿ƒå¤„ç†å™¨ï¼Œæ¯ä¸ªæ ¸å¿ƒ(risc-vç§°ä¹‹ä¸ºhart[hardware thread])éƒ½å¹¶è¡Œçš„æ‰§è¡Œï¼Œéƒ½ä»`Boot Rom`è·³è½¬åˆ°`entry.S`

æ­¤æ—¶ï¼Œåªèƒ½è¿˜åªèƒ½æ‰§è¡Œæ±‡ç¼–ä»£ç ï¼Œæˆ‘ä»¬è¿˜æ²¡æœ‰ä¸ºæ¯ä¸ªCPUå¼€è¾Ÿstackï¼Œå› æ­¤æš‚æ—¶ä¸èƒ½æ‰§è¡ŒCä»£ç ã€‚



ä¸ºæ¯ä¸ªæ ¸å¿ƒè®¾ç½®å¥½å¯¹åº”`sp`å¯„å­˜å™¨ï¼ˆå³è®¾ç½®å¥½stackï¼‰ï¼Œå°±å¯ä»¥è·³è½¬åˆ°`start.c`å»æ‰§è¡ŒCä»£ç äº†ã€‚



æ³¨æ„ï¼ŒRISC-Vè¦æ±‚stackåœ°å€å‘ä¸‹å¢é•¿ï¼Œå¹¶ä¸”`sp`å§‹ç»ˆå¯¹é½åˆ°16å­—èŠ‚ã€‚

>  In the standard RISC-V calling convention, the stack grows downward and the stack pointer is always kept 16-byte aligned.
>
> From RISC-V Calling Convention

å› æ­¤ï¼Œ`start.c`ä¸­çš„æ ˆç©ºé—´ï¼ˆå®é™…å°±æ˜¯ä¸ªå¤§æ•°ç»„ï¼‰å®šä¹‰å¦‚ä¸‹

`__attribute__ ((aligned (16))) char stack0[4096 * NCPU];`

æ¯ä¸ªæ ¸å¿ƒæœ‰4KBå¤§çš„æ‰§è¡Œæ ˆã€‚



è‡³äºï¼Œè¿™ä¸ªæ ˆåœ¨å†…å­˜ä¸­çš„çœŸæ­£åœ°å€æ˜¯ç”±ç¼–è¯‘å™¨å†³å®šçš„ï¼Œå†…æ ¸è¢«åŠ è½½åˆ°`0x80000000`åœ°å€ï¼Œæ ˆä¸€å®šåœ¨è¿™ä¸ªåœ°å€ä¹‹åï¼Œæˆ‘è¿™é‡Œæ˜¯åœ¨`80008890 <_GLOBAL_OFFSET_TABLE_+0x8>`åœ°å€ï¼Œå®ƒçš„çœŸæ­£åœ°å€å¹¶ä¸éœ€è¦å…³å¿ƒã€‚





```assembly
_entry:
        # set up a stack for C.
        # stack0 is declared in start.c,
        # with a 4096-byte stack per CPU.
        # sp = stack0 + (hartid * 4096)
        la sp, stack0 # load address of stack0 to sp register
        li a0, 1024*4 # per hart has 4kB space of stack.
        csrr a1, mhartid # get current hart id to a1
        addi a1, a1, 1 # the stack grows downward, so `sp` of hart0 is stack0 + 4096*(0+1)
        mul a0, a0, a1
        add sp, sp, a0 # sp of hart0 is stack0 + 4096*1 , of hart1 is stack0 + 4096*2
        # jump to start() in start.c
        call start # Entry C language world, say bye to assembly
```



æ€»è€Œè¨€ä¹‹ï¼Œ`entry.S`åšäº†ä¸€ä»¶äº‹å°±æ˜¯è®¾ç½®æ‰§è¡Œæ ˆç©ºé—´ï¼Œä»¥æ‰§è¡ŒCä»£ç ã€‚



### `start.c`

**Run in Machine Mode**

1. è®¾ç½®MSTATUSçš„MPPä½
2. è®¾ç½®MEPCä¸º`main`åœ°å€
3. æš‚æ—¶ç¦ç”¨é¡µè¡¨ç¿»è¯‘
4. è®¾ç½®PMP(Physical Memory Protection)
5. åˆå§‹åŒ–æ—¶é’Ÿä¸­æ–­
   1. ä¸­æ–­éƒ¨åˆ†æœ€å¤æ‚äº†ğŸ˜­



æ€»è€Œè¨€ä¹‹ï¼Œè®¾ç½®CSRsï¼Œä¸ºè¿›å…¥S-Modeåšå¥½å‡†å¤‡ã€‚



### `main.c`

**Run in Supervisor Mode**

æ‰€æœ‰hartéƒ½ä¼šè¿è¡Œåˆ°è¿™ï¼Œä½†åªæœ‰hart0å»æ‰§è¡Œå„éƒ¨ä»¶çš„åˆå§‹åŒ–ã€‚

```c
  if(cpuid() == 0){
    consoleinit();
    printfinit();
    printf("\n");
    printf("xv6 kernel is booting\n");
    printf("\n");
    kinit();         // physical page allocator
    kvminit();       // create kernel page table
    kvminithart();   // turn on paging
    procinit();      // process table
    trapinit();      // trap vectors
    trapinithart();  // install kernel trap vector
    plicinit();      // set up interrupt controller
    plicinithart();  // ask PLIC for device interrupts
    binit();         // buffer cache
    iinit();         // inode table
    fileinit();      // file table
    virtio_disk_init(); // emulated hard disk
    userinit();      // first user process
    __sync_synchronize(); // It is a atomic builtin for full memory barrier.
    // No memory operand will be moved across the operation, either forward or backward. Further, instructions will be issued as necessary to prevent the processor from speculating loads across the operation and from queuing stores after the operation.
    started = 1;
  } else {
    while(started == 0)
      ;
    __sync_synchronize();
    printf("hart %d starting\n", cpuid());
    kvminithart();    // turn on paging
    trapinithart();   // install kernel trap vector
    plicinithart();   // ask PLIC for device interrupts
  }
```



