TimeQuest Timing Analyzer report for DSS
Sat Nov 09 23:11:58 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clkin'
 13. Slow 1200mV 85C Model Hold: 'clkin'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clkin'
 25. Slow 1200mV 0C Model Hold: 'clkin'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 0C Model Metastability Report
 30. Fast 1200mV 0C Model Setup Summary
 31. Fast 1200mV 0C Model Hold Summary
 32. Fast 1200mV 0C Model Recovery Summary
 33. Fast 1200mV 0C Model Removal Summary
 34. Fast 1200mV 0C Model Minimum Pulse Width Summary
 35. Fast 1200mV 0C Model Setup: 'clkin'
 36. Fast 1200mV 0C Model Hold: 'clkin'
 37. Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Fast 1200mV 0C Model Metastability Report
 41. Multicorner Timing Analysis Summary
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Board Trace Model Assignments
 45. Input Transition Times
 46. Slow Corner Signal Integrity Metrics
 47. Fast Corner Signal Integrity Metrics
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DSS                                                ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C5F256C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clkin      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkin } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 362.84 MHz ; 250.0 MHz       ; clkin      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clkin ; -1.756 ; -16.856            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clkin ; 0.314 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clkin ; -3.000 ; -27.566                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkin'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -0.763 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.694      ;
; -0.757 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.688      ;
; -0.703 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.634      ;
; -0.647 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.578      ;
; -0.641 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.572      ;
; -0.587 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.518      ;
; -0.585 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.516      ;
; -0.581 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.512      ;
; -0.505 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.436      ;
; -0.470 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.401      ;
; -0.076 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.007      ;
; -0.067 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 0.998      ;
; -0.065 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 0.996      ;
; -0.046 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.064     ; 0.977      ;
; 0.187  ; lpm_ff:FF1|dffs[0]                                                                                          ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 1.093      ;
; 0.234  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 1.046      ;
; 0.272  ; lpm_ff:FF1|dffs[0]                                                                                          ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 1.000        ; -0.064     ; 0.659      ;
; 0.287  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 0.993      ;
; 0.292  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 0.988      ;
; 0.323  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 0.957      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkin'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.314 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 0.880      ;
; 0.334 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 0.900      ;
; 0.339 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 0.905      ;
; 0.359 ; lpm_ff:FF1|dffs[0]                                                                                          ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.580      ;
; 0.377 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 0.943      ;
; 0.414 ; lpm_ff:FF1|dffs[0]                                                                                          ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 0.980      ;
; 0.569 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.790      ;
; 0.569 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.790      ;
; 0.571 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.792      ;
; 0.572 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.793      ;
; 0.843 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.064      ;
; 0.843 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.064      ;
; 0.858 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.079      ;
; 0.860 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.081      ;
; 0.880 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.101      ;
; 0.953 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.174      ;
; 0.955 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.176      ;
; 0.990 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.211      ;
; 0.992 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.213      ;
; 1.102 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.323      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.064  ; 0.294        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ASK_OUT[*]  ; clkin      ; 6.364 ; 6.348 ; Rise       ; clkin           ;
;  ASK_OUT[0] ; clkin      ; 6.364 ; 6.348 ; Rise       ; clkin           ;
;  ASK_OUT[1] ; clkin      ; 5.862 ; 5.819 ; Rise       ; clkin           ;
;  ASK_OUT[2] ; clkin      ; 5.941 ; 5.932 ; Rise       ; clkin           ;
;  ASK_OUT[3] ; clkin      ; 5.655 ; 5.627 ; Rise       ; clkin           ;
;  ASK_OUT[4] ; clkin      ; 6.277 ; 6.249 ; Rise       ; clkin           ;
;  ASK_OUT[5] ; clkin      ; 5.660 ; 5.630 ; Rise       ; clkin           ;
;  ASK_OUT[6] ; clkin      ; 5.821 ; 5.818 ; Rise       ; clkin           ;
;  ASK_OUT[7] ; clkin      ; 5.965 ; 5.948 ; Rise       ; clkin           ;
; LUT_OUT[*]  ; clkin      ; 5.735 ; 5.713 ; Rise       ; clkin           ;
;  LUT_OUT[0] ; clkin      ; 5.508 ; 5.480 ; Rise       ; clkin           ;
;  LUT_OUT[1] ; clkin      ; 5.377 ; 5.341 ; Rise       ; clkin           ;
;  LUT_OUT[2] ; clkin      ; 5.560 ; 5.540 ; Rise       ; clkin           ;
;  LUT_OUT[3] ; clkin      ; 5.399 ; 5.358 ; Rise       ; clkin           ;
;  LUT_OUT[4] ; clkin      ; 5.735 ; 5.713 ; Rise       ; clkin           ;
;  LUT_OUT[5] ; clkin      ; 5.733 ; 5.708 ; Rise       ; clkin           ;
;  LUT_OUT[6] ; clkin      ; 5.710 ; 5.703 ; Rise       ; clkin           ;
;  LUT_OUT[7] ; clkin      ; 5.511 ; 5.487 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ASK_OUT[*]  ; clkin      ; 5.124 ; 5.160 ; Rise       ; clkin           ;
;  ASK_OUT[0] ; clkin      ; 5.960 ; 5.991 ; Rise       ; clkin           ;
;  ASK_OUT[1] ; clkin      ; 5.453 ; 5.507 ; Rise       ; clkin           ;
;  ASK_OUT[2] ; clkin      ; 5.266 ; 5.292 ; Rise       ; clkin           ;
;  ASK_OUT[3] ; clkin      ; 5.254 ; 5.319 ; Rise       ; clkin           ;
;  ASK_OUT[4] ; clkin      ; 5.889 ; 5.920 ; Rise       ; clkin           ;
;  ASK_OUT[5] ; clkin      ; 5.261 ; 5.325 ; Rise       ; clkin           ;
;  ASK_OUT[6] ; clkin      ; 5.124 ; 5.160 ; Rise       ; clkin           ;
;  ASK_OUT[7] ; clkin      ; 5.578 ; 5.619 ; Rise       ; clkin           ;
; LUT_OUT[*]  ; clkin      ; 5.275 ; 5.239 ; Rise       ; clkin           ;
;  LUT_OUT[0] ; clkin      ; 5.400 ; 5.373 ; Rise       ; clkin           ;
;  LUT_OUT[1] ; clkin      ; 5.275 ; 5.239 ; Rise       ; clkin           ;
;  LUT_OUT[2] ; clkin      ; 5.451 ; 5.430 ; Rise       ; clkin           ;
;  LUT_OUT[3] ; clkin      ; 5.296 ; 5.255 ; Rise       ; clkin           ;
;  LUT_OUT[4] ; clkin      ; 5.619 ; 5.596 ; Rise       ; clkin           ;
;  LUT_OUT[5] ; clkin      ; 5.617 ; 5.591 ; Rise       ; clkin           ;
;  LUT_OUT[6] ; clkin      ; 5.595 ; 5.586 ; Rise       ; clkin           ;
;  LUT_OUT[7] ; clkin      ; 5.404 ; 5.379 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 402.58 MHz ; 250.0 MHz       ; clkin      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clkin ; -1.484 ; -13.892           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clkin ; 0.306 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clkin ; -3.000 ; -27.566                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -0.564 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.502      ;
; -0.546 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.484      ;
; -0.510 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.448      ;
; -0.464 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.402      ;
; -0.446 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.384      ;
; -0.410 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.348      ;
; -0.407 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.345      ;
; -0.392 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.330      ;
; -0.340 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.278      ;
; -0.310 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.248      ;
; 0.046  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.892      ;
; 0.047  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.891      ;
; 0.048  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.890      ;
; 0.072  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.866      ;
; 0.239  ; lpm_ff:FF1|dffs[0]                                                                                          ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 1.000      ;
; 0.293  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 0.946      ;
; 0.346  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 0.893      ;
; 0.351  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 0.888      ;
; 0.355  ; lpm_ff:FF1|dffs[0]                                                                                          ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.583      ;
; 0.378  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 0.861      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.306 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.813      ;
; 0.318 ; lpm_ff:FF1|dffs[0]                                                                                          ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.519      ;
; 0.326 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.833      ;
; 0.329 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.836      ;
; 0.363 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.870      ;
; 0.384 ; lpm_ff:FF1|dffs[0]                                                                                          ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.891      ;
; 0.511 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.712      ;
; 0.512 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.713      ;
; 0.513 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.714      ;
; 0.514 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.715      ;
; 0.754 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.955      ;
; 0.756 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.957      ;
; 0.763 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.964      ;
; 0.770 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.971      ;
; 0.788 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.989      ;
; 0.845 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 1.046      ;
; 0.852 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 1.053      ;
; 0.877 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 1.078      ;
; 0.884 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 1.085      ;
; 0.973 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.057      ; 1.174      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.066  ; 0.296        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.070  ; 0.300        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.070  ; 0.300        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.070  ; 0.300        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.070  ; 0.300        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.070  ; 0.300        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.070  ; 0.300        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.070  ; 0.300        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.070  ; 0.300        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.473  ; 0.703        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ASK_OUT[*]  ; clkin      ; 6.000 ; 5.941 ; Rise       ; clkin           ;
;  ASK_OUT[0] ; clkin      ; 6.000 ; 5.941 ; Rise       ; clkin           ;
;  ASK_OUT[1] ; clkin      ; 5.547 ; 5.455 ; Rise       ; clkin           ;
;  ASK_OUT[2] ; clkin      ; 5.619 ; 5.561 ; Rise       ; clkin           ;
;  ASK_OUT[3] ; clkin      ; 5.347 ; 5.278 ; Rise       ; clkin           ;
;  ASK_OUT[4] ; clkin      ; 5.927 ; 5.848 ; Rise       ; clkin           ;
;  ASK_OUT[5] ; clkin      ; 5.353 ; 5.283 ; Rise       ; clkin           ;
;  ASK_OUT[6] ; clkin      ; 5.507 ; 5.458 ; Rise       ; clkin           ;
;  ASK_OUT[7] ; clkin      ; 5.633 ; 5.577 ; Rise       ; clkin           ;
; LUT_OUT[*]  ; clkin      ; 5.422 ; 5.371 ; Rise       ; clkin           ;
;  LUT_OUT[0] ; clkin      ; 5.209 ; 5.157 ; Rise       ; clkin           ;
;  LUT_OUT[1] ; clkin      ; 5.095 ; 5.028 ; Rise       ; clkin           ;
;  LUT_OUT[2] ; clkin      ; 5.257 ; 5.213 ; Rise       ; clkin           ;
;  LUT_OUT[3] ; clkin      ; 5.114 ; 5.044 ; Rise       ; clkin           ;
;  LUT_OUT[4] ; clkin      ; 5.422 ; 5.371 ; Rise       ; clkin           ;
;  LUT_OUT[5] ; clkin      ; 5.421 ; 5.366 ; Rise       ; clkin           ;
;  LUT_OUT[6] ; clkin      ; 5.392 ; 5.371 ; Rise       ; clkin           ;
;  LUT_OUT[7] ; clkin      ; 5.210 ; 5.165 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ASK_OUT[*]  ; clkin      ; 4.874 ; 4.879 ; Rise       ; clkin           ;
;  ASK_OUT[0] ; clkin      ; 5.633 ; 5.601 ; Rise       ; clkin           ;
;  ASK_OUT[1] ; clkin      ; 5.171 ; 5.182 ; Rise       ; clkin           ;
;  ASK_OUT[2] ; clkin      ; 5.007 ; 4.996 ; Rise       ; clkin           ;
;  ASK_OUT[3] ; clkin      ; 4.979 ; 5.012 ; Rise       ; clkin           ;
;  ASK_OUT[4] ; clkin      ; 5.575 ; 5.546 ; Rise       ; clkin           ;
;  ASK_OUT[5] ; clkin      ; 4.986 ; 5.018 ; Rise       ; clkin           ;
;  ASK_OUT[6] ; clkin      ; 4.874 ; 4.879 ; Rise       ; clkin           ;
;  ASK_OUT[7] ; clkin      ; 5.286 ; 5.273 ; Rise       ; clkin           ;
; LUT_OUT[*]  ; clkin      ; 4.998 ; 4.934 ; Rise       ; clkin           ;
;  LUT_OUT[0] ; clkin      ; 5.107 ; 5.057 ; Rise       ; clkin           ;
;  LUT_OUT[1] ; clkin      ; 4.998 ; 4.934 ; Rise       ; clkin           ;
;  LUT_OUT[2] ; clkin      ; 5.154 ; 5.111 ; Rise       ; clkin           ;
;  LUT_OUT[3] ; clkin      ; 5.016 ; 4.949 ; Rise       ; clkin           ;
;  LUT_OUT[4] ; clkin      ; 5.312 ; 5.262 ; Rise       ; clkin           ;
;  LUT_OUT[5] ; clkin      ; 5.311 ; 5.258 ; Rise       ; clkin           ;
;  LUT_OUT[6] ; clkin      ; 5.283 ; 5.263 ; Rise       ; clkin           ;
;  LUT_OUT[7] ; clkin      ; 5.108 ; 5.065 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clkin ; -0.324 ; -2.592            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clkin ; 0.157 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clkin ; -3.000 ; -18.413                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; 0.008  ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.942      ;
; 0.012  ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.938      ;
; 0.047  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.903      ;
; 0.076  ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.874      ;
; 0.080  ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.870      ;
; 0.111  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.839      ;
; 0.115  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.835      ;
; 0.118  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.832      ;
; 0.162  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.788      ;
; 0.192  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.758      ;
; 0.398  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.552      ;
; 0.400  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.550      ;
; 0.402  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.548      ;
; 0.412  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.538      ;
; 0.535  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.611      ;
; 0.553  ; lpm_ff:FF1|dffs[0]                                                                                          ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.593      ;
; 0.570  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.576      ;
; 0.573  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.573      ;
; 0.591  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.555      ;
; 0.591  ; lpm_ff:FF1|dffs[0]                                                                                          ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 1.000        ; -0.037     ; 0.359      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.218      ; 0.479      ;
; 0.169 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.218      ; 0.491      ;
; 0.171 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.218      ; 0.493      ;
; 0.192 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.218      ; 0.514      ;
; 0.193 ; lpm_ff:FF1|dffs[0]                                                                                          ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.314      ;
; 0.230 ; lpm_ff:FF1|dffs[0]                                                                                          ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.218      ; 0.552      ;
; 0.305 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.427      ;
; 0.453 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.575      ;
; 0.464 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.585      ;
; 0.467 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.588      ;
; 0.476 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.597      ;
; 0.517 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.641      ;
; 0.539 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.660      ;
; 0.542 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.663      ;
; 0.605 ; lpm_ff:FF1|dffs[0]                                                                                          ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.726      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ASK_OUT[*]  ; clkin      ; 3.717 ; 3.824 ; Rise       ; clkin           ;
;  ASK_OUT[0] ; clkin      ; 3.717 ; 3.824 ; Rise       ; clkin           ;
;  ASK_OUT[1] ; clkin      ; 3.411 ; 3.489 ; Rise       ; clkin           ;
;  ASK_OUT[2] ; clkin      ; 3.468 ; 3.555 ; Rise       ; clkin           ;
;  ASK_OUT[3] ; clkin      ; 3.302 ; 3.366 ; Rise       ; clkin           ;
;  ASK_OUT[4] ; clkin      ; 3.675 ; 3.779 ; Rise       ; clkin           ;
;  ASK_OUT[5] ; clkin      ; 3.308 ; 3.373 ; Rise       ; clkin           ;
;  ASK_OUT[6] ; clkin      ; 3.397 ; 3.477 ; Rise       ; clkin           ;
;  ASK_OUT[7] ; clkin      ; 3.483 ; 3.578 ; Rise       ; clkin           ;
; LUT_OUT[*]  ; clkin      ; 3.386 ; 3.461 ; Rise       ; clkin           ;
;  LUT_OUT[0] ; clkin      ; 3.244 ; 3.301 ; Rise       ; clkin           ;
;  LUT_OUT[1] ; clkin      ; 3.171 ; 3.216 ; Rise       ; clkin           ;
;  LUT_OUT[2] ; clkin      ; 3.279 ; 3.346 ; Rise       ; clkin           ;
;  LUT_OUT[3] ; clkin      ; 3.178 ; 3.226 ; Rise       ; clkin           ;
;  LUT_OUT[4] ; clkin      ; 3.382 ; 3.456 ; Rise       ; clkin           ;
;  LUT_OUT[5] ; clkin      ; 3.386 ; 3.459 ; Rise       ; clkin           ;
;  LUT_OUT[6] ; clkin      ; 3.378 ; 3.461 ; Rise       ; clkin           ;
;  LUT_OUT[7] ; clkin      ; 3.247 ; 3.312 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ASK_OUT[*]  ; clkin      ; 3.011 ; 3.084 ; Rise       ; clkin           ;
;  ASK_OUT[0] ; clkin      ; 3.472 ; 3.586 ; Rise       ; clkin           ;
;  ASK_OUT[1] ; clkin      ; 3.183 ; 3.288 ; Rise       ; clkin           ;
;  ASK_OUT[2] ; clkin      ; 3.088 ; 3.172 ; Rise       ; clkin           ;
;  ASK_OUT[3] ; clkin      ; 3.078 ; 3.167 ; Rise       ; clkin           ;
;  ASK_OUT[4] ; clkin      ; 3.437 ; 3.546 ; Rise       ; clkin           ;
;  ASK_OUT[5] ; clkin      ; 3.089 ; 3.176 ; Rise       ; clkin           ;
;  ASK_OUT[6] ; clkin      ; 3.011 ; 3.084 ; Rise       ; clkin           ;
;  ASK_OUT[7] ; clkin      ; 3.249 ; 3.344 ; Rise       ; clkin           ;
; LUT_OUT[*]  ; clkin      ; 3.105 ; 3.149 ; Rise       ; clkin           ;
;  LUT_OUT[0] ; clkin      ; 3.174 ; 3.230 ; Rise       ; clkin           ;
;  LUT_OUT[1] ; clkin      ; 3.105 ; 3.149 ; Rise       ; clkin           ;
;  LUT_OUT[2] ; clkin      ; 3.208 ; 3.273 ; Rise       ; clkin           ;
;  LUT_OUT[3] ; clkin      ; 3.111 ; 3.158 ; Rise       ; clkin           ;
;  LUT_OUT[4] ; clkin      ; 3.307 ; 3.379 ; Rise       ; clkin           ;
;  LUT_OUT[5] ; clkin      ; 3.311 ; 3.382 ; Rise       ; clkin           ;
;  LUT_OUT[6] ; clkin      ; 3.304 ; 3.383 ; Rise       ; clkin           ;
;  LUT_OUT[7] ; clkin      ; 3.177 ; 3.240 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.756  ; 0.157 ; N/A      ; N/A     ; -3.000              ;
;  clkin           ; -1.756  ; 0.157 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -16.856 ; 0.0   ; 0.0      ; 0.0     ; -27.566             ;
;  clkin           ; -16.856 ; 0.000 ; N/A      ; N/A     ; -27.566             ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ASK_OUT[*]  ; clkin      ; 6.364 ; 6.348 ; Rise       ; clkin           ;
;  ASK_OUT[0] ; clkin      ; 6.364 ; 6.348 ; Rise       ; clkin           ;
;  ASK_OUT[1] ; clkin      ; 5.862 ; 5.819 ; Rise       ; clkin           ;
;  ASK_OUT[2] ; clkin      ; 5.941 ; 5.932 ; Rise       ; clkin           ;
;  ASK_OUT[3] ; clkin      ; 5.655 ; 5.627 ; Rise       ; clkin           ;
;  ASK_OUT[4] ; clkin      ; 6.277 ; 6.249 ; Rise       ; clkin           ;
;  ASK_OUT[5] ; clkin      ; 5.660 ; 5.630 ; Rise       ; clkin           ;
;  ASK_OUT[6] ; clkin      ; 5.821 ; 5.818 ; Rise       ; clkin           ;
;  ASK_OUT[7] ; clkin      ; 5.965 ; 5.948 ; Rise       ; clkin           ;
; LUT_OUT[*]  ; clkin      ; 5.735 ; 5.713 ; Rise       ; clkin           ;
;  LUT_OUT[0] ; clkin      ; 5.508 ; 5.480 ; Rise       ; clkin           ;
;  LUT_OUT[1] ; clkin      ; 5.377 ; 5.341 ; Rise       ; clkin           ;
;  LUT_OUT[2] ; clkin      ; 5.560 ; 5.540 ; Rise       ; clkin           ;
;  LUT_OUT[3] ; clkin      ; 5.399 ; 5.358 ; Rise       ; clkin           ;
;  LUT_OUT[4] ; clkin      ; 5.735 ; 5.713 ; Rise       ; clkin           ;
;  LUT_OUT[5] ; clkin      ; 5.733 ; 5.708 ; Rise       ; clkin           ;
;  LUT_OUT[6] ; clkin      ; 5.710 ; 5.703 ; Rise       ; clkin           ;
;  LUT_OUT[7] ; clkin      ; 5.511 ; 5.487 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ASK_OUT[*]  ; clkin      ; 3.011 ; 3.084 ; Rise       ; clkin           ;
;  ASK_OUT[0] ; clkin      ; 3.472 ; 3.586 ; Rise       ; clkin           ;
;  ASK_OUT[1] ; clkin      ; 3.183 ; 3.288 ; Rise       ; clkin           ;
;  ASK_OUT[2] ; clkin      ; 3.088 ; 3.172 ; Rise       ; clkin           ;
;  ASK_OUT[3] ; clkin      ; 3.078 ; 3.167 ; Rise       ; clkin           ;
;  ASK_OUT[4] ; clkin      ; 3.437 ; 3.546 ; Rise       ; clkin           ;
;  ASK_OUT[5] ; clkin      ; 3.089 ; 3.176 ; Rise       ; clkin           ;
;  ASK_OUT[6] ; clkin      ; 3.011 ; 3.084 ; Rise       ; clkin           ;
;  ASK_OUT[7] ; clkin      ; 3.249 ; 3.344 ; Rise       ; clkin           ;
; LUT_OUT[*]  ; clkin      ; 3.105 ; 3.149 ; Rise       ; clkin           ;
;  LUT_OUT[0] ; clkin      ; 3.174 ; 3.230 ; Rise       ; clkin           ;
;  LUT_OUT[1] ; clkin      ; 3.105 ; 3.149 ; Rise       ; clkin           ;
;  LUT_OUT[2] ; clkin      ; 3.208 ; 3.273 ; Rise       ; clkin           ;
;  LUT_OUT[3] ; clkin      ; 3.111 ; 3.158 ; Rise       ; clkin           ;
;  LUT_OUT[4] ; clkin      ; 3.307 ; 3.379 ; Rise       ; clkin           ;
;  LUT_OUT[5] ; clkin      ; 3.311 ; 3.382 ; Rise       ; clkin           ;
;  LUT_OUT[6] ; clkin      ; 3.304 ; 3.383 ; Rise       ; clkin           ;
;  LUT_OUT[7] ; clkin      ; 3.177 ; 3.240 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ASK_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data_port_0[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_0[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_0[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_0[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_0[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_1[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_1[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_1[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_1[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_1[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkin                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ASK_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.36 V              ; -0.0222 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.36 V             ; -0.0222 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00597 V          ; 0.081 V                              ; 0.031 V                              ; 5.3e-10 s                   ; 7.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00597 V         ; 0.081 V                             ; 0.031 V                             ; 5.3e-10 s                  ; 7.56e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ASK_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clkin      ; clkin    ; 28       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clkin      ; clkin    ; 28       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Nov 09 23:11:56 2024
Info: Command: quartus_sta DSS -c DSS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DSS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkin clkin
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.756             -16.856 clkin 
Info (332146): Worst-case hold slack is 0.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.314               0.000 clkin 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.566 clkin 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.484             -13.892 clkin 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 clkin 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.566 clkin 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.324              -2.592 clkin 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 clkin 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.413 clkin 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4652 megabytes
    Info: Processing ended: Sat Nov 09 23:11:58 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


