// Seed: 2836759243
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6,
    input uwire id_7
);
  wire id_9;
  wire id_10;
  wor  id_11 = 1;
  wire id_12;
  id_13(
      id_3, id_4, id_11
  );
  wire id_14;
  final begin : LABEL_0
    id_2 = id_5;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wand id_2,
    output supply0 id_3,
    input supply1 id_4,
    output uwire id_5
);
  static id_7(
      .id_0(1), .id_1(1), .id_2(1)
  );
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0,
      id_1,
      id_0,
      id_5,
      id_1
  );
  wire id_8;
endmodule
