<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Clock interconnect &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Memory Controller Block" href="mcb.html" />
    <link rel="prev" title="DSP" href="dsp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Spartan 6</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Clock interconnect</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-bottom-tile">Bitstream — bottom tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-top-tile">Bitstream — top tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-left-tile">Bitstream — left tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-right-tile">Bitstream — right tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-hclk">Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-hclk-row">Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_ROW</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-clkc">Bitstream — <code class="docutils literal notranslate"><span class="pre">CLKC</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-dcm-bufpll">Bitstream — <code class="docutils literal notranslate"><span class="pre">DCM_BUFPLL</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-pll-bufpll-out0">Bitstream — <code class="docutils literal notranslate"><span class="pre">PLL_BUFPLL_OUT0</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-pll-bufpll-out1">Bitstream — <code class="docutils literal notranslate"><span class="pre">PLL_BUFPLL_OUT1</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-pll-bufpll-b">Bitstream — <code class="docutils literal notranslate"><span class="pre">PLL_BUFPLL_B</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-pll-bufpll-t">Bitstream — <code class="docutils literal notranslate"><span class="pre">PLL_BUFPLL_T</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-pcilogicse">Bitstream — <code class="docutils literal notranslate"><span class="pre">PCILOGICSE</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#pci-ce-delay"><code class="docutils literal notranslate"><span class="pre">PCI_CE_DELAY</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="mcb.html">Memory Controller Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtp.html">Multi-gigabit transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm.html">Digital clock manager</a></li>
<li class="toctree-l3"><a class="reference internal" href="corner.html">Corners</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Spartan 6</a></li>
      <li class="breadcrumb-item active">Clock interconnect</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/spartan6/clock.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="clock-interconnect">
<h1>Clock interconnect<a class="headerlink" href="#clock-interconnect" title="Link to this heading"></a></h1>
<section id="bitstream-bottom-tile">
<h2>Bitstream — bottom tile<a class="headerlink" href="#bitstream-bottom-tile" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG_B bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:I" title="BUFIO2_6:I[0]">BUFIO2_6:I[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:I" title="BUFIO2_6:I[1]">BUFIO2_6:I[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:I" title="BUFIO2_6:I[2]">BUFIO2_6:I[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:IB" title="BUFIO2_6:IB[0]">BUFIO2_6:IB[0]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:IB" title="BUFIO2_6:IB[1]">BUFIO2_6:IB[1]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:IB" title="BUFIO2_6:IB[2]">BUFIO2_6:IB[2]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[0]">BUFIO2_6:FB_I[0]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[1]">BUFIO2_6:FB_I[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[2]">BUFIO2_6:FB_I[2]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[0]">BUFIO2_6:POS_EDGE[0]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[1]">BUFIO2_6:POS_EDGE[1]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[2]">BUFIO2_6:POS_EDGE[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:NEG_EDGE" title="BUFIO2_6:NEG_EDGE[0]">BUFIO2_6:NEG_EDGE[0]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:NEG_EDGE" title="BUFIO2_6:NEG_EDGE[1]">BUFIO2_6:NEG_EDGE[1]</a></td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[0]">BUFIO2_6:DIVIDE[0]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[1]">BUFIO2_6:DIVIDE[1]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[2]">BUFIO2_6:DIVIDE[2]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:R_EDGE" title="BUFIO2_6:R_EDGE">BUFIO2_6:R_EDGE</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:ENABLE" title="BUFIO2_6:ENABLE">BUFIO2_6:ENABLE</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:ENABLE_2CLK" title="BUFIO2_6:ENABLE_2CLK">BUFIO2_6:ENABLE_2CLK</a></td></tr>
<tr><td>21</td>
<td>-</td></tr>
<tr><td>22</td>
<td>-</td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[0]">~BUFIO2_6:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[1]">~BUFIO2_6:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[2]">~BUFIO2_6:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>30</td>
<td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:FB_ENABLE" title="BUFIO2_6:FB_ENABLE">BUFIO2_6:FB_ENABLE</a></td></tr>
<tr><td>32</td>
<td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:DIVIDE_BYPASS" title="~BUFIO2_6:DIVIDE_BYPASS">~BUFIO2_6:DIVIDE_BYPASS</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[3]">~BUFIO2_6:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:CKPIN" title="BUFIO2_6:CKPIN[1]">BUFIO2_6:CKPIN[1]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:IOCLK_ENABLE" title="BUFIO2_6:IOCLK_ENABLE">BUFIO2_6:IOCLK_ENABLE</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:CKPIN" title="BUFIO2_6:CKPIN[0]">BUFIO2_6:CKPIN[0]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_6:CMT_ENABLE" title="BUFIO2_6:CMT_ENABLE">BUFIO2_6:CMT_ENABLE</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK1" title="INT:MUX.IMUX.REGB.GCLK1[4]">INT:MUX.IMUX.REGB.GCLK1[4]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK1" title="INT:MUX.IMUX.REGB.GCLK1[5]">INT:MUX.IMUX.REGB.GCLK1[5]</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK1" title="INT:MUX.IMUX.REGB.GCLK1[6]">INT:MUX.IMUX.REGB.GCLK1[6]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK1" title="INT:MUX.IMUX.REGB.GCLK1[7]">INT:MUX.IMUX.REGB.GCLK1[7]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK1" title="INT:MUX.IMUX.REGB.GCLK1[0]">INT:MUX.IMUX.REGB.GCLK1[0]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK1" title="INT:MUX.IMUX.REGB.GCLK1[1]">INT:MUX.IMUX.REGB.GCLK1[1]</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK1" title="INT:MUX.IMUX.REGB.GCLK1[2]">INT:MUX.IMUX.REGB.GCLK1[2]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK1" title="INT:MUX.IMUX.REGB.GCLK1[3]">INT:MUX.IMUX.REGB.GCLK1[3]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK0" title="INT:MUX.IMUX.REGB.GCLK0[3]">INT:MUX.IMUX.REGB.GCLK0[3]</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:I" title="BUFIO2_7:I[0]">BUFIO2_7:I[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:I" title="BUFIO2_7:I[1]">BUFIO2_7:I[1]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:I" title="BUFIO2_7:I[2]">BUFIO2_7:I[2]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:IB" title="BUFIO2_7:IB[0]">BUFIO2_7:IB[0]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:IB" title="BUFIO2_7:IB[1]">BUFIO2_7:IB[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:IB" title="BUFIO2_7:IB[2]">BUFIO2_7:IB[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[0]">BUFIO2_7:FB_I[0]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[1]">BUFIO2_7:FB_I[1]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[2]">BUFIO2_7:FB_I[2]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[0]">BUFIO2_7:POS_EDGE[0]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[1]">BUFIO2_7:POS_EDGE[1]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[2]">BUFIO2_7:POS_EDGE[2]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:NEG_EDGE" title="BUFIO2_7:NEG_EDGE[0]">BUFIO2_7:NEG_EDGE[0]</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:NEG_EDGE" title="BUFIO2_7:NEG_EDGE[1]">BUFIO2_7:NEG_EDGE[1]</a></td></tr>
<tr><td>62</td>
<td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[0]">BUFIO2_7:DIVIDE[0]</a></td></tr>
<tr><td>64</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[1]">BUFIO2_7:DIVIDE[1]</a></td></tr>
<tr><td>65</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[2]">BUFIO2_7:DIVIDE[2]</a></td></tr>
<tr><td>66</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:R_EDGE" title="BUFIO2_7:R_EDGE">BUFIO2_7:R_EDGE</a></td></tr>
<tr><td>67</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:ENABLE" title="BUFIO2_7:ENABLE">BUFIO2_7:ENABLE</a></td></tr>
<tr><td>68</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:ENABLE_2CLK" title="BUFIO2_7:ENABLE_2CLK">BUFIO2_7:ENABLE_2CLK</a></td></tr>
<tr><td>69</td>
<td>-</td></tr>
<tr><td>70</td>
<td>-</td></tr>
<tr><td>71</td>
<td>-</td></tr>
<tr><td>72</td>
<td>-</td></tr>
<tr><td>73</td>
<td>-</td></tr>
<tr><td>74</td>
<td>-</td></tr>
<tr><td>75</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[0]">~BUFIO2_7:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>76</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[1]">~BUFIO2_7:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>77</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[2]">~BUFIO2_7:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>78</td>
<td>-</td></tr>
<tr><td>79</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:FB_ENABLE" title="BUFIO2_7:FB_ENABLE">BUFIO2_7:FB_ENABLE</a></td></tr>
<tr><td>80</td>
<td>-</td></tr>
<tr><td>81</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:DIVIDE_BYPASS" title="~BUFIO2_7:DIVIDE_BYPASS">~BUFIO2_7:DIVIDE_BYPASS</a></td></tr>
<tr><td>82</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[3]">~BUFIO2_7:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>83</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:CKPIN" title="BUFIO2_7:CKPIN[1]">BUFIO2_7:CKPIN[1]</a></td></tr>
<tr><td>84</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:IOCLK_ENABLE" title="BUFIO2_7:IOCLK_ENABLE">BUFIO2_7:IOCLK_ENABLE</a></td></tr>
<tr><td>85</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:CKPIN" title="BUFIO2_7:CKPIN[0]">BUFIO2_7:CKPIN[0]</a></td></tr>
<tr><td>86</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_7:CMT_ENABLE" title="BUFIO2_7:CMT_ENABLE">BUFIO2_7:CMT_ENABLE</a></td></tr>
<tr><td>87</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK0" title="INT:MUX.IMUX.REGB.GCLK0[2]">INT:MUX.IMUX.REGB.GCLK0[2]</a></td></tr>
<tr><td>88</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK0" title="INT:MUX.IMUX.REGB.GCLK0[1]">INT:MUX.IMUX.REGB.GCLK0[1]</a></td></tr>
<tr><td>89</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK0" title="INT:MUX.IMUX.REGB.GCLK0[0]">INT:MUX.IMUX.REGB.GCLK0[0]</a></td></tr>
<tr><td>90</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK0" title="INT:MUX.IMUX.REGB.GCLK0[7]">INT:MUX.IMUX.REGB.GCLK0[7]</a></td></tr>
<tr><td>91</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK0" title="INT:MUX.IMUX.REGB.GCLK0[6]">INT:MUX.IMUX.REGB.GCLK0[6]</a></td></tr>
<tr><td>92</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK0" title="INT:MUX.IMUX.REGB.GCLK0[5]">INT:MUX.IMUX.REGB.GCLK0[5]</a></td></tr>
<tr><td>93</td>
<td><a href="#bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK0" title="INT:MUX.IMUX.REGB.GCLK0[4]">INT:MUX.IMUX.REGB.GCLK0[4]</a></td></tr>
<tr><td>94</td>
<td>-</td></tr>
<tr><td>95</td>
<td>-</td></tr>
<tr><td>96</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:I" title="BUFIO2_4:I[0]">BUFIO2_4:I[0]</a></td></tr>
<tr><td>97</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:I" title="BUFIO2_4:I[1]">BUFIO2_4:I[1]</a></td></tr>
<tr><td>98</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:I" title="BUFIO2_4:I[2]">BUFIO2_4:I[2]</a></td></tr>
<tr><td>99</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:IB" title="BUFIO2_4:IB[0]">BUFIO2_4:IB[0]</a></td></tr>
<tr><td>100</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:IB" title="BUFIO2_4:IB[1]">BUFIO2_4:IB[1]</a></td></tr>
<tr><td>101</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:IB" title="BUFIO2_4:IB[2]">BUFIO2_4:IB[2]</a></td></tr>
<tr><td>102</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[0]">BUFIO2_4:FB_I[0]</a></td></tr>
<tr><td>103</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[1]">BUFIO2_4:FB_I[1]</a></td></tr>
<tr><td>104</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[2]">BUFIO2_4:FB_I[2]</a></td></tr>
<tr><td>105</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[0]">BUFIO2_4:POS_EDGE[0]</a></td></tr>
<tr><td>106</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[1]">BUFIO2_4:POS_EDGE[1]</a></td></tr>
<tr><td>107</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[2]">BUFIO2_4:POS_EDGE[2]</a></td></tr>
<tr><td>108</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:NEG_EDGE" title="BUFIO2_4:NEG_EDGE[0]">BUFIO2_4:NEG_EDGE[0]</a></td></tr>
<tr><td>109</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:NEG_EDGE" title="BUFIO2_4:NEG_EDGE[1]">BUFIO2_4:NEG_EDGE[1]</a></td></tr>
<tr><td>110</td>
<td>-</td></tr>
<tr><td>111</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[0]">BUFIO2_4:DIVIDE[0]</a></td></tr>
<tr><td>112</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[1]">BUFIO2_4:DIVIDE[1]</a></td></tr>
<tr><td>113</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[2]">BUFIO2_4:DIVIDE[2]</a></td></tr>
<tr><td>114</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:R_EDGE" title="BUFIO2_4:R_EDGE">BUFIO2_4:R_EDGE</a></td></tr>
<tr><td>115</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:ENABLE" title="BUFIO2_4:ENABLE">BUFIO2_4:ENABLE</a></td></tr>
<tr><td>116</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:ENABLE_2CLK" title="BUFIO2_4:ENABLE_2CLK">BUFIO2_4:ENABLE_2CLK</a></td></tr>
<tr><td>117</td>
<td>-</td></tr>
<tr><td>118</td>
<td>-</td></tr>
<tr><td>119</td>
<td>-</td></tr>
<tr><td>120</td>
<td>-</td></tr>
<tr><td>121</td>
<td>-</td></tr>
<tr><td>122</td>
<td>-</td></tr>
<tr><td>123</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[0]">~BUFIO2_4:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>124</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[1]">~BUFIO2_4:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>125</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[2]">~BUFIO2_4:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>126</td>
<td>-</td></tr>
<tr><td>127</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:FB_ENABLE" title="BUFIO2_4:FB_ENABLE">BUFIO2_4:FB_ENABLE</a></td></tr>
<tr><td>128</td>
<td>-</td></tr>
<tr><td>129</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:DIVIDE_BYPASS" title="~BUFIO2_4:DIVIDE_BYPASS">~BUFIO2_4:DIVIDE_BYPASS</a></td></tr>
<tr><td>130</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[3]">~BUFIO2_4:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>131</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:CKPIN" title="BUFIO2_4:CKPIN[1]">BUFIO2_4:CKPIN[1]</a></td></tr>
<tr><td>132</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:IOCLK_ENABLE" title="BUFIO2_4:IOCLK_ENABLE">BUFIO2_4:IOCLK_ENABLE</a></td></tr>
<tr><td>133</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:CKPIN" title="BUFIO2_4:CKPIN[0]">BUFIO2_4:CKPIN[0]</a></td></tr>
<tr><td>134</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_4:CMT_ENABLE" title="BUFIO2_4:CMT_ENABLE">BUFIO2_4:CMT_ENABLE</a></td></tr>
<tr><td>135</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL_COMMON:ENABLE" title="BUFPLL_COMMON:ENABLE">BUFPLL_COMMON:ENABLE</a></td></tr>
<tr><td>136</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[0]">BUFPLL0:DIVIDE[0]</a></td></tr>
<tr><td>137</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[1]">BUFPLL0:DIVIDE[1]</a></td></tr>
<tr><td>138</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[2]">BUFPLL0:DIVIDE[2]</a></td></tr>
<tr><td>139</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL_MCB:LOCK_SRC" title="BUFPLL_MCB:LOCK_SRC[1]">BUFPLL_MCB:LOCK_SRC[1]</a></td></tr>
<tr><td>140</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:ENABLE_SYNC" title="~BUFPLL0:ENABLE_SYNC">~BUFPLL0:ENABLE_SYNC</a></td></tr>
<tr><td>141</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:DATA_RATE" title="BUFPLL0:DATA_RATE">BUFPLL0:DATA_RATE</a></td></tr>
<tr><td>142</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[0]">BUFPLL1:DIVIDE[0]</a></td></tr>
<tr><td>143</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[1]">BUFPLL1:DIVIDE[1]</a></td></tr>
<tr><td>144</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:I" title="BUFIO2_5:I[0]">BUFIO2_5:I[0]</a></td></tr>
<tr><td>145</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:I" title="BUFIO2_5:I[1]">BUFIO2_5:I[1]</a></td></tr>
<tr><td>146</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:I" title="BUFIO2_5:I[2]">BUFIO2_5:I[2]</a></td></tr>
<tr><td>147</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:IB" title="BUFIO2_5:IB[0]">BUFIO2_5:IB[0]</a></td></tr>
<tr><td>148</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:IB" title="BUFIO2_5:IB[1]">BUFIO2_5:IB[1]</a></td></tr>
<tr><td>149</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:IB" title="BUFIO2_5:IB[2]">BUFIO2_5:IB[2]</a></td></tr>
<tr><td>150</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[0]">BUFIO2_5:FB_I[0]</a></td></tr>
<tr><td>151</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[1]">BUFIO2_5:FB_I[1]</a></td></tr>
<tr><td>152</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[2]">BUFIO2_5:FB_I[2]</a></td></tr>
<tr><td>153</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[0]">BUFIO2_5:POS_EDGE[0]</a></td></tr>
<tr><td>154</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[1]">BUFIO2_5:POS_EDGE[1]</a></td></tr>
<tr><td>155</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[2]">BUFIO2_5:POS_EDGE[2]</a></td></tr>
<tr><td>156</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:NEG_EDGE" title="BUFIO2_5:NEG_EDGE[0]">BUFIO2_5:NEG_EDGE[0]</a></td></tr>
<tr><td>157</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:NEG_EDGE" title="BUFIO2_5:NEG_EDGE[1]">BUFIO2_5:NEG_EDGE[1]</a></td></tr>
<tr><td>158</td>
<td>-</td></tr>
<tr><td>159</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[0]">BUFIO2_5:DIVIDE[0]</a></td></tr>
<tr><td>160</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[1]">BUFIO2_5:DIVIDE[1]</a></td></tr>
<tr><td>161</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[2]">BUFIO2_5:DIVIDE[2]</a></td></tr>
<tr><td>162</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:R_EDGE" title="BUFIO2_5:R_EDGE">BUFIO2_5:R_EDGE</a></td></tr>
<tr><td>163</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:ENABLE" title="BUFIO2_5:ENABLE">BUFIO2_5:ENABLE</a></td></tr>
<tr><td>164</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:ENABLE_2CLK" title="BUFIO2_5:ENABLE_2CLK">BUFIO2_5:ENABLE_2CLK</a></td></tr>
<tr><td>165</td>
<td>-</td></tr>
<tr><td>166</td>
<td>-</td></tr>
<tr><td>167</td>
<td>-</td></tr>
<tr><td>168</td>
<td>-</td></tr>
<tr><td>169</td>
<td>-</td></tr>
<tr><td>170</td>
<td>-</td></tr>
<tr><td>171</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[0]">~BUFIO2_5:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>172</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[1]">~BUFIO2_5:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>173</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[2]">~BUFIO2_5:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>174</td>
<td>-</td></tr>
<tr><td>175</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:FB_ENABLE" title="BUFIO2_5:FB_ENABLE">BUFIO2_5:FB_ENABLE</a></td></tr>
<tr><td>176</td>
<td>-</td></tr>
<tr><td>177</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:DIVIDE_BYPASS" title="~BUFIO2_5:DIVIDE_BYPASS">~BUFIO2_5:DIVIDE_BYPASS</a></td></tr>
<tr><td>178</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[3]">~BUFIO2_5:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>179</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:CKPIN" title="BUFIO2_5:CKPIN[1]">BUFIO2_5:CKPIN[1]</a></td></tr>
<tr><td>180</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:IOCLK_ENABLE" title="BUFIO2_5:IOCLK_ENABLE">BUFIO2_5:IOCLK_ENABLE</a></td></tr>
<tr><td>181</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:CKPIN" title="BUFIO2_5:CKPIN[0]">BUFIO2_5:CKPIN[0]</a></td></tr>
<tr><td>182</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_5:CMT_ENABLE" title="BUFIO2_5:CMT_ENABLE">BUFIO2_5:CMT_ENABLE</a></td></tr>
<tr><td>183</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[2]">BUFPLL1:DIVIDE[2]</a></td></tr>
<tr><td>184</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL_MCB:LOCK_SRC" title="BUFPLL_MCB:LOCK_SRC[0]">BUFPLL_MCB:LOCK_SRC[0]</a></td></tr>
<tr><td>185</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:ENABLE_SYNC" title="~BUFPLL1:ENABLE_SYNC">~BUFPLL1:ENABLE_SYNC</a></td></tr>
<tr><td>186</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:DATA_RATE" title="BUFPLL1:DATA_RATE">BUFPLL1:DATA_RATE</a></td></tr>
<tr><td>187</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[3]">BUFPLL0:DIVIDE[3]</a></td></tr>
<tr><td>188</td>
<td>-</td></tr>
<tr><td>189</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[4]">BUFPLL0:DIVIDE[4]</a></td></tr>
<tr><td>190</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[5]">BUFPLL0:DIVIDE[5]</a></td></tr>
<tr><td>191</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[3]">BUFPLL1:DIVIDE[3]</a></td></tr>
<tr><td>192</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:I" title="BUFIO2_2:I[0]">BUFIO2_2:I[0]</a></td></tr>
<tr><td>193</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:I" title="BUFIO2_2:I[1]">BUFIO2_2:I[1]</a></td></tr>
<tr><td>194</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:I" title="BUFIO2_2:I[2]">BUFIO2_2:I[2]</a></td></tr>
<tr><td>195</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:IB" title="BUFIO2_2:IB[0]">BUFIO2_2:IB[0]</a></td></tr>
<tr><td>196</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:IB" title="BUFIO2_2:IB[1]">BUFIO2_2:IB[1]</a></td></tr>
<tr><td>197</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:IB" title="BUFIO2_2:IB[2]">BUFIO2_2:IB[2]</a></td></tr>
<tr><td>198</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[0]">BUFIO2_2:FB_I[0]</a></td></tr>
<tr><td>199</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[1]">BUFIO2_2:FB_I[1]</a></td></tr>
<tr><td>200</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[2]">BUFIO2_2:FB_I[2]</a></td></tr>
<tr><td>201</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[0]">BUFIO2_2:POS_EDGE[0]</a></td></tr>
<tr><td>202</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[1]">BUFIO2_2:POS_EDGE[1]</a></td></tr>
<tr><td>203</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[2]">BUFIO2_2:POS_EDGE[2]</a></td></tr>
<tr><td>204</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:NEG_EDGE" title="BUFIO2_2:NEG_EDGE[0]">BUFIO2_2:NEG_EDGE[0]</a></td></tr>
<tr><td>205</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:NEG_EDGE" title="BUFIO2_2:NEG_EDGE[1]">BUFIO2_2:NEG_EDGE[1]</a></td></tr>
<tr><td>206</td>
<td>-</td></tr>
<tr><td>207</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[0]">BUFIO2_2:DIVIDE[0]</a></td></tr>
<tr><td>208</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[1]">BUFIO2_2:DIVIDE[1]</a></td></tr>
<tr><td>209</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[2]">BUFIO2_2:DIVIDE[2]</a></td></tr>
<tr><td>210</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:R_EDGE" title="BUFIO2_2:R_EDGE">BUFIO2_2:R_EDGE</a></td></tr>
<tr><td>211</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:ENABLE" title="BUFIO2_2:ENABLE">BUFIO2_2:ENABLE</a></td></tr>
<tr><td>212</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:ENABLE_2CLK" title="BUFIO2_2:ENABLE_2CLK">BUFIO2_2:ENABLE_2CLK</a></td></tr>
<tr><td>213</td>
<td>-</td></tr>
<tr><td>214</td>
<td>-</td></tr>
<tr><td>215</td>
<td>-</td></tr>
<tr><td>216</td>
<td>-</td></tr>
<tr><td>217</td>
<td>-</td></tr>
<tr><td>218</td>
<td>-</td></tr>
<tr><td>219</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[0]">~BUFIO2_2:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>220</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[1]">~BUFIO2_2:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>221</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[2]">~BUFIO2_2:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>222</td>
<td>-</td></tr>
<tr><td>223</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:FB_ENABLE" title="BUFIO2_2:FB_ENABLE">BUFIO2_2:FB_ENABLE</a></td></tr>
<tr><td>224</td>
<td>-</td></tr>
<tr><td>225</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:DIVIDE_BYPASS" title="~BUFIO2_2:DIVIDE_BYPASS">~BUFIO2_2:DIVIDE_BYPASS</a></td></tr>
<tr><td>226</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[3]">~BUFIO2_2:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>227</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:CKPIN" title="BUFIO2_2:CKPIN[1]">BUFIO2_2:CKPIN[1]</a></td></tr>
<tr><td>228</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:IOCLK_ENABLE" title="BUFIO2_2:IOCLK_ENABLE">BUFIO2_2:IOCLK_ENABLE</a></td></tr>
<tr><td>229</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:CKPIN" title="BUFIO2_2:CKPIN[0]">BUFIO2_2:CKPIN[0]</a></td></tr>
<tr><td>230</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_2:CMT_ENABLE" title="BUFIO2_2:CMT_ENABLE">BUFIO2_2:CMT_ENABLE</a></td></tr>
<tr><td>231</td>
<td>-</td></tr>
<tr><td>232</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[4]">BUFPLL1:DIVIDE[4]</a></td></tr>
<tr><td>233</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[5]">BUFPLL1:DIVIDE[5]</a></td></tr>
<tr><td>234</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[0]">BUFPLL0:ENABLE_BOTH_SYNC[0]</a></td></tr>
<tr><td>235</td>
<td>-</td></tr>
<tr><td>236</td>
<td>-</td></tr>
<tr><td>237</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[0]">BUFPLL1:ENABLE_BOTH_SYNC[0]</a></td></tr>
<tr><td>238</td>
<td>-</td></tr>
<tr><td>239</td>
<td>-</td></tr>
<tr><td>240</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:I" title="BUFIO2_3:I[0]">BUFIO2_3:I[0]</a></td></tr>
<tr><td>241</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:I" title="BUFIO2_3:I[1]">BUFIO2_3:I[1]</a></td></tr>
<tr><td>242</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:I" title="BUFIO2_3:I[2]">BUFIO2_3:I[2]</a></td></tr>
<tr><td>243</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:IB" title="BUFIO2_3:IB[0]">BUFIO2_3:IB[0]</a></td></tr>
<tr><td>244</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:IB" title="BUFIO2_3:IB[1]">BUFIO2_3:IB[1]</a></td></tr>
<tr><td>245</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:IB" title="BUFIO2_3:IB[2]">BUFIO2_3:IB[2]</a></td></tr>
<tr><td>246</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[0]">BUFIO2_3:FB_I[0]</a></td></tr>
<tr><td>247</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[1]">BUFIO2_3:FB_I[1]</a></td></tr>
<tr><td>248</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[2]">BUFIO2_3:FB_I[2]</a></td></tr>
<tr><td>249</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[0]">BUFIO2_3:POS_EDGE[0]</a></td></tr>
<tr><td>250</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[1]">BUFIO2_3:POS_EDGE[1]</a></td></tr>
<tr><td>251</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[2]">BUFIO2_3:POS_EDGE[2]</a></td></tr>
<tr><td>252</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:NEG_EDGE" title="BUFIO2_3:NEG_EDGE[0]">BUFIO2_3:NEG_EDGE[0]</a></td></tr>
<tr><td>253</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:NEG_EDGE" title="BUFIO2_3:NEG_EDGE[1]">BUFIO2_3:NEG_EDGE[1]</a></td></tr>
<tr><td>254</td>
<td>-</td></tr>
<tr><td>255</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[0]">BUFIO2_3:DIVIDE[0]</a></td></tr>
<tr><td>256</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[1]">BUFIO2_3:DIVIDE[1]</a></td></tr>
<tr><td>257</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[2]">BUFIO2_3:DIVIDE[2]</a></td></tr>
<tr><td>258</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:R_EDGE" title="BUFIO2_3:R_EDGE">BUFIO2_3:R_EDGE</a></td></tr>
<tr><td>259</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:ENABLE" title="BUFIO2_3:ENABLE">BUFIO2_3:ENABLE</a></td></tr>
<tr><td>260</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:ENABLE_2CLK" title="BUFIO2_3:ENABLE_2CLK">BUFIO2_3:ENABLE_2CLK</a></td></tr>
<tr><td>261</td>
<td>-</td></tr>
<tr><td>262</td>
<td>-</td></tr>
<tr><td>263</td>
<td>-</td></tr>
<tr><td>264</td>
<td>-</td></tr>
<tr><td>265</td>
<td>-</td></tr>
<tr><td>266</td>
<td>-</td></tr>
<tr><td>267</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[0]">~BUFIO2_3:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>268</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[1]">~BUFIO2_3:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>269</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[2]">~BUFIO2_3:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>270</td>
<td>-</td></tr>
<tr><td>271</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:FB_ENABLE" title="BUFIO2_3:FB_ENABLE">BUFIO2_3:FB_ENABLE</a></td></tr>
<tr><td>272</td>
<td>-</td></tr>
<tr><td>273</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:DIVIDE_BYPASS" title="~BUFIO2_3:DIVIDE_BYPASS">~BUFIO2_3:DIVIDE_BYPASS</a></td></tr>
<tr><td>274</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[3]">~BUFIO2_3:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>275</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:CKPIN" title="BUFIO2_3:CKPIN[1]">BUFIO2_3:CKPIN[1]</a></td></tr>
<tr><td>276</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:IOCLK_ENABLE" title="BUFIO2_3:IOCLK_ENABLE">BUFIO2_3:IOCLK_ENABLE</a></td></tr>
<tr><td>277</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:CKPIN" title="BUFIO2_3:CKPIN[0]">BUFIO2_3:CKPIN[0]</a></td></tr>
<tr><td>278</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_3:CMT_ENABLE" title="BUFIO2_3:CMT_ENABLE">BUFIO2_3:CMT_ENABLE</a></td></tr>
<tr><td>279</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:ENABLE_NONE_SYNC" title="BUFPLL0:ENABLE_NONE_SYNC[0]">BUFPLL0:ENABLE_NONE_SYNC[0]</a></td></tr>
<tr><td>280</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[1]">BUFPLL0:ENABLE_BOTH_SYNC[1]</a></td></tr>
<tr><td>281</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:ENABLE_NONE_SYNC" title="BUFPLL1:ENABLE_NONE_SYNC[0]">BUFPLL1:ENABLE_NONE_SYNC[0]</a></td></tr>
<tr><td>282</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[1]">BUFPLL1:ENABLE_BOTH_SYNC[1]</a></td></tr>
<tr><td>283</td>
<td>-</td></tr>
<tr><td>284</td>
<td>-</td></tr>
<tr><td>285</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:ENABLE_NONE_SYNC" title="BUFPLL0:ENABLE_NONE_SYNC[1]">BUFPLL0:ENABLE_NONE_SYNC[1]</a></td></tr>
<tr><td>286</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[2]">BUFPLL0:ENABLE_BOTH_SYNC[2]</a></td></tr>
<tr><td>287</td>
<td>-</td></tr>
<tr><td>288</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:I" title="BUFIO2_0:I[0]">BUFIO2_0:I[0]</a></td></tr>
<tr><td>289</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:I" title="BUFIO2_0:I[1]">BUFIO2_0:I[1]</a></td></tr>
<tr><td>290</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:I" title="BUFIO2_0:I[2]">BUFIO2_0:I[2]</a></td></tr>
<tr><td>291</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:IB" title="BUFIO2_0:IB[0]">BUFIO2_0:IB[0]</a></td></tr>
<tr><td>292</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:IB" title="BUFIO2_0:IB[1]">BUFIO2_0:IB[1]</a></td></tr>
<tr><td>293</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:IB" title="BUFIO2_0:IB[2]">BUFIO2_0:IB[2]</a></td></tr>
<tr><td>294</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[0]">BUFIO2_0:FB_I[0]</a></td></tr>
<tr><td>295</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[1]">BUFIO2_0:FB_I[1]</a></td></tr>
<tr><td>296</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[2]">BUFIO2_0:FB_I[2]</a></td></tr>
<tr><td>297</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[0]">BUFIO2_0:POS_EDGE[0]</a></td></tr>
<tr><td>298</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[1]">BUFIO2_0:POS_EDGE[1]</a></td></tr>
<tr><td>299</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[2]">BUFIO2_0:POS_EDGE[2]</a></td></tr>
<tr><td>300</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:NEG_EDGE" title="BUFIO2_0:NEG_EDGE[0]">BUFIO2_0:NEG_EDGE[0]</a></td></tr>
<tr><td>301</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:NEG_EDGE" title="BUFIO2_0:NEG_EDGE[1]">BUFIO2_0:NEG_EDGE[1]</a></td></tr>
<tr><td>302</td>
<td>-</td></tr>
<tr><td>303</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[0]">BUFIO2_0:DIVIDE[0]</a></td></tr>
<tr><td>304</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[1]">BUFIO2_0:DIVIDE[1]</a></td></tr>
<tr><td>305</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[2]">BUFIO2_0:DIVIDE[2]</a></td></tr>
<tr><td>306</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:R_EDGE" title="BUFIO2_0:R_EDGE">BUFIO2_0:R_EDGE</a></td></tr>
<tr><td>307</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:ENABLE" title="BUFIO2_0:ENABLE">BUFIO2_0:ENABLE</a></td></tr>
<tr><td>308</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:ENABLE_2CLK" title="BUFIO2_0:ENABLE_2CLK">BUFIO2_0:ENABLE_2CLK</a></td></tr>
<tr><td>309</td>
<td>-</td></tr>
<tr><td>310</td>
<td>-</td></tr>
<tr><td>311</td>
<td>-</td></tr>
<tr><td>312</td>
<td>-</td></tr>
<tr><td>313</td>
<td>-</td></tr>
<tr><td>314</td>
<td>-</td></tr>
<tr><td>315</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[0]">~BUFIO2_0:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>316</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[1]">~BUFIO2_0:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>317</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[2]">~BUFIO2_0:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>318</td>
<td>-</td></tr>
<tr><td>319</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:FB_ENABLE" title="BUFIO2_0:FB_ENABLE">BUFIO2_0:FB_ENABLE</a></td></tr>
<tr><td>320</td>
<td>-</td></tr>
<tr><td>321</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:DIVIDE_BYPASS" title="~BUFIO2_0:DIVIDE_BYPASS">~BUFIO2_0:DIVIDE_BYPASS</a></td></tr>
<tr><td>322</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[3]">~BUFIO2_0:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>323</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:CKPIN" title="BUFIO2_0:CKPIN[1]">BUFIO2_0:CKPIN[1]</a></td></tr>
<tr><td>324</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:IOCLK_ENABLE" title="BUFIO2_0:IOCLK_ENABLE">BUFIO2_0:IOCLK_ENABLE</a></td></tr>
<tr><td>325</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:CKPIN" title="BUFIO2_0:CKPIN[0]">BUFIO2_0:CKPIN[0]</a></td></tr>
<tr><td>326</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_0:CMT_ENABLE" title="BUFIO2_0:CMT_ENABLE">BUFIO2_0:CMT_ENABLE</a></td></tr>
<tr><td>327</td>
<td>-</td></tr>
<tr><td>328</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:ENABLE_NONE_SYNC" title="BUFPLL1:ENABLE_NONE_SYNC[1]">BUFPLL1:ENABLE_NONE_SYNC[1]</a></td></tr>
<tr><td>329</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[2]">BUFPLL1:ENABLE_BOTH_SYNC[2]</a></td></tr>
<tr><td>330</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:PLLIN" title="BUFPLL0:PLLIN[0]">BUFPLL0:PLLIN[0]</a></td></tr>
<tr><td>331</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:PLLIN" title="BUFPLL0:PLLIN[1]">BUFPLL0:PLLIN[1]</a></td></tr>
<tr><td>332</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:PLLIN" title="BUFPLL0:PLLIN[2]">BUFPLL0:PLLIN[2]</a></td></tr>
<tr><td>333</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:PLLIN" title="BUFPLL1:PLLIN[0]">BUFPLL1:PLLIN[0]</a></td></tr>
<tr><td>334</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:PLLIN" title="BUFPLL1:PLLIN[1]">BUFPLL1:PLLIN[1]</a></td></tr>
<tr><td>335</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:PLLIN" title="BUFPLL1:PLLIN[2]">BUFPLL1:PLLIN[2]</a></td></tr>
<tr><td>336</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:I" title="BUFIO2_1:I[0]">BUFIO2_1:I[0]</a></td></tr>
<tr><td>337</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:I" title="BUFIO2_1:I[1]">BUFIO2_1:I[1]</a></td></tr>
<tr><td>338</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:I" title="BUFIO2_1:I[2]">BUFIO2_1:I[2]</a></td></tr>
<tr><td>339</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:IB" title="BUFIO2_1:IB[0]">BUFIO2_1:IB[0]</a></td></tr>
<tr><td>340</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:IB" title="BUFIO2_1:IB[1]">BUFIO2_1:IB[1]</a></td></tr>
<tr><td>341</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:IB" title="BUFIO2_1:IB[2]">BUFIO2_1:IB[2]</a></td></tr>
<tr><td>342</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[0]">BUFIO2_1:FB_I[0]</a></td></tr>
<tr><td>343</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[1]">BUFIO2_1:FB_I[1]</a></td></tr>
<tr><td>344</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[2]">BUFIO2_1:FB_I[2]</a></td></tr>
<tr><td>345</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[0]">BUFIO2_1:POS_EDGE[0]</a></td></tr>
<tr><td>346</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[1]">BUFIO2_1:POS_EDGE[1]</a></td></tr>
<tr><td>347</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[2]">BUFIO2_1:POS_EDGE[2]</a></td></tr>
<tr><td>348</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:NEG_EDGE" title="BUFIO2_1:NEG_EDGE[0]">BUFIO2_1:NEG_EDGE[0]</a></td></tr>
<tr><td>349</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:NEG_EDGE" title="BUFIO2_1:NEG_EDGE[1]">BUFIO2_1:NEG_EDGE[1]</a></td></tr>
<tr><td>350</td>
<td>-</td></tr>
<tr><td>351</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[0]">BUFIO2_1:DIVIDE[0]</a></td></tr>
<tr><td>352</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[1]">BUFIO2_1:DIVIDE[1]</a></td></tr>
<tr><td>353</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[2]">BUFIO2_1:DIVIDE[2]</a></td></tr>
<tr><td>354</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:R_EDGE" title="BUFIO2_1:R_EDGE">BUFIO2_1:R_EDGE</a></td></tr>
<tr><td>355</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:ENABLE" title="BUFIO2_1:ENABLE">BUFIO2_1:ENABLE</a></td></tr>
<tr><td>356</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:ENABLE_2CLK" title="BUFIO2_1:ENABLE_2CLK">BUFIO2_1:ENABLE_2CLK</a></td></tr>
<tr><td>357</td>
<td>-</td></tr>
<tr><td>358</td>
<td>-</td></tr>
<tr><td>359</td>
<td>-</td></tr>
<tr><td>360</td>
<td>-</td></tr>
<tr><td>361</td>
<td>-</td></tr>
<tr><td>362</td>
<td>-</td></tr>
<tr><td>363</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[0]">~BUFIO2_1:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>364</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[1]">~BUFIO2_1:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>365</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[2]">~BUFIO2_1:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>366</td>
<td>-</td></tr>
<tr><td>367</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:FB_ENABLE" title="BUFIO2_1:FB_ENABLE">BUFIO2_1:FB_ENABLE</a></td></tr>
<tr><td>368</td>
<td>-</td></tr>
<tr><td>369</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:DIVIDE_BYPASS" title="~BUFIO2_1:DIVIDE_BYPASS">~BUFIO2_1:DIVIDE_BYPASS</a></td></tr>
<tr><td>370</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[3]">~BUFIO2_1:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>371</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:CKPIN" title="BUFIO2_1:CKPIN[1]">BUFIO2_1:CKPIN[1]</a></td></tr>
<tr><td>372</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:IOCLK_ENABLE" title="BUFIO2_1:IOCLK_ENABLE">BUFIO2_1:IOCLK_ENABLE</a></td></tr>
<tr><td>373</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:CKPIN" title="BUFIO2_1:CKPIN[0]">BUFIO2_1:CKPIN[0]</a></td></tr>
<tr><td>374</td>
<td><a href="#bits-xc6s-REG_B-BUFIO2_1:CMT_ENABLE" title="BUFIO2_1:CMT_ENABLE">BUFIO2_1:CMT_ENABLE</a></td></tr>
<tr><td>375</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:LOCKED" title="BUFPLL0:LOCKED[0]">BUFPLL0:LOCKED[0]</a></td></tr>
<tr><td>376</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL0:LOCKED" title="BUFPLL0:LOCKED[1]">BUFPLL0:LOCKED[1]</a></td></tr>
<tr><td>377</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:LOCKED" title="BUFPLL1:LOCKED[0]">BUFPLL1:LOCKED[0]</a></td></tr>
<tr><td>378</td>
<td><a href="#bits-xc6s-REG_B-BUFPLL1:LOCKED" title="BUFPLL1:LOCKED[1]">BUFPLL1:LOCKED[1]</a></td></tr>
<tr><td>379</td>
<td><a href="#bits-xc6s-REG_B-MISC:MISR_ENABLE" title="MISC:MISR_ENABLE">MISC:MISR_ENABLE</a></td></tr>
<tr><td>380</td>
<td><a href="#bits-xc6s-REG_B-MISC:MISR_RESET" title="MISC:MISR_RESET">MISC:MISR_RESET</a></td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:I</th><th>[0, 0, 290]</th><th>[0, 0, 289]</th><th>[0, 0, 288]</th></tr>
<tr><th>BUFIO2_1:I</th><th>[0, 0, 338]</th><th>[0, 0, 337]</th><th>[0, 0, 336]</th></tr>
<tr><th>BUFIO2_2:I</th><th>[0, 0, 194]</th><th>[0, 0, 193]</th><th>[0, 0, 192]</th></tr>
<tr><th>BUFIO2_3:I</th><th>[0, 0, 242]</th><th>[0, 0, 241]</th><th>[0, 0, 240]</th></tr>
<tr><th>BUFIO2_4:I</th><th>[0, 0, 98]</th><th>[0, 0, 97]</th><th>[0, 0, 96]</th></tr>
<tr><th>BUFIO2_5:I</th><th>[0, 0, 146]</th><th>[0, 0, 145]</th><th>[0, 0, 144]</th></tr>
<tr><th>BUFIO2_6:I</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><th>BUFIO2_7:I</th><th>[0, 0, 50]</th><th>[0, 0, 49]</th><th>[0, 0, 48]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GTPCLK</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:IB"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:IB"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:IB"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:IB"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:IB"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:IB"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:IB"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:IB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:IB</th><th>[0, 0, 293]</th><th>[0, 0, 292]</th><th>[0, 0, 291]</th></tr>
<tr><th>BUFIO2_1:IB</th><th>[0, 0, 341]</th><th>[0, 0, 340]</th><th>[0, 0, 339]</th></tr>
<tr><th>BUFIO2_2:IB</th><th>[0, 0, 197]</th><th>[0, 0, 196]</th><th>[0, 0, 195]</th></tr>
<tr><th>BUFIO2_3:IB</th><th>[0, 0, 245]</th><th>[0, 0, 244]</th><th>[0, 0, 243]</th></tr>
<tr><th>BUFIO2_4:IB</th><th>[0, 0, 101]</th><th>[0, 0, 100]</th><th>[0, 0, 99]</th></tr>
<tr><th>BUFIO2_5:IB</th><th>[0, 0, 149]</th><th>[0, 0, 148]</th><th>[0, 0, 147]</th></tr>
<tr><th>BUFIO2_6:IB</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th></tr>
<tr><th>BUFIO2_7:IB</th><th>[0, 0, 53]</th><th>[0, 0, 52]</th><th>[0, 0, 51]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:FB_I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:FB_I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:FB_I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:FB_I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:FB_I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:FB_I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:FB_I"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:FB_I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:FB_I</th><th>[0, 0, 296]</th><th>[0, 0, 295]</th><th>[0, 0, 294]</th></tr>
<tr><th>BUFIO2_1:FB_I</th><th>[0, 0, 344]</th><th>[0, 0, 343]</th><th>[0, 0, 342]</th></tr>
<tr><th>BUFIO2_2:FB_I</th><th>[0, 0, 200]</th><th>[0, 0, 199]</th><th>[0, 0, 198]</th></tr>
<tr><th>BUFIO2_3:FB_I</th><th>[0, 0, 248]</th><th>[0, 0, 247]</th><th>[0, 0, 246]</th></tr>
<tr><th>BUFIO2_4:FB_I</th><th>[0, 0, 104]</th><th>[0, 0, 103]</th><th>[0, 0, 102]</th></tr>
<tr><th>BUFIO2_5:FB_I</th><th>[0, 0, 152]</th><th>[0, 0, 151]</th><th>[0, 0, 150]</th></tr>
<tr><th>BUFIO2_6:FB_I</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th></tr>
<tr><th>BUFIO2_7:FB_I</th><th>[0, 0, 56]</th><th>[0, 0, 55]</th><th>[0, 0, 54]</th></tr>
<tr><td>CLKPIN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DFB</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CFB_INVERT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GTPFB</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:POS_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:POS_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:POS_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:POS_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:POS_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:POS_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:POS_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:POS_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:POS_EDGE</th><th>[0, 0, 299]</th><th>[0, 0, 298]</th><th>[0, 0, 297]</th></tr>
<tr><th>BUFIO2_1:POS_EDGE</th><th>[0, 0, 347]</th><th>[0, 0, 346]</th><th>[0, 0, 345]</th></tr>
<tr><th>BUFIO2_2:POS_EDGE</th><th>[0, 0, 203]</th><th>[0, 0, 202]</th><th>[0, 0, 201]</th></tr>
<tr><th>BUFIO2_3:POS_EDGE</th><th>[0, 0, 251]</th><th>[0, 0, 250]</th><th>[0, 0, 249]</th></tr>
<tr><th>BUFIO2_4:POS_EDGE</th><th>[0, 0, 107]</th><th>[0, 0, 106]</th><th>[0, 0, 105]</th></tr>
<tr><th>BUFIO2_5:POS_EDGE</th><th>[0, 0, 155]</th><th>[0, 0, 154]</th><th>[0, 0, 153]</th></tr>
<tr><th>BUFIO2_6:POS_EDGE</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th></tr>
<tr><th>BUFIO2_7:POS_EDGE</th><th>[0, 0, 59]</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th></tr>
<tr><td>DIVIDE_1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_3</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_5</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>POS_EDGE_2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>POS_EDGE_4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIVIDE_5</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>POS_EDGE_6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>POS_EDGE_7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_8</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>POS_EDGE_8</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:NEG_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:NEG_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:NEG_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:NEG_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:NEG_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:NEG_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:NEG_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:NEG_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:NEG_EDGE</th><th>[0, 0, 301]</th><th>[0, 0, 300]</th></tr>
<tr><th>BUFIO2_1:NEG_EDGE</th><th>[0, 0, 349]</th><th>[0, 0, 348]</th></tr>
<tr><th>BUFIO2_2:NEG_EDGE</th><th>[0, 0, 205]</th><th>[0, 0, 204]</th></tr>
<tr><th>BUFIO2_3:NEG_EDGE</th><th>[0, 0, 253]</th><th>[0, 0, 252]</th></tr>
<tr><th>BUFIO2_4:NEG_EDGE</th><th>[0, 0, 109]</th><th>[0, 0, 108]</th></tr>
<tr><th>BUFIO2_5:NEG_EDGE</th><th>[0, 0, 157]</th><th>[0, 0, 156]</th></tr>
<tr><th>BUFIO2_6:NEG_EDGE</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th></tr>
<tr><th>BUFIO2_7:NEG_EDGE</th><th>[0, 0, 61]</th><th>[0, 0, 60]</th></tr>
<tr><td>DIVIDE_1</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_3</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_4</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_1</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_4</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_5</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_6</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_7</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_8</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_2</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_5</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_6</td><td>0</td><td>1</td></tr>
<tr><td>NEG_EDGE_2</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_7</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_8</td><td>1</td><td>0</td></tr>
<tr><td>NEG_EDGE_3</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:DIVIDE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:DIVIDE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:DIVIDE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:DIVIDE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:DIVIDE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:DIVIDE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:DIVIDE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:DIVIDE</th><th>[0, 0, 305]</th><th>[0, 0, 304]</th><th>[0, 0, 303]</th></tr>
<tr><th>BUFIO2_1:DIVIDE</th><th>[0, 0, 353]</th><th>[0, 0, 352]</th><th>[0, 0, 351]</th></tr>
<tr><th>BUFIO2_2:DIVIDE</th><th>[0, 0, 209]</th><th>[0, 0, 208]</th><th>[0, 0, 207]</th></tr>
<tr><th>BUFIO2_3:DIVIDE</th><th>[0, 0, 257]</th><th>[0, 0, 256]</th><th>[0, 0, 255]</th></tr>
<tr><th>BUFIO2_4:DIVIDE</th><th>[0, 0, 113]</th><th>[0, 0, 112]</th><th>[0, 0, 111]</th></tr>
<tr><th>BUFIO2_5:DIVIDE</th><th>[0, 0, 161]</th><th>[0, 0, 160]</th><th>[0, 0, 159]</th></tr>
<tr><th>BUFIO2_6:DIVIDE</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th></tr>
<tr><th>BUFIO2_7:DIVIDE</th><th>[0, 0, 65]</th><th>[0, 0, 64]</th><th>[0, 0, 63]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_0:ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_0:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_B-BUFIO2_0:FB_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_0:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_0:R_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:FB_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:R_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:FB_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:R_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:FB_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:R_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:FB_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:R_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:FB_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:R_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:FB_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:R_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:FB_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:R_EDGE"></div>
<div id="bits-xc6s-REG_B-BUFPLL_COMMON:ENABLE"></div>
<div id="bits-xc6s-REG_B-MISC:MISR_ENABLE"></div>
<div id="bits-xc6s-REG_B-MISC:MISR_RESET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:CMT_ENABLE</th><th>[0, 0, 326]</th></tr>
<tr><th>BUFIO2_0:ENABLE</th><th>[0, 0, 307]</th></tr>
<tr><th>BUFIO2_0:ENABLE_2CLK</th><th>[0, 0, 308]</th></tr>
<tr><th>BUFIO2_0:FB_ENABLE</th><th>[0, 0, 319]</th></tr>
<tr><th>BUFIO2_0:IOCLK_ENABLE</th><th>[0, 0, 324]</th></tr>
<tr><th>BUFIO2_0:R_EDGE</th><th>[0, 0, 306]</th></tr>
<tr><th>BUFIO2_1:CMT_ENABLE</th><th>[0, 0, 374]</th></tr>
<tr><th>BUFIO2_1:ENABLE</th><th>[0, 0, 355]</th></tr>
<tr><th>BUFIO2_1:ENABLE_2CLK</th><th>[0, 0, 356]</th></tr>
<tr><th>BUFIO2_1:FB_ENABLE</th><th>[0, 0, 367]</th></tr>
<tr><th>BUFIO2_1:IOCLK_ENABLE</th><th>[0, 0, 372]</th></tr>
<tr><th>BUFIO2_1:R_EDGE</th><th>[0, 0, 354]</th></tr>
<tr><th>BUFIO2_2:CMT_ENABLE</th><th>[0, 0, 230]</th></tr>
<tr><th>BUFIO2_2:ENABLE</th><th>[0, 0, 211]</th></tr>
<tr><th>BUFIO2_2:ENABLE_2CLK</th><th>[0, 0, 212]</th></tr>
<tr><th>BUFIO2_2:FB_ENABLE</th><th>[0, 0, 223]</th></tr>
<tr><th>BUFIO2_2:IOCLK_ENABLE</th><th>[0, 0, 228]</th></tr>
<tr><th>BUFIO2_2:R_EDGE</th><th>[0, 0, 210]</th></tr>
<tr><th>BUFIO2_3:CMT_ENABLE</th><th>[0, 0, 278]</th></tr>
<tr><th>BUFIO2_3:ENABLE</th><th>[0, 0, 259]</th></tr>
<tr><th>BUFIO2_3:ENABLE_2CLK</th><th>[0, 0, 260]</th></tr>
<tr><th>BUFIO2_3:FB_ENABLE</th><th>[0, 0, 271]</th></tr>
<tr><th>BUFIO2_3:IOCLK_ENABLE</th><th>[0, 0, 276]</th></tr>
<tr><th>BUFIO2_3:R_EDGE</th><th>[0, 0, 258]</th></tr>
<tr><th>BUFIO2_4:CMT_ENABLE</th><th>[0, 0, 134]</th></tr>
<tr><th>BUFIO2_4:ENABLE</th><th>[0, 0, 115]</th></tr>
<tr><th>BUFIO2_4:ENABLE_2CLK</th><th>[0, 0, 116]</th></tr>
<tr><th>BUFIO2_4:FB_ENABLE</th><th>[0, 0, 127]</th></tr>
<tr><th>BUFIO2_4:IOCLK_ENABLE</th><th>[0, 0, 132]</th></tr>
<tr><th>BUFIO2_4:R_EDGE</th><th>[0, 0, 114]</th></tr>
<tr><th>BUFIO2_5:CMT_ENABLE</th><th>[0, 0, 182]</th></tr>
<tr><th>BUFIO2_5:ENABLE</th><th>[0, 0, 163]</th></tr>
<tr><th>BUFIO2_5:ENABLE_2CLK</th><th>[0, 0, 164]</th></tr>
<tr><th>BUFIO2_5:FB_ENABLE</th><th>[0, 0, 175]</th></tr>
<tr><th>BUFIO2_5:IOCLK_ENABLE</th><th>[0, 0, 180]</th></tr>
<tr><th>BUFIO2_5:R_EDGE</th><th>[0, 0, 162]</th></tr>
<tr><th>BUFIO2_6:CMT_ENABLE</th><th>[0, 0, 38]</th></tr>
<tr><th>BUFIO2_6:ENABLE</th><th>[0, 0, 19]</th></tr>
<tr><th>BUFIO2_6:ENABLE_2CLK</th><th>[0, 0, 20]</th></tr>
<tr><th>BUFIO2_6:FB_ENABLE</th><th>[0, 0, 31]</th></tr>
<tr><th>BUFIO2_6:IOCLK_ENABLE</th><th>[0, 0, 36]</th></tr>
<tr><th>BUFIO2_6:R_EDGE</th><th>[0, 0, 18]</th></tr>
<tr><th>BUFIO2_7:CMT_ENABLE</th><th>[0, 0, 86]</th></tr>
<tr><th>BUFIO2_7:ENABLE</th><th>[0, 0, 67]</th></tr>
<tr><th>BUFIO2_7:ENABLE_2CLK</th><th>[0, 0, 68]</th></tr>
<tr><th>BUFIO2_7:FB_ENABLE</th><th>[0, 0, 79]</th></tr>
<tr><th>BUFIO2_7:IOCLK_ENABLE</th><th>[0, 0, 84]</th></tr>
<tr><th>BUFIO2_7:R_EDGE</th><th>[0, 0, 66]</th></tr>
<tr><th>BUFPLL_COMMON:ENABLE</th><th>[0, 0, 135]</th></tr>
<tr><th>MISC:MISR_ENABLE</th><th>[0, 0, 379]</th></tr>
<tr><th>MISC:MISR_RESET</th><th>[0, 0, 380]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:FB_DIVIDE_BYPASS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:FB_DIVIDE_BYPASS</th><th>[0, 0, 322]</th><th>[0, 0, 317]</th><th>[0, 0, 316]</th><th>[0, 0, 315]</th></tr>
<tr><th>BUFIO2_1:FB_DIVIDE_BYPASS</th><th>[0, 0, 370]</th><th>[0, 0, 365]</th><th>[0, 0, 364]</th><th>[0, 0, 363]</th></tr>
<tr><th>BUFIO2_2:FB_DIVIDE_BYPASS</th><th>[0, 0, 226]</th><th>[0, 0, 221]</th><th>[0, 0, 220]</th><th>[0, 0, 219]</th></tr>
<tr><th>BUFIO2_3:FB_DIVIDE_BYPASS</th><th>[0, 0, 274]</th><th>[0, 0, 269]</th><th>[0, 0, 268]</th><th>[0, 0, 267]</th></tr>
<tr><th>BUFIO2_4:FB_DIVIDE_BYPASS</th><th>[0, 0, 130]</th><th>[0, 0, 125]</th><th>[0, 0, 124]</th><th>[0, 0, 123]</th></tr>
<tr><th>BUFIO2_5:FB_DIVIDE_BYPASS</th><th>[0, 0, 178]</th><th>[0, 0, 173]</th><th>[0, 0, 172]</th><th>[0, 0, 171]</th></tr>
<tr><th>BUFIO2_6:FB_DIVIDE_BYPASS</th><th>[0, 0, 34]</th><th>[0, 0, 29]</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th></tr>
<tr><th>BUFIO2_7:FB_DIVIDE_BYPASS</th><th>[0, 0, 82]</th><th>[0, 0, 77]</th><th>[0, 0, 76]</th><th>[0, 0, 75]</th></tr>
<tr><td>Inverted</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_B-BUFPLL0:ENABLE_SYNC"></div>
<div id="bits-xc6s-REG_B-BUFPLL1:ENABLE_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:DIVIDE_BYPASS</th><th>[0, 0, 321]</th></tr>
<tr><th>BUFIO2_1:DIVIDE_BYPASS</th><th>[0, 0, 369]</th></tr>
<tr><th>BUFIO2_2:DIVIDE_BYPASS</th><th>[0, 0, 225]</th></tr>
<tr><th>BUFIO2_3:DIVIDE_BYPASS</th><th>[0, 0, 273]</th></tr>
<tr><th>BUFIO2_4:DIVIDE_BYPASS</th><th>[0, 0, 129]</th></tr>
<tr><th>BUFIO2_5:DIVIDE_BYPASS</th><th>[0, 0, 177]</th></tr>
<tr><th>BUFIO2_6:DIVIDE_BYPASS</th><th>[0, 0, 33]</th></tr>
<tr><th>BUFIO2_7:DIVIDE_BYPASS</th><th>[0, 0, 81]</th></tr>
<tr><th>BUFPLL0:ENABLE_SYNC</th><th>[0, 0, 140]</th></tr>
<tr><th>BUFPLL1:ENABLE_SYNC</th><th>[0, 0, 185]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFIO2_0:CKPIN"></div>
<div id="bits-xc6s-REG_B-BUFIO2_1:CKPIN"></div>
<div id="bits-xc6s-REG_B-BUFIO2_2:CKPIN"></div>
<div id="bits-xc6s-REG_B-BUFIO2_3:CKPIN"></div>
<div id="bits-xc6s-REG_B-BUFIO2_4:CKPIN"></div>
<div id="bits-xc6s-REG_B-BUFIO2_5:CKPIN"></div>
<div id="bits-xc6s-REG_B-BUFIO2_6:CKPIN"></div>
<div id="bits-xc6s-REG_B-BUFIO2_7:CKPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:CKPIN</th><th>[0, 0, 323]</th><th>[0, 0, 325]</th></tr>
<tr><th>BUFIO2_1:CKPIN</th><th>[0, 0, 371]</th><th>[0, 0, 373]</th></tr>
<tr><th>BUFIO2_2:CKPIN</th><th>[0, 0, 227]</th><th>[0, 0, 229]</th></tr>
<tr><th>BUFIO2_3:CKPIN</th><th>[0, 0, 275]</th><th>[0, 0, 277]</th></tr>
<tr><th>BUFIO2_4:CKPIN</th><th>[0, 0, 131]</th><th>[0, 0, 133]</th></tr>
<tr><th>BUFIO2_5:CKPIN</th><th>[0, 0, 179]</th><th>[0, 0, 181]</th></tr>
<tr><th>BUFIO2_6:CKPIN</th><th>[0, 0, 35]</th><th>[0, 0, 37]</th></tr>
<tr><th>BUFIO2_7:CKPIN</th><th>[0, 0, 83]</th><th>[0, 0, 85]</th></tr>
<tr><td>VCC</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN</td><td>0</td><td>1</td></tr>
<tr><td>DIVCLK</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK0"></div>
<div id="bits-xc6s-REG_B-INT:MUX.IMUX.REGB.GCLK1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.REGB.GCLK0</th><th>[0, 0, 90]</th><th>[0, 0, 91]</th><th>[0, 0, 92]</th><th>[0, 0, 93]</th><th>[0, 0, 47]</th><th>[0, 0, 87]</th><th>[0, 0, 88]</th><th>[0, 0, 89]</th></tr>
<tr><th>INT:MUX.IMUX.REGB.GCLK1</th><th>[0, 0, 42]</th><th>[0, 0, 41]</th><th>[0, 0, 40]</th><th>[0, 0, 39]</th><th>[0, 0, 46]</th><th>[0, 0, 45]</th><th>[0, 0, 44]</th><th>[0, 0, 43]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GCLK0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GCLK2</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GCLK3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GCLK8</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GCLK9</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GCLK10</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GCLK11</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GCLK4</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GCLK5</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GCLK6</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GCLK7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GCLK12</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GCLK13</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GCLK14</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GCLK15</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFPLL0:DIVIDE"></div>
<div id="bits-xc6s-REG_B-BUFPLL1:DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:DIVIDE</th><th>[0, 0, 190]</th><th>[0, 0, 189]</th><th>[0, 0, 187]</th><th>[0, 0, 138]</th><th>[0, 0, 137]</th><th>[0, 0, 136]</th></tr>
<tr><th>BUFPLL1:DIVIDE</th><th>[0, 0, 233]</th><th>[0, 0, 232]</th><th>[0, 0, 191]</th><th>[0, 0, 183]</th><th>[0, 0, 143]</th><th>[0, 0, 142]</th></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFPLL0:DATA_RATE"></div>
<div id="bits-xc6s-REG_B-BUFPLL1:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:DATA_RATE</th><th>[0, 0, 141]</th></tr>
<tr><th>BUFPLL1:DATA_RATE</th><th>[0, 0, 186]</th></tr>
<tr><td>SDR</td><td>0</td></tr>
<tr><td>DDR</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFPLL_MCB:LOCK_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL_MCB:LOCK_SRC</th><th>[0, 0, 139]</th><th>[0, 0, 184]</th></tr>
<tr><td>LOCK_TO_0</td><td>0</td><td>1</td></tr>
<tr><td>LOCK_TO_1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFPLL0:ENABLE_BOTH_SYNC"></div>
<div id="bits-xc6s-REG_B-BUFPLL1:ENABLE_BOTH_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:ENABLE_BOTH_SYNC</th><th>[0, 0, 286]</th><th>[0, 0, 280]</th><th>[0, 0, 234]</th></tr>
<tr><th>BUFPLL1:ENABLE_BOTH_SYNC</th><th>[0, 0, 329]</th><th>[0, 0, 282]</th><th>[0, 0, 237]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFPLL0:ENABLE_NONE_SYNC"></div>
<div id="bits-xc6s-REG_B-BUFPLL1:ENABLE_NONE_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:ENABLE_NONE_SYNC</th><th>[0, 0, 285]</th><th>[0, 0, 279]</th></tr>
<tr><th>BUFPLL1:ENABLE_NONE_SYNC</th><th>[0, 0, 328]</th><th>[0, 0, 281]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFPLL0:PLLIN"></div>
<div id="bits-xc6s-REG_B-BUFPLL1:PLLIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:PLLIN</th><th>[0, 0, 332]</th><th>[0, 0, 331]</th><th>[0, 0, 330]</th></tr>
<tr><th>BUFPLL1:PLLIN</th><th>[0, 0, 335]</th><th>[0, 0, 334]</th><th>[0, 0, 333]</th></tr>
<tr><td>PLLIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PLLIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PLLIN2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLIN3</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>PLLIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>PLLIN5</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_B-BUFPLL0:LOCKED"></div>
<div id="bits-xc6s-REG_B-BUFPLL1:LOCKED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:LOCKED</th><th>[0, 0, 376]</th><th>[0, 0, 375]</th></tr>
<tr><th>BUFPLL1:LOCKED</th><th>[0, 0, 378]</th><th>[0, 0, 377]</th></tr>
<tr><td>LOCKED0</td><td>0</td><td>0</td></tr>
<tr><td>LOCKED1</td><td>0</td><td>1</td></tr>
<tr><td>LOCKED2</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-top-tile">
<h2>Bitstream — top tile<a class="headerlink" href="#bitstream-top-tile" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG_T bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:I" title="BUFIO2_6:I[0]">BUFIO2_6:I[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:I" title="BUFIO2_6:I[1]">BUFIO2_6:I[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:I" title="BUFIO2_6:I[2]">BUFIO2_6:I[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:IB" title="BUFIO2_6:IB[0]">BUFIO2_6:IB[0]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:IB" title="BUFIO2_6:IB[1]">BUFIO2_6:IB[1]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:IB" title="BUFIO2_6:IB[2]">BUFIO2_6:IB[2]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[0]">BUFIO2_6:FB_I[0]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[1]">BUFIO2_6:FB_I[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[2]">BUFIO2_6:FB_I[2]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[0]">BUFIO2_6:POS_EDGE[0]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[1]">BUFIO2_6:POS_EDGE[1]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[2]">BUFIO2_6:POS_EDGE[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:NEG_EDGE" title="BUFIO2_6:NEG_EDGE[0]">BUFIO2_6:NEG_EDGE[0]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:NEG_EDGE" title="BUFIO2_6:NEG_EDGE[1]">BUFIO2_6:NEG_EDGE[1]</a></td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[0]">BUFIO2_6:DIVIDE[0]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[1]">BUFIO2_6:DIVIDE[1]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[2]">BUFIO2_6:DIVIDE[2]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:R_EDGE" title="BUFIO2_6:R_EDGE">BUFIO2_6:R_EDGE</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:ENABLE" title="BUFIO2_6:ENABLE">BUFIO2_6:ENABLE</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:ENABLE_2CLK" title="BUFIO2_6:ENABLE_2CLK">BUFIO2_6:ENABLE_2CLK</a></td></tr>
<tr><td>21</td>
<td>-</td></tr>
<tr><td>22</td>
<td>-</td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[0]">~BUFIO2_6:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[1]">~BUFIO2_6:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[2]">~BUFIO2_6:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>30</td>
<td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:FB_ENABLE" title="BUFIO2_6:FB_ENABLE">BUFIO2_6:FB_ENABLE</a></td></tr>
<tr><td>32</td>
<td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:DIVIDE_BYPASS" title="~BUFIO2_6:DIVIDE_BYPASS">~BUFIO2_6:DIVIDE_BYPASS</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[3]">~BUFIO2_6:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:CKPIN" title="BUFIO2_6:CKPIN[1]">BUFIO2_6:CKPIN[1]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:IOCLK_ENABLE" title="BUFIO2_6:IOCLK_ENABLE">BUFIO2_6:IOCLK_ENABLE</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:CKPIN" title="BUFIO2_6:CKPIN[0]">BUFIO2_6:CKPIN[0]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_6:CMT_ENABLE" title="BUFIO2_6:CMT_ENABLE">BUFIO2_6:CMT_ENABLE</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK1" title="INT:MUX.IMUX.REGT.GCLK1[4]">INT:MUX.IMUX.REGT.GCLK1[4]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK1" title="INT:MUX.IMUX.REGT.GCLK1[5]">INT:MUX.IMUX.REGT.GCLK1[5]</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK1" title="INT:MUX.IMUX.REGT.GCLK1[6]">INT:MUX.IMUX.REGT.GCLK1[6]</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK1" title="INT:MUX.IMUX.REGT.GCLK1[7]">INT:MUX.IMUX.REGT.GCLK1[7]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK1" title="INT:MUX.IMUX.REGT.GCLK1[0]">INT:MUX.IMUX.REGT.GCLK1[0]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK1" title="INT:MUX.IMUX.REGT.GCLK1[1]">INT:MUX.IMUX.REGT.GCLK1[1]</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK1" title="INT:MUX.IMUX.REGT.GCLK1[2]">INT:MUX.IMUX.REGT.GCLK1[2]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK1" title="INT:MUX.IMUX.REGT.GCLK1[3]">INT:MUX.IMUX.REGT.GCLK1[3]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK0" title="INT:MUX.IMUX.REGT.GCLK0[3]">INT:MUX.IMUX.REGT.GCLK0[3]</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:I" title="BUFIO2_7:I[0]">BUFIO2_7:I[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:I" title="BUFIO2_7:I[1]">BUFIO2_7:I[1]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:I" title="BUFIO2_7:I[2]">BUFIO2_7:I[2]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:IB" title="BUFIO2_7:IB[0]">BUFIO2_7:IB[0]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:IB" title="BUFIO2_7:IB[1]">BUFIO2_7:IB[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:IB" title="BUFIO2_7:IB[2]">BUFIO2_7:IB[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[0]">BUFIO2_7:FB_I[0]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[1]">BUFIO2_7:FB_I[1]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[2]">BUFIO2_7:FB_I[2]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[0]">BUFIO2_7:POS_EDGE[0]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[1]">BUFIO2_7:POS_EDGE[1]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[2]">BUFIO2_7:POS_EDGE[2]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:NEG_EDGE" title="BUFIO2_7:NEG_EDGE[0]">BUFIO2_7:NEG_EDGE[0]</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:NEG_EDGE" title="BUFIO2_7:NEG_EDGE[1]">BUFIO2_7:NEG_EDGE[1]</a></td></tr>
<tr><td>62</td>
<td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[0]">BUFIO2_7:DIVIDE[0]</a></td></tr>
<tr><td>64</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[1]">BUFIO2_7:DIVIDE[1]</a></td></tr>
<tr><td>65</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[2]">BUFIO2_7:DIVIDE[2]</a></td></tr>
<tr><td>66</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:R_EDGE" title="BUFIO2_7:R_EDGE">BUFIO2_7:R_EDGE</a></td></tr>
<tr><td>67</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:ENABLE" title="BUFIO2_7:ENABLE">BUFIO2_7:ENABLE</a></td></tr>
<tr><td>68</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:ENABLE_2CLK" title="BUFIO2_7:ENABLE_2CLK">BUFIO2_7:ENABLE_2CLK</a></td></tr>
<tr><td>69</td>
<td>-</td></tr>
<tr><td>70</td>
<td>-</td></tr>
<tr><td>71</td>
<td>-</td></tr>
<tr><td>72</td>
<td>-</td></tr>
<tr><td>73</td>
<td>-</td></tr>
<tr><td>74</td>
<td>-</td></tr>
<tr><td>75</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[0]">~BUFIO2_7:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>76</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[1]">~BUFIO2_7:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>77</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[2]">~BUFIO2_7:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>78</td>
<td>-</td></tr>
<tr><td>79</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:FB_ENABLE" title="BUFIO2_7:FB_ENABLE">BUFIO2_7:FB_ENABLE</a></td></tr>
<tr><td>80</td>
<td>-</td></tr>
<tr><td>81</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:DIVIDE_BYPASS" title="~BUFIO2_7:DIVIDE_BYPASS">~BUFIO2_7:DIVIDE_BYPASS</a></td></tr>
<tr><td>82</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[3]">~BUFIO2_7:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>83</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:CKPIN" title="BUFIO2_7:CKPIN[1]">BUFIO2_7:CKPIN[1]</a></td></tr>
<tr><td>84</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:IOCLK_ENABLE" title="BUFIO2_7:IOCLK_ENABLE">BUFIO2_7:IOCLK_ENABLE</a></td></tr>
<tr><td>85</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:CKPIN" title="BUFIO2_7:CKPIN[0]">BUFIO2_7:CKPIN[0]</a></td></tr>
<tr><td>86</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_7:CMT_ENABLE" title="BUFIO2_7:CMT_ENABLE">BUFIO2_7:CMT_ENABLE</a></td></tr>
<tr><td>87</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK0" title="INT:MUX.IMUX.REGT.GCLK0[2]">INT:MUX.IMUX.REGT.GCLK0[2]</a></td></tr>
<tr><td>88</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK0" title="INT:MUX.IMUX.REGT.GCLK0[1]">INT:MUX.IMUX.REGT.GCLK0[1]</a></td></tr>
<tr><td>89</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK0" title="INT:MUX.IMUX.REGT.GCLK0[0]">INT:MUX.IMUX.REGT.GCLK0[0]</a></td></tr>
<tr><td>90</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK0" title="INT:MUX.IMUX.REGT.GCLK0[7]">INT:MUX.IMUX.REGT.GCLK0[7]</a></td></tr>
<tr><td>91</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK0" title="INT:MUX.IMUX.REGT.GCLK0[6]">INT:MUX.IMUX.REGT.GCLK0[6]</a></td></tr>
<tr><td>92</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK0" title="INT:MUX.IMUX.REGT.GCLK0[5]">INT:MUX.IMUX.REGT.GCLK0[5]</a></td></tr>
<tr><td>93</td>
<td><a href="#bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK0" title="INT:MUX.IMUX.REGT.GCLK0[4]">INT:MUX.IMUX.REGT.GCLK0[4]</a></td></tr>
<tr><td>94</td>
<td>-</td></tr>
<tr><td>95</td>
<td>-</td></tr>
<tr><td>96</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:I" title="BUFIO2_4:I[0]">BUFIO2_4:I[0]</a></td></tr>
<tr><td>97</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:I" title="BUFIO2_4:I[1]">BUFIO2_4:I[1]</a></td></tr>
<tr><td>98</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:I" title="BUFIO2_4:I[2]">BUFIO2_4:I[2]</a></td></tr>
<tr><td>99</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:IB" title="BUFIO2_4:IB[0]">BUFIO2_4:IB[0]</a></td></tr>
<tr><td>100</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:IB" title="BUFIO2_4:IB[1]">BUFIO2_4:IB[1]</a></td></tr>
<tr><td>101</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:IB" title="BUFIO2_4:IB[2]">BUFIO2_4:IB[2]</a></td></tr>
<tr><td>102</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[0]">BUFIO2_4:FB_I[0]</a></td></tr>
<tr><td>103</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[1]">BUFIO2_4:FB_I[1]</a></td></tr>
<tr><td>104</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[2]">BUFIO2_4:FB_I[2]</a></td></tr>
<tr><td>105</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[0]">BUFIO2_4:POS_EDGE[0]</a></td></tr>
<tr><td>106</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[1]">BUFIO2_4:POS_EDGE[1]</a></td></tr>
<tr><td>107</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[2]">BUFIO2_4:POS_EDGE[2]</a></td></tr>
<tr><td>108</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:NEG_EDGE" title="BUFIO2_4:NEG_EDGE[0]">BUFIO2_4:NEG_EDGE[0]</a></td></tr>
<tr><td>109</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:NEG_EDGE" title="BUFIO2_4:NEG_EDGE[1]">BUFIO2_4:NEG_EDGE[1]</a></td></tr>
<tr><td>110</td>
<td>-</td></tr>
<tr><td>111</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[0]">BUFIO2_4:DIVIDE[0]</a></td></tr>
<tr><td>112</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[1]">BUFIO2_4:DIVIDE[1]</a></td></tr>
<tr><td>113</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[2]">BUFIO2_4:DIVIDE[2]</a></td></tr>
<tr><td>114</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:R_EDGE" title="BUFIO2_4:R_EDGE">BUFIO2_4:R_EDGE</a></td></tr>
<tr><td>115</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:ENABLE" title="BUFIO2_4:ENABLE">BUFIO2_4:ENABLE</a></td></tr>
<tr><td>116</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:ENABLE_2CLK" title="BUFIO2_4:ENABLE_2CLK">BUFIO2_4:ENABLE_2CLK</a></td></tr>
<tr><td>117</td>
<td>-</td></tr>
<tr><td>118</td>
<td>-</td></tr>
<tr><td>119</td>
<td>-</td></tr>
<tr><td>120</td>
<td>-</td></tr>
<tr><td>121</td>
<td>-</td></tr>
<tr><td>122</td>
<td>-</td></tr>
<tr><td>123</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[0]">~BUFIO2_4:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>124</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[1]">~BUFIO2_4:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>125</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[2]">~BUFIO2_4:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>126</td>
<td>-</td></tr>
<tr><td>127</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:FB_ENABLE" title="BUFIO2_4:FB_ENABLE">BUFIO2_4:FB_ENABLE</a></td></tr>
<tr><td>128</td>
<td>-</td></tr>
<tr><td>129</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:DIVIDE_BYPASS" title="~BUFIO2_4:DIVIDE_BYPASS">~BUFIO2_4:DIVIDE_BYPASS</a></td></tr>
<tr><td>130</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[3]">~BUFIO2_4:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>131</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:CKPIN" title="BUFIO2_4:CKPIN[1]">BUFIO2_4:CKPIN[1]</a></td></tr>
<tr><td>132</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:IOCLK_ENABLE" title="BUFIO2_4:IOCLK_ENABLE">BUFIO2_4:IOCLK_ENABLE</a></td></tr>
<tr><td>133</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:CKPIN" title="BUFIO2_4:CKPIN[0]">BUFIO2_4:CKPIN[0]</a></td></tr>
<tr><td>134</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_4:CMT_ENABLE" title="BUFIO2_4:CMT_ENABLE">BUFIO2_4:CMT_ENABLE</a></td></tr>
<tr><td>135</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL_COMMON:ENABLE" title="BUFPLL_COMMON:ENABLE">BUFPLL_COMMON:ENABLE</a></td></tr>
<tr><td>136</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[0]">BUFPLL0:DIVIDE[0]</a></td></tr>
<tr><td>137</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[1]">BUFPLL0:DIVIDE[1]</a></td></tr>
<tr><td>138</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[2]">BUFPLL0:DIVIDE[2]</a></td></tr>
<tr><td>139</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL_MCB:LOCK_SRC" title="BUFPLL_MCB:LOCK_SRC[1]">BUFPLL_MCB:LOCK_SRC[1]</a></td></tr>
<tr><td>140</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:ENABLE_SYNC" title="~BUFPLL0:ENABLE_SYNC">~BUFPLL0:ENABLE_SYNC</a></td></tr>
<tr><td>141</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:DATA_RATE" title="BUFPLL0:DATA_RATE">BUFPLL0:DATA_RATE</a></td></tr>
<tr><td>142</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[0]">BUFPLL1:DIVIDE[0]</a></td></tr>
<tr><td>143</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[1]">BUFPLL1:DIVIDE[1]</a></td></tr>
<tr><td>144</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:I" title="BUFIO2_5:I[0]">BUFIO2_5:I[0]</a></td></tr>
<tr><td>145</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:I" title="BUFIO2_5:I[1]">BUFIO2_5:I[1]</a></td></tr>
<tr><td>146</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:I" title="BUFIO2_5:I[2]">BUFIO2_5:I[2]</a></td></tr>
<tr><td>147</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:IB" title="BUFIO2_5:IB[0]">BUFIO2_5:IB[0]</a></td></tr>
<tr><td>148</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:IB" title="BUFIO2_5:IB[1]">BUFIO2_5:IB[1]</a></td></tr>
<tr><td>149</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:IB" title="BUFIO2_5:IB[2]">BUFIO2_5:IB[2]</a></td></tr>
<tr><td>150</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[0]">BUFIO2_5:FB_I[0]</a></td></tr>
<tr><td>151</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[1]">BUFIO2_5:FB_I[1]</a></td></tr>
<tr><td>152</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[2]">BUFIO2_5:FB_I[2]</a></td></tr>
<tr><td>153</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[0]">BUFIO2_5:POS_EDGE[0]</a></td></tr>
<tr><td>154</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[1]">BUFIO2_5:POS_EDGE[1]</a></td></tr>
<tr><td>155</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[2]">BUFIO2_5:POS_EDGE[2]</a></td></tr>
<tr><td>156</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:NEG_EDGE" title="BUFIO2_5:NEG_EDGE[0]">BUFIO2_5:NEG_EDGE[0]</a></td></tr>
<tr><td>157</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:NEG_EDGE" title="BUFIO2_5:NEG_EDGE[1]">BUFIO2_5:NEG_EDGE[1]</a></td></tr>
<tr><td>158</td>
<td>-</td></tr>
<tr><td>159</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[0]">BUFIO2_5:DIVIDE[0]</a></td></tr>
<tr><td>160</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[1]">BUFIO2_5:DIVIDE[1]</a></td></tr>
<tr><td>161</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[2]">BUFIO2_5:DIVIDE[2]</a></td></tr>
<tr><td>162</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:R_EDGE" title="BUFIO2_5:R_EDGE">BUFIO2_5:R_EDGE</a></td></tr>
<tr><td>163</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:ENABLE" title="BUFIO2_5:ENABLE">BUFIO2_5:ENABLE</a></td></tr>
<tr><td>164</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:ENABLE_2CLK" title="BUFIO2_5:ENABLE_2CLK">BUFIO2_5:ENABLE_2CLK</a></td></tr>
<tr><td>165</td>
<td>-</td></tr>
<tr><td>166</td>
<td>-</td></tr>
<tr><td>167</td>
<td>-</td></tr>
<tr><td>168</td>
<td>-</td></tr>
<tr><td>169</td>
<td>-</td></tr>
<tr><td>170</td>
<td>-</td></tr>
<tr><td>171</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[0]">~BUFIO2_5:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>172</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[1]">~BUFIO2_5:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>173</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[2]">~BUFIO2_5:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>174</td>
<td>-</td></tr>
<tr><td>175</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:FB_ENABLE" title="BUFIO2_5:FB_ENABLE">BUFIO2_5:FB_ENABLE</a></td></tr>
<tr><td>176</td>
<td>-</td></tr>
<tr><td>177</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:DIVIDE_BYPASS" title="~BUFIO2_5:DIVIDE_BYPASS">~BUFIO2_5:DIVIDE_BYPASS</a></td></tr>
<tr><td>178</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[3]">~BUFIO2_5:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>179</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:CKPIN" title="BUFIO2_5:CKPIN[1]">BUFIO2_5:CKPIN[1]</a></td></tr>
<tr><td>180</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:IOCLK_ENABLE" title="BUFIO2_5:IOCLK_ENABLE">BUFIO2_5:IOCLK_ENABLE</a></td></tr>
<tr><td>181</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:CKPIN" title="BUFIO2_5:CKPIN[0]">BUFIO2_5:CKPIN[0]</a></td></tr>
<tr><td>182</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_5:CMT_ENABLE" title="BUFIO2_5:CMT_ENABLE">BUFIO2_5:CMT_ENABLE</a></td></tr>
<tr><td>183</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[2]">BUFPLL1:DIVIDE[2]</a></td></tr>
<tr><td>184</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL_MCB:LOCK_SRC" title="BUFPLL_MCB:LOCK_SRC[0]">BUFPLL_MCB:LOCK_SRC[0]</a></td></tr>
<tr><td>185</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:ENABLE_SYNC" title="~BUFPLL1:ENABLE_SYNC">~BUFPLL1:ENABLE_SYNC</a></td></tr>
<tr><td>186</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:DATA_RATE" title="BUFPLL1:DATA_RATE">BUFPLL1:DATA_RATE</a></td></tr>
<tr><td>187</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[3]">BUFPLL0:DIVIDE[3]</a></td></tr>
<tr><td>188</td>
<td>-</td></tr>
<tr><td>189</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[4]">BUFPLL0:DIVIDE[4]</a></td></tr>
<tr><td>190</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[5]">BUFPLL0:DIVIDE[5]</a></td></tr>
<tr><td>191</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[3]">BUFPLL1:DIVIDE[3]</a></td></tr>
<tr><td>192</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:I" title="BUFIO2_2:I[0]">BUFIO2_2:I[0]</a></td></tr>
<tr><td>193</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:I" title="BUFIO2_2:I[1]">BUFIO2_2:I[1]</a></td></tr>
<tr><td>194</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:I" title="BUFIO2_2:I[2]">BUFIO2_2:I[2]</a></td></tr>
<tr><td>195</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:IB" title="BUFIO2_2:IB[0]">BUFIO2_2:IB[0]</a></td></tr>
<tr><td>196</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:IB" title="BUFIO2_2:IB[1]">BUFIO2_2:IB[1]</a></td></tr>
<tr><td>197</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:IB" title="BUFIO2_2:IB[2]">BUFIO2_2:IB[2]</a></td></tr>
<tr><td>198</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[0]">BUFIO2_2:FB_I[0]</a></td></tr>
<tr><td>199</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[1]">BUFIO2_2:FB_I[1]</a></td></tr>
<tr><td>200</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[2]">BUFIO2_2:FB_I[2]</a></td></tr>
<tr><td>201</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[0]">BUFIO2_2:POS_EDGE[0]</a></td></tr>
<tr><td>202</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[1]">BUFIO2_2:POS_EDGE[1]</a></td></tr>
<tr><td>203</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[2]">BUFIO2_2:POS_EDGE[2]</a></td></tr>
<tr><td>204</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:NEG_EDGE" title="BUFIO2_2:NEG_EDGE[0]">BUFIO2_2:NEG_EDGE[0]</a></td></tr>
<tr><td>205</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:NEG_EDGE" title="BUFIO2_2:NEG_EDGE[1]">BUFIO2_2:NEG_EDGE[1]</a></td></tr>
<tr><td>206</td>
<td>-</td></tr>
<tr><td>207</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[0]">BUFIO2_2:DIVIDE[0]</a></td></tr>
<tr><td>208</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[1]">BUFIO2_2:DIVIDE[1]</a></td></tr>
<tr><td>209</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[2]">BUFIO2_2:DIVIDE[2]</a></td></tr>
<tr><td>210</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:R_EDGE" title="BUFIO2_2:R_EDGE">BUFIO2_2:R_EDGE</a></td></tr>
<tr><td>211</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:ENABLE" title="BUFIO2_2:ENABLE">BUFIO2_2:ENABLE</a></td></tr>
<tr><td>212</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:ENABLE_2CLK" title="BUFIO2_2:ENABLE_2CLK">BUFIO2_2:ENABLE_2CLK</a></td></tr>
<tr><td>213</td>
<td>-</td></tr>
<tr><td>214</td>
<td>-</td></tr>
<tr><td>215</td>
<td>-</td></tr>
<tr><td>216</td>
<td>-</td></tr>
<tr><td>217</td>
<td>-</td></tr>
<tr><td>218</td>
<td>-</td></tr>
<tr><td>219</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[0]">~BUFIO2_2:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>220</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[1]">~BUFIO2_2:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>221</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[2]">~BUFIO2_2:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>222</td>
<td>-</td></tr>
<tr><td>223</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:FB_ENABLE" title="BUFIO2_2:FB_ENABLE">BUFIO2_2:FB_ENABLE</a></td></tr>
<tr><td>224</td>
<td>-</td></tr>
<tr><td>225</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:DIVIDE_BYPASS" title="~BUFIO2_2:DIVIDE_BYPASS">~BUFIO2_2:DIVIDE_BYPASS</a></td></tr>
<tr><td>226</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[3]">~BUFIO2_2:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>227</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:CKPIN" title="BUFIO2_2:CKPIN[1]">BUFIO2_2:CKPIN[1]</a></td></tr>
<tr><td>228</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:IOCLK_ENABLE" title="BUFIO2_2:IOCLK_ENABLE">BUFIO2_2:IOCLK_ENABLE</a></td></tr>
<tr><td>229</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:CKPIN" title="BUFIO2_2:CKPIN[0]">BUFIO2_2:CKPIN[0]</a></td></tr>
<tr><td>230</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_2:CMT_ENABLE" title="BUFIO2_2:CMT_ENABLE">BUFIO2_2:CMT_ENABLE</a></td></tr>
<tr><td>231</td>
<td>-</td></tr>
<tr><td>232</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[4]">BUFPLL1:DIVIDE[4]</a></td></tr>
<tr><td>233</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[5]">BUFPLL1:DIVIDE[5]</a></td></tr>
<tr><td>234</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[0]">BUFPLL0:ENABLE_BOTH_SYNC[0]</a></td></tr>
<tr><td>235</td>
<td>-</td></tr>
<tr><td>236</td>
<td>-</td></tr>
<tr><td>237</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[0]">BUFPLL1:ENABLE_BOTH_SYNC[0]</a></td></tr>
<tr><td>238</td>
<td>-</td></tr>
<tr><td>239</td>
<td>-</td></tr>
<tr><td>240</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:I" title="BUFIO2_3:I[0]">BUFIO2_3:I[0]</a></td></tr>
<tr><td>241</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:I" title="BUFIO2_3:I[1]">BUFIO2_3:I[1]</a></td></tr>
<tr><td>242</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:I" title="BUFIO2_3:I[2]">BUFIO2_3:I[2]</a></td></tr>
<tr><td>243</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:IB" title="BUFIO2_3:IB[0]">BUFIO2_3:IB[0]</a></td></tr>
<tr><td>244</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:IB" title="BUFIO2_3:IB[1]">BUFIO2_3:IB[1]</a></td></tr>
<tr><td>245</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:IB" title="BUFIO2_3:IB[2]">BUFIO2_3:IB[2]</a></td></tr>
<tr><td>246</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[0]">BUFIO2_3:FB_I[0]</a></td></tr>
<tr><td>247</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[1]">BUFIO2_3:FB_I[1]</a></td></tr>
<tr><td>248</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[2]">BUFIO2_3:FB_I[2]</a></td></tr>
<tr><td>249</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[0]">BUFIO2_3:POS_EDGE[0]</a></td></tr>
<tr><td>250</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[1]">BUFIO2_3:POS_EDGE[1]</a></td></tr>
<tr><td>251</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[2]">BUFIO2_3:POS_EDGE[2]</a></td></tr>
<tr><td>252</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:NEG_EDGE" title="BUFIO2_3:NEG_EDGE[0]">BUFIO2_3:NEG_EDGE[0]</a></td></tr>
<tr><td>253</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:NEG_EDGE" title="BUFIO2_3:NEG_EDGE[1]">BUFIO2_3:NEG_EDGE[1]</a></td></tr>
<tr><td>254</td>
<td>-</td></tr>
<tr><td>255</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[0]">BUFIO2_3:DIVIDE[0]</a></td></tr>
<tr><td>256</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[1]">BUFIO2_3:DIVIDE[1]</a></td></tr>
<tr><td>257</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[2]">BUFIO2_3:DIVIDE[2]</a></td></tr>
<tr><td>258</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:R_EDGE" title="BUFIO2_3:R_EDGE">BUFIO2_3:R_EDGE</a></td></tr>
<tr><td>259</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:ENABLE" title="BUFIO2_3:ENABLE">BUFIO2_3:ENABLE</a></td></tr>
<tr><td>260</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:ENABLE_2CLK" title="BUFIO2_3:ENABLE_2CLK">BUFIO2_3:ENABLE_2CLK</a></td></tr>
<tr><td>261</td>
<td>-</td></tr>
<tr><td>262</td>
<td>-</td></tr>
<tr><td>263</td>
<td>-</td></tr>
<tr><td>264</td>
<td>-</td></tr>
<tr><td>265</td>
<td>-</td></tr>
<tr><td>266</td>
<td>-</td></tr>
<tr><td>267</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[0]">~BUFIO2_3:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>268</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[1]">~BUFIO2_3:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>269</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[2]">~BUFIO2_3:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>270</td>
<td>-</td></tr>
<tr><td>271</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:FB_ENABLE" title="BUFIO2_3:FB_ENABLE">BUFIO2_3:FB_ENABLE</a></td></tr>
<tr><td>272</td>
<td>-</td></tr>
<tr><td>273</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:DIVIDE_BYPASS" title="~BUFIO2_3:DIVIDE_BYPASS">~BUFIO2_3:DIVIDE_BYPASS</a></td></tr>
<tr><td>274</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[3]">~BUFIO2_3:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>275</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:CKPIN" title="BUFIO2_3:CKPIN[1]">BUFIO2_3:CKPIN[1]</a></td></tr>
<tr><td>276</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:IOCLK_ENABLE" title="BUFIO2_3:IOCLK_ENABLE">BUFIO2_3:IOCLK_ENABLE</a></td></tr>
<tr><td>277</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:CKPIN" title="BUFIO2_3:CKPIN[0]">BUFIO2_3:CKPIN[0]</a></td></tr>
<tr><td>278</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_3:CMT_ENABLE" title="BUFIO2_3:CMT_ENABLE">BUFIO2_3:CMT_ENABLE</a></td></tr>
<tr><td>279</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:ENABLE_NONE_SYNC" title="BUFPLL0:ENABLE_NONE_SYNC[0]">BUFPLL0:ENABLE_NONE_SYNC[0]</a></td></tr>
<tr><td>280</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[1]">BUFPLL0:ENABLE_BOTH_SYNC[1]</a></td></tr>
<tr><td>281</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:ENABLE_NONE_SYNC" title="BUFPLL1:ENABLE_NONE_SYNC[0]">BUFPLL1:ENABLE_NONE_SYNC[0]</a></td></tr>
<tr><td>282</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[1]">BUFPLL1:ENABLE_BOTH_SYNC[1]</a></td></tr>
<tr><td>283</td>
<td>-</td></tr>
<tr><td>284</td>
<td>-</td></tr>
<tr><td>285</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:ENABLE_NONE_SYNC" title="BUFPLL0:ENABLE_NONE_SYNC[1]">BUFPLL0:ENABLE_NONE_SYNC[1]</a></td></tr>
<tr><td>286</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[2]">BUFPLL0:ENABLE_BOTH_SYNC[2]</a></td></tr>
<tr><td>287</td>
<td>-</td></tr>
<tr><td>288</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:I" title="BUFIO2_0:I[0]">BUFIO2_0:I[0]</a></td></tr>
<tr><td>289</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:I" title="BUFIO2_0:I[1]">BUFIO2_0:I[1]</a></td></tr>
<tr><td>290</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:I" title="BUFIO2_0:I[2]">BUFIO2_0:I[2]</a></td></tr>
<tr><td>291</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:IB" title="BUFIO2_0:IB[0]">BUFIO2_0:IB[0]</a></td></tr>
<tr><td>292</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:IB" title="BUFIO2_0:IB[1]">BUFIO2_0:IB[1]</a></td></tr>
<tr><td>293</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:IB" title="BUFIO2_0:IB[2]">BUFIO2_0:IB[2]</a></td></tr>
<tr><td>294</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[0]">BUFIO2_0:FB_I[0]</a></td></tr>
<tr><td>295</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[1]">BUFIO2_0:FB_I[1]</a></td></tr>
<tr><td>296</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[2]">BUFIO2_0:FB_I[2]</a></td></tr>
<tr><td>297</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[0]">BUFIO2_0:POS_EDGE[0]</a></td></tr>
<tr><td>298</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[1]">BUFIO2_0:POS_EDGE[1]</a></td></tr>
<tr><td>299</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[2]">BUFIO2_0:POS_EDGE[2]</a></td></tr>
<tr><td>300</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:NEG_EDGE" title="BUFIO2_0:NEG_EDGE[0]">BUFIO2_0:NEG_EDGE[0]</a></td></tr>
<tr><td>301</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:NEG_EDGE" title="BUFIO2_0:NEG_EDGE[1]">BUFIO2_0:NEG_EDGE[1]</a></td></tr>
<tr><td>302</td>
<td>-</td></tr>
<tr><td>303</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[0]">BUFIO2_0:DIVIDE[0]</a></td></tr>
<tr><td>304</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[1]">BUFIO2_0:DIVIDE[1]</a></td></tr>
<tr><td>305</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[2]">BUFIO2_0:DIVIDE[2]</a></td></tr>
<tr><td>306</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:R_EDGE" title="BUFIO2_0:R_EDGE">BUFIO2_0:R_EDGE</a></td></tr>
<tr><td>307</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:ENABLE" title="BUFIO2_0:ENABLE">BUFIO2_0:ENABLE</a></td></tr>
<tr><td>308</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:ENABLE_2CLK" title="BUFIO2_0:ENABLE_2CLK">BUFIO2_0:ENABLE_2CLK</a></td></tr>
<tr><td>309</td>
<td>-</td></tr>
<tr><td>310</td>
<td>-</td></tr>
<tr><td>311</td>
<td>-</td></tr>
<tr><td>312</td>
<td>-</td></tr>
<tr><td>313</td>
<td>-</td></tr>
<tr><td>314</td>
<td>-</td></tr>
<tr><td>315</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[0]">~BUFIO2_0:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>316</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[1]">~BUFIO2_0:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>317</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[2]">~BUFIO2_0:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>318</td>
<td>-</td></tr>
<tr><td>319</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:FB_ENABLE" title="BUFIO2_0:FB_ENABLE">BUFIO2_0:FB_ENABLE</a></td></tr>
<tr><td>320</td>
<td>-</td></tr>
<tr><td>321</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:DIVIDE_BYPASS" title="~BUFIO2_0:DIVIDE_BYPASS">~BUFIO2_0:DIVIDE_BYPASS</a></td></tr>
<tr><td>322</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[3]">~BUFIO2_0:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>323</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:CKPIN" title="BUFIO2_0:CKPIN[1]">BUFIO2_0:CKPIN[1]</a></td></tr>
<tr><td>324</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:IOCLK_ENABLE" title="BUFIO2_0:IOCLK_ENABLE">BUFIO2_0:IOCLK_ENABLE</a></td></tr>
<tr><td>325</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:CKPIN" title="BUFIO2_0:CKPIN[0]">BUFIO2_0:CKPIN[0]</a></td></tr>
<tr><td>326</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_0:CMT_ENABLE" title="BUFIO2_0:CMT_ENABLE">BUFIO2_0:CMT_ENABLE</a></td></tr>
<tr><td>327</td>
<td>-</td></tr>
<tr><td>328</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:ENABLE_NONE_SYNC" title="BUFPLL1:ENABLE_NONE_SYNC[1]">BUFPLL1:ENABLE_NONE_SYNC[1]</a></td></tr>
<tr><td>329</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[2]">BUFPLL1:ENABLE_BOTH_SYNC[2]</a></td></tr>
<tr><td>330</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:PLLIN" title="BUFPLL0:PLLIN[0]">BUFPLL0:PLLIN[0]</a></td></tr>
<tr><td>331</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:PLLIN" title="BUFPLL0:PLLIN[1]">BUFPLL0:PLLIN[1]</a></td></tr>
<tr><td>332</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:PLLIN" title="BUFPLL0:PLLIN[2]">BUFPLL0:PLLIN[2]</a></td></tr>
<tr><td>333</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:PLLIN" title="BUFPLL1:PLLIN[0]">BUFPLL1:PLLIN[0]</a></td></tr>
<tr><td>334</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:PLLIN" title="BUFPLL1:PLLIN[1]">BUFPLL1:PLLIN[1]</a></td></tr>
<tr><td>335</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:PLLIN" title="BUFPLL1:PLLIN[2]">BUFPLL1:PLLIN[2]</a></td></tr>
<tr><td>336</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:I" title="BUFIO2_1:I[0]">BUFIO2_1:I[0]</a></td></tr>
<tr><td>337</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:I" title="BUFIO2_1:I[1]">BUFIO2_1:I[1]</a></td></tr>
<tr><td>338</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:I" title="BUFIO2_1:I[2]">BUFIO2_1:I[2]</a></td></tr>
<tr><td>339</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:IB" title="BUFIO2_1:IB[0]">BUFIO2_1:IB[0]</a></td></tr>
<tr><td>340</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:IB" title="BUFIO2_1:IB[1]">BUFIO2_1:IB[1]</a></td></tr>
<tr><td>341</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:IB" title="BUFIO2_1:IB[2]">BUFIO2_1:IB[2]</a></td></tr>
<tr><td>342</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[0]">BUFIO2_1:FB_I[0]</a></td></tr>
<tr><td>343</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[1]">BUFIO2_1:FB_I[1]</a></td></tr>
<tr><td>344</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[2]">BUFIO2_1:FB_I[2]</a></td></tr>
<tr><td>345</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[0]">BUFIO2_1:POS_EDGE[0]</a></td></tr>
<tr><td>346</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[1]">BUFIO2_1:POS_EDGE[1]</a></td></tr>
<tr><td>347</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[2]">BUFIO2_1:POS_EDGE[2]</a></td></tr>
<tr><td>348</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:NEG_EDGE" title="BUFIO2_1:NEG_EDGE[0]">BUFIO2_1:NEG_EDGE[0]</a></td></tr>
<tr><td>349</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:NEG_EDGE" title="BUFIO2_1:NEG_EDGE[1]">BUFIO2_1:NEG_EDGE[1]</a></td></tr>
<tr><td>350</td>
<td>-</td></tr>
<tr><td>351</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[0]">BUFIO2_1:DIVIDE[0]</a></td></tr>
<tr><td>352</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[1]">BUFIO2_1:DIVIDE[1]</a></td></tr>
<tr><td>353</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[2]">BUFIO2_1:DIVIDE[2]</a></td></tr>
<tr><td>354</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:R_EDGE" title="BUFIO2_1:R_EDGE">BUFIO2_1:R_EDGE</a></td></tr>
<tr><td>355</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:ENABLE" title="BUFIO2_1:ENABLE">BUFIO2_1:ENABLE</a></td></tr>
<tr><td>356</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:ENABLE_2CLK" title="BUFIO2_1:ENABLE_2CLK">BUFIO2_1:ENABLE_2CLK</a></td></tr>
<tr><td>357</td>
<td>-</td></tr>
<tr><td>358</td>
<td>-</td></tr>
<tr><td>359</td>
<td>-</td></tr>
<tr><td>360</td>
<td>-</td></tr>
<tr><td>361</td>
<td>-</td></tr>
<tr><td>362</td>
<td>-</td></tr>
<tr><td>363</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[0]">~BUFIO2_1:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>364</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[1]">~BUFIO2_1:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>365</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[2]">~BUFIO2_1:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>366</td>
<td>-</td></tr>
<tr><td>367</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:FB_ENABLE" title="BUFIO2_1:FB_ENABLE">BUFIO2_1:FB_ENABLE</a></td></tr>
<tr><td>368</td>
<td>-</td></tr>
<tr><td>369</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:DIVIDE_BYPASS" title="~BUFIO2_1:DIVIDE_BYPASS">~BUFIO2_1:DIVIDE_BYPASS</a></td></tr>
<tr><td>370</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[3]">~BUFIO2_1:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>371</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:CKPIN" title="BUFIO2_1:CKPIN[1]">BUFIO2_1:CKPIN[1]</a></td></tr>
<tr><td>372</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:IOCLK_ENABLE" title="BUFIO2_1:IOCLK_ENABLE">BUFIO2_1:IOCLK_ENABLE</a></td></tr>
<tr><td>373</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:CKPIN" title="BUFIO2_1:CKPIN[0]">BUFIO2_1:CKPIN[0]</a></td></tr>
<tr><td>374</td>
<td><a href="#bits-xc6s-REG_T-BUFIO2_1:CMT_ENABLE" title="BUFIO2_1:CMT_ENABLE">BUFIO2_1:CMT_ENABLE</a></td></tr>
<tr><td>375</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:LOCKED" title="BUFPLL0:LOCKED[0]">BUFPLL0:LOCKED[0]</a></td></tr>
<tr><td>376</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL0:LOCKED" title="BUFPLL0:LOCKED[1]">BUFPLL0:LOCKED[1]</a></td></tr>
<tr><td>377</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:LOCKED" title="BUFPLL1:LOCKED[0]">BUFPLL1:LOCKED[0]</a></td></tr>
<tr><td>378</td>
<td><a href="#bits-xc6s-REG_T-BUFPLL1:LOCKED" title="BUFPLL1:LOCKED[1]">BUFPLL1:LOCKED[1]</a></td></tr>
<tr><td>379</td>
<td><a href="#bits-xc6s-REG_T-MISC:MISR_ENABLE" title="MISC:MISR_ENABLE">MISC:MISR_ENABLE</a></td></tr>
<tr><td>380</td>
<td><a href="#bits-xc6s-REG_T-MISC:MISR_RESET" title="MISC:MISR_RESET">MISC:MISR_RESET</a></td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:I</th><th>[0, 0, 290]</th><th>[0, 0, 289]</th><th>[0, 0, 288]</th></tr>
<tr><th>BUFIO2_1:I</th><th>[0, 0, 338]</th><th>[0, 0, 337]</th><th>[0, 0, 336]</th></tr>
<tr><th>BUFIO2_2:I</th><th>[0, 0, 194]</th><th>[0, 0, 193]</th><th>[0, 0, 192]</th></tr>
<tr><th>BUFIO2_3:I</th><th>[0, 0, 242]</th><th>[0, 0, 241]</th><th>[0, 0, 240]</th></tr>
<tr><th>BUFIO2_4:I</th><th>[0, 0, 98]</th><th>[0, 0, 97]</th><th>[0, 0, 96]</th></tr>
<tr><th>BUFIO2_5:I</th><th>[0, 0, 146]</th><th>[0, 0, 145]</th><th>[0, 0, 144]</th></tr>
<tr><th>BUFIO2_6:I</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><th>BUFIO2_7:I</th><th>[0, 0, 50]</th><th>[0, 0, 49]</th><th>[0, 0, 48]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GTPCLK</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:IB"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:IB"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:IB"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:IB"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:IB"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:IB"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:IB"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:IB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:IB</th><th>[0, 0, 293]</th><th>[0, 0, 292]</th><th>[0, 0, 291]</th></tr>
<tr><th>BUFIO2_1:IB</th><th>[0, 0, 341]</th><th>[0, 0, 340]</th><th>[0, 0, 339]</th></tr>
<tr><th>BUFIO2_2:IB</th><th>[0, 0, 197]</th><th>[0, 0, 196]</th><th>[0, 0, 195]</th></tr>
<tr><th>BUFIO2_3:IB</th><th>[0, 0, 245]</th><th>[0, 0, 244]</th><th>[0, 0, 243]</th></tr>
<tr><th>BUFIO2_4:IB</th><th>[0, 0, 101]</th><th>[0, 0, 100]</th><th>[0, 0, 99]</th></tr>
<tr><th>BUFIO2_5:IB</th><th>[0, 0, 149]</th><th>[0, 0, 148]</th><th>[0, 0, 147]</th></tr>
<tr><th>BUFIO2_6:IB</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th></tr>
<tr><th>BUFIO2_7:IB</th><th>[0, 0, 53]</th><th>[0, 0, 52]</th><th>[0, 0, 51]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:FB_I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:FB_I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:FB_I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:FB_I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:FB_I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:FB_I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:FB_I"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:FB_I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:FB_I</th><th>[0, 0, 296]</th><th>[0, 0, 295]</th><th>[0, 0, 294]</th></tr>
<tr><th>BUFIO2_1:FB_I</th><th>[0, 0, 344]</th><th>[0, 0, 343]</th><th>[0, 0, 342]</th></tr>
<tr><th>BUFIO2_2:FB_I</th><th>[0, 0, 200]</th><th>[0, 0, 199]</th><th>[0, 0, 198]</th></tr>
<tr><th>BUFIO2_3:FB_I</th><th>[0, 0, 248]</th><th>[0, 0, 247]</th><th>[0, 0, 246]</th></tr>
<tr><th>BUFIO2_4:FB_I</th><th>[0, 0, 104]</th><th>[0, 0, 103]</th><th>[0, 0, 102]</th></tr>
<tr><th>BUFIO2_5:FB_I</th><th>[0, 0, 152]</th><th>[0, 0, 151]</th><th>[0, 0, 150]</th></tr>
<tr><th>BUFIO2_6:FB_I</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th></tr>
<tr><th>BUFIO2_7:FB_I</th><th>[0, 0, 56]</th><th>[0, 0, 55]</th><th>[0, 0, 54]</th></tr>
<tr><td>CLKPIN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DFB</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CFB_INVERT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GTPFB</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:POS_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:POS_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:POS_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:POS_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:POS_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:POS_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:POS_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:POS_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:POS_EDGE</th><th>[0, 0, 299]</th><th>[0, 0, 298]</th><th>[0, 0, 297]</th></tr>
<tr><th>BUFIO2_1:POS_EDGE</th><th>[0, 0, 347]</th><th>[0, 0, 346]</th><th>[0, 0, 345]</th></tr>
<tr><th>BUFIO2_2:POS_EDGE</th><th>[0, 0, 203]</th><th>[0, 0, 202]</th><th>[0, 0, 201]</th></tr>
<tr><th>BUFIO2_3:POS_EDGE</th><th>[0, 0, 251]</th><th>[0, 0, 250]</th><th>[0, 0, 249]</th></tr>
<tr><th>BUFIO2_4:POS_EDGE</th><th>[0, 0, 107]</th><th>[0, 0, 106]</th><th>[0, 0, 105]</th></tr>
<tr><th>BUFIO2_5:POS_EDGE</th><th>[0, 0, 155]</th><th>[0, 0, 154]</th><th>[0, 0, 153]</th></tr>
<tr><th>BUFIO2_6:POS_EDGE</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th></tr>
<tr><th>BUFIO2_7:POS_EDGE</th><th>[0, 0, 59]</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th></tr>
<tr><td>DIVIDE_1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_3</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_5</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>POS_EDGE_2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>POS_EDGE_4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIVIDE_5</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>POS_EDGE_6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>POS_EDGE_7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_8</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>POS_EDGE_8</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:NEG_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:NEG_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:NEG_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:NEG_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:NEG_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:NEG_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:NEG_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:NEG_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:NEG_EDGE</th><th>[0, 0, 301]</th><th>[0, 0, 300]</th></tr>
<tr><th>BUFIO2_1:NEG_EDGE</th><th>[0, 0, 349]</th><th>[0, 0, 348]</th></tr>
<tr><th>BUFIO2_2:NEG_EDGE</th><th>[0, 0, 205]</th><th>[0, 0, 204]</th></tr>
<tr><th>BUFIO2_3:NEG_EDGE</th><th>[0, 0, 253]</th><th>[0, 0, 252]</th></tr>
<tr><th>BUFIO2_4:NEG_EDGE</th><th>[0, 0, 109]</th><th>[0, 0, 108]</th></tr>
<tr><th>BUFIO2_5:NEG_EDGE</th><th>[0, 0, 157]</th><th>[0, 0, 156]</th></tr>
<tr><th>BUFIO2_6:NEG_EDGE</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th></tr>
<tr><th>BUFIO2_7:NEG_EDGE</th><th>[0, 0, 61]</th><th>[0, 0, 60]</th></tr>
<tr><td>DIVIDE_1</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_3</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_4</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_1</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_4</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_5</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_6</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_7</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_8</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_2</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_5</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_6</td><td>0</td><td>1</td></tr>
<tr><td>NEG_EDGE_2</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_7</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_8</td><td>1</td><td>0</td></tr>
<tr><td>NEG_EDGE_3</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:DIVIDE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:DIVIDE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:DIVIDE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:DIVIDE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:DIVIDE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:DIVIDE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:DIVIDE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:DIVIDE</th><th>[0, 0, 305]</th><th>[0, 0, 304]</th><th>[0, 0, 303]</th></tr>
<tr><th>BUFIO2_1:DIVIDE</th><th>[0, 0, 353]</th><th>[0, 0, 352]</th><th>[0, 0, 351]</th></tr>
<tr><th>BUFIO2_2:DIVIDE</th><th>[0, 0, 209]</th><th>[0, 0, 208]</th><th>[0, 0, 207]</th></tr>
<tr><th>BUFIO2_3:DIVIDE</th><th>[0, 0, 257]</th><th>[0, 0, 256]</th><th>[0, 0, 255]</th></tr>
<tr><th>BUFIO2_4:DIVIDE</th><th>[0, 0, 113]</th><th>[0, 0, 112]</th><th>[0, 0, 111]</th></tr>
<tr><th>BUFIO2_5:DIVIDE</th><th>[0, 0, 161]</th><th>[0, 0, 160]</th><th>[0, 0, 159]</th></tr>
<tr><th>BUFIO2_6:DIVIDE</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th></tr>
<tr><th>BUFIO2_7:DIVIDE</th><th>[0, 0, 65]</th><th>[0, 0, 64]</th><th>[0, 0, 63]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_0:ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_0:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_T-BUFIO2_0:FB_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_0:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_0:R_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:FB_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:R_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:FB_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:R_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:FB_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:R_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:FB_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:R_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:FB_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:R_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:FB_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:R_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:FB_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:R_EDGE"></div>
<div id="bits-xc6s-REG_T-BUFPLL_COMMON:ENABLE"></div>
<div id="bits-xc6s-REG_T-MISC:MISR_ENABLE"></div>
<div id="bits-xc6s-REG_T-MISC:MISR_RESET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:CMT_ENABLE</th><th>[0, 0, 326]</th></tr>
<tr><th>BUFIO2_0:ENABLE</th><th>[0, 0, 307]</th></tr>
<tr><th>BUFIO2_0:ENABLE_2CLK</th><th>[0, 0, 308]</th></tr>
<tr><th>BUFIO2_0:FB_ENABLE</th><th>[0, 0, 319]</th></tr>
<tr><th>BUFIO2_0:IOCLK_ENABLE</th><th>[0, 0, 324]</th></tr>
<tr><th>BUFIO2_0:R_EDGE</th><th>[0, 0, 306]</th></tr>
<tr><th>BUFIO2_1:CMT_ENABLE</th><th>[0, 0, 374]</th></tr>
<tr><th>BUFIO2_1:ENABLE</th><th>[0, 0, 355]</th></tr>
<tr><th>BUFIO2_1:ENABLE_2CLK</th><th>[0, 0, 356]</th></tr>
<tr><th>BUFIO2_1:FB_ENABLE</th><th>[0, 0, 367]</th></tr>
<tr><th>BUFIO2_1:IOCLK_ENABLE</th><th>[0, 0, 372]</th></tr>
<tr><th>BUFIO2_1:R_EDGE</th><th>[0, 0, 354]</th></tr>
<tr><th>BUFIO2_2:CMT_ENABLE</th><th>[0, 0, 230]</th></tr>
<tr><th>BUFIO2_2:ENABLE</th><th>[0, 0, 211]</th></tr>
<tr><th>BUFIO2_2:ENABLE_2CLK</th><th>[0, 0, 212]</th></tr>
<tr><th>BUFIO2_2:FB_ENABLE</th><th>[0, 0, 223]</th></tr>
<tr><th>BUFIO2_2:IOCLK_ENABLE</th><th>[0, 0, 228]</th></tr>
<tr><th>BUFIO2_2:R_EDGE</th><th>[0, 0, 210]</th></tr>
<tr><th>BUFIO2_3:CMT_ENABLE</th><th>[0, 0, 278]</th></tr>
<tr><th>BUFIO2_3:ENABLE</th><th>[0, 0, 259]</th></tr>
<tr><th>BUFIO2_3:ENABLE_2CLK</th><th>[0, 0, 260]</th></tr>
<tr><th>BUFIO2_3:FB_ENABLE</th><th>[0, 0, 271]</th></tr>
<tr><th>BUFIO2_3:IOCLK_ENABLE</th><th>[0, 0, 276]</th></tr>
<tr><th>BUFIO2_3:R_EDGE</th><th>[0, 0, 258]</th></tr>
<tr><th>BUFIO2_4:CMT_ENABLE</th><th>[0, 0, 134]</th></tr>
<tr><th>BUFIO2_4:ENABLE</th><th>[0, 0, 115]</th></tr>
<tr><th>BUFIO2_4:ENABLE_2CLK</th><th>[0, 0, 116]</th></tr>
<tr><th>BUFIO2_4:FB_ENABLE</th><th>[0, 0, 127]</th></tr>
<tr><th>BUFIO2_4:IOCLK_ENABLE</th><th>[0, 0, 132]</th></tr>
<tr><th>BUFIO2_4:R_EDGE</th><th>[0, 0, 114]</th></tr>
<tr><th>BUFIO2_5:CMT_ENABLE</th><th>[0, 0, 182]</th></tr>
<tr><th>BUFIO2_5:ENABLE</th><th>[0, 0, 163]</th></tr>
<tr><th>BUFIO2_5:ENABLE_2CLK</th><th>[0, 0, 164]</th></tr>
<tr><th>BUFIO2_5:FB_ENABLE</th><th>[0, 0, 175]</th></tr>
<tr><th>BUFIO2_5:IOCLK_ENABLE</th><th>[0, 0, 180]</th></tr>
<tr><th>BUFIO2_5:R_EDGE</th><th>[0, 0, 162]</th></tr>
<tr><th>BUFIO2_6:CMT_ENABLE</th><th>[0, 0, 38]</th></tr>
<tr><th>BUFIO2_6:ENABLE</th><th>[0, 0, 19]</th></tr>
<tr><th>BUFIO2_6:ENABLE_2CLK</th><th>[0, 0, 20]</th></tr>
<tr><th>BUFIO2_6:FB_ENABLE</th><th>[0, 0, 31]</th></tr>
<tr><th>BUFIO2_6:IOCLK_ENABLE</th><th>[0, 0, 36]</th></tr>
<tr><th>BUFIO2_6:R_EDGE</th><th>[0, 0, 18]</th></tr>
<tr><th>BUFIO2_7:CMT_ENABLE</th><th>[0, 0, 86]</th></tr>
<tr><th>BUFIO2_7:ENABLE</th><th>[0, 0, 67]</th></tr>
<tr><th>BUFIO2_7:ENABLE_2CLK</th><th>[0, 0, 68]</th></tr>
<tr><th>BUFIO2_7:FB_ENABLE</th><th>[0, 0, 79]</th></tr>
<tr><th>BUFIO2_7:IOCLK_ENABLE</th><th>[0, 0, 84]</th></tr>
<tr><th>BUFIO2_7:R_EDGE</th><th>[0, 0, 66]</th></tr>
<tr><th>BUFPLL_COMMON:ENABLE</th><th>[0, 0, 135]</th></tr>
<tr><th>MISC:MISR_ENABLE</th><th>[0, 0, 379]</th></tr>
<tr><th>MISC:MISR_RESET</th><th>[0, 0, 380]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:FB_DIVIDE_BYPASS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:FB_DIVIDE_BYPASS</th><th>[0, 0, 322]</th><th>[0, 0, 317]</th><th>[0, 0, 316]</th><th>[0, 0, 315]</th></tr>
<tr><th>BUFIO2_1:FB_DIVIDE_BYPASS</th><th>[0, 0, 370]</th><th>[0, 0, 365]</th><th>[0, 0, 364]</th><th>[0, 0, 363]</th></tr>
<tr><th>BUFIO2_2:FB_DIVIDE_BYPASS</th><th>[0, 0, 226]</th><th>[0, 0, 221]</th><th>[0, 0, 220]</th><th>[0, 0, 219]</th></tr>
<tr><th>BUFIO2_3:FB_DIVIDE_BYPASS</th><th>[0, 0, 274]</th><th>[0, 0, 269]</th><th>[0, 0, 268]</th><th>[0, 0, 267]</th></tr>
<tr><th>BUFIO2_4:FB_DIVIDE_BYPASS</th><th>[0, 0, 130]</th><th>[0, 0, 125]</th><th>[0, 0, 124]</th><th>[0, 0, 123]</th></tr>
<tr><th>BUFIO2_5:FB_DIVIDE_BYPASS</th><th>[0, 0, 178]</th><th>[0, 0, 173]</th><th>[0, 0, 172]</th><th>[0, 0, 171]</th></tr>
<tr><th>BUFIO2_6:FB_DIVIDE_BYPASS</th><th>[0, 0, 34]</th><th>[0, 0, 29]</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th></tr>
<tr><th>BUFIO2_7:FB_DIVIDE_BYPASS</th><th>[0, 0, 82]</th><th>[0, 0, 77]</th><th>[0, 0, 76]</th><th>[0, 0, 75]</th></tr>
<tr><td>Inverted</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_T-BUFPLL0:ENABLE_SYNC"></div>
<div id="bits-xc6s-REG_T-BUFPLL1:ENABLE_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:DIVIDE_BYPASS</th><th>[0, 0, 321]</th></tr>
<tr><th>BUFIO2_1:DIVIDE_BYPASS</th><th>[0, 0, 369]</th></tr>
<tr><th>BUFIO2_2:DIVIDE_BYPASS</th><th>[0, 0, 225]</th></tr>
<tr><th>BUFIO2_3:DIVIDE_BYPASS</th><th>[0, 0, 273]</th></tr>
<tr><th>BUFIO2_4:DIVIDE_BYPASS</th><th>[0, 0, 129]</th></tr>
<tr><th>BUFIO2_5:DIVIDE_BYPASS</th><th>[0, 0, 177]</th></tr>
<tr><th>BUFIO2_6:DIVIDE_BYPASS</th><th>[0, 0, 33]</th></tr>
<tr><th>BUFIO2_7:DIVIDE_BYPASS</th><th>[0, 0, 81]</th></tr>
<tr><th>BUFPLL0:ENABLE_SYNC</th><th>[0, 0, 140]</th></tr>
<tr><th>BUFPLL1:ENABLE_SYNC</th><th>[0, 0, 185]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFIO2_0:CKPIN"></div>
<div id="bits-xc6s-REG_T-BUFIO2_1:CKPIN"></div>
<div id="bits-xc6s-REG_T-BUFIO2_2:CKPIN"></div>
<div id="bits-xc6s-REG_T-BUFIO2_3:CKPIN"></div>
<div id="bits-xc6s-REG_T-BUFIO2_4:CKPIN"></div>
<div id="bits-xc6s-REG_T-BUFIO2_5:CKPIN"></div>
<div id="bits-xc6s-REG_T-BUFIO2_6:CKPIN"></div>
<div id="bits-xc6s-REG_T-BUFIO2_7:CKPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:CKPIN</th><th>[0, 0, 323]</th><th>[0, 0, 325]</th></tr>
<tr><th>BUFIO2_1:CKPIN</th><th>[0, 0, 371]</th><th>[0, 0, 373]</th></tr>
<tr><th>BUFIO2_2:CKPIN</th><th>[0, 0, 227]</th><th>[0, 0, 229]</th></tr>
<tr><th>BUFIO2_3:CKPIN</th><th>[0, 0, 275]</th><th>[0, 0, 277]</th></tr>
<tr><th>BUFIO2_4:CKPIN</th><th>[0, 0, 131]</th><th>[0, 0, 133]</th></tr>
<tr><th>BUFIO2_5:CKPIN</th><th>[0, 0, 179]</th><th>[0, 0, 181]</th></tr>
<tr><th>BUFIO2_6:CKPIN</th><th>[0, 0, 35]</th><th>[0, 0, 37]</th></tr>
<tr><th>BUFIO2_7:CKPIN</th><th>[0, 0, 83]</th><th>[0, 0, 85]</th></tr>
<tr><td>VCC</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN</td><td>0</td><td>1</td></tr>
<tr><td>DIVCLK</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK0"></div>
<div id="bits-xc6s-REG_T-INT:MUX.IMUX.REGT.GCLK1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INT:MUX.IMUX.REGT.GCLK0</th><th>[0, 0, 90]</th><th>[0, 0, 91]</th><th>[0, 0, 92]</th><th>[0, 0, 93]</th><th>[0, 0, 47]</th><th>[0, 0, 87]</th><th>[0, 0, 88]</th><th>[0, 0, 89]</th></tr>
<tr><th>INT:MUX.IMUX.REGT.GCLK1</th><th>[0, 0, 42]</th><th>[0, 0, 41]</th><th>[0, 0, 40]</th><th>[0, 0, 39]</th><th>[0, 0, 46]</th><th>[0, 0, 45]</th><th>[0, 0, 44]</th><th>[0, 0, 43]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GCLK0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GCLK2</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GCLK3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GCLK8</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GCLK9</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GCLK10</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GCLK11</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GCLK4</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GCLK5</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GCLK6</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GCLK7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GCLK12</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GCLK13</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GCLK14</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GCLK15</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFPLL0:DIVIDE"></div>
<div id="bits-xc6s-REG_T-BUFPLL1:DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:DIVIDE</th><th>[0, 0, 190]</th><th>[0, 0, 189]</th><th>[0, 0, 187]</th><th>[0, 0, 138]</th><th>[0, 0, 137]</th><th>[0, 0, 136]</th></tr>
<tr><th>BUFPLL1:DIVIDE</th><th>[0, 0, 233]</th><th>[0, 0, 232]</th><th>[0, 0, 191]</th><th>[0, 0, 183]</th><th>[0, 0, 143]</th><th>[0, 0, 142]</th></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFPLL0:DATA_RATE"></div>
<div id="bits-xc6s-REG_T-BUFPLL1:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:DATA_RATE</th><th>[0, 0, 141]</th></tr>
<tr><th>BUFPLL1:DATA_RATE</th><th>[0, 0, 186]</th></tr>
<tr><td>SDR</td><td>0</td></tr>
<tr><td>DDR</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFPLL_MCB:LOCK_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL_MCB:LOCK_SRC</th><th>[0, 0, 139]</th><th>[0, 0, 184]</th></tr>
<tr><td>LOCK_TO_0</td><td>0</td><td>1</td></tr>
<tr><td>LOCK_TO_1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFPLL0:ENABLE_BOTH_SYNC"></div>
<div id="bits-xc6s-REG_T-BUFPLL1:ENABLE_BOTH_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:ENABLE_BOTH_SYNC</th><th>[0, 0, 286]</th><th>[0, 0, 280]</th><th>[0, 0, 234]</th></tr>
<tr><th>BUFPLL1:ENABLE_BOTH_SYNC</th><th>[0, 0, 329]</th><th>[0, 0, 282]</th><th>[0, 0, 237]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFPLL0:ENABLE_NONE_SYNC"></div>
<div id="bits-xc6s-REG_T-BUFPLL1:ENABLE_NONE_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:ENABLE_NONE_SYNC</th><th>[0, 0, 285]</th><th>[0, 0, 279]</th></tr>
<tr><th>BUFPLL1:ENABLE_NONE_SYNC</th><th>[0, 0, 328]</th><th>[0, 0, 281]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFPLL0:PLLIN"></div>
<div id="bits-xc6s-REG_T-BUFPLL1:PLLIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:PLLIN</th><th>[0, 0, 332]</th><th>[0, 0, 331]</th><th>[0, 0, 330]</th></tr>
<tr><th>BUFPLL1:PLLIN</th><th>[0, 0, 335]</th><th>[0, 0, 334]</th><th>[0, 0, 333]</th></tr>
<tr><td>PLLIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PLLIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PLLIN2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLLIN3</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>PLLIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>PLLIN5</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_T-BUFPLL0:LOCKED"></div>
<div id="bits-xc6s-REG_T-BUFPLL1:LOCKED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:LOCKED</th><th>[0, 0, 376]</th><th>[0, 0, 375]</th></tr>
<tr><th>BUFPLL1:LOCKED</th><th>[0, 0, 378]</th><th>[0, 0, 377]</th></tr>
<tr><td>LOCKED0</td><td>0</td><td>0</td></tr>
<tr><td>LOCKED1</td><td>0</td><td>1</td></tr>
<tr><td>LOCKED2</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-left-tile">
<h2>Bitstream — left tile<a class="headerlink" href="#bitstream-left-tile" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG_L bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:I" title="BUFIO2_6:I[0]">BUFIO2_6:I[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:I" title="BUFIO2_6:I[1]">BUFIO2_6:I[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:I" title="BUFIO2_6:I[2]">BUFIO2_6:I[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:IB" title="BUFIO2_6:IB[0]">BUFIO2_6:IB[0]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:IB" title="BUFIO2_6:IB[1]">BUFIO2_6:IB[1]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:IB" title="BUFIO2_6:IB[2]">BUFIO2_6:IB[2]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[0]">BUFIO2_6:FB_I[0]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[1]">BUFIO2_6:FB_I[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[2]">BUFIO2_6:FB_I[2]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[0]">BUFIO2_6:POS_EDGE[0]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[1]">BUFIO2_6:POS_EDGE[1]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[2]">BUFIO2_6:POS_EDGE[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:NEG_EDGE" title="BUFIO2_6:NEG_EDGE[0]">BUFIO2_6:NEG_EDGE[0]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:NEG_EDGE" title="BUFIO2_6:NEG_EDGE[1]">BUFIO2_6:NEG_EDGE[1]</a></td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[0]">BUFIO2_6:DIVIDE[0]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[1]">BUFIO2_6:DIVIDE[1]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[2]">BUFIO2_6:DIVIDE[2]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:R_EDGE" title="BUFIO2_6:R_EDGE">BUFIO2_6:R_EDGE</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:ENABLE" title="BUFIO2_6:ENABLE">BUFIO2_6:ENABLE</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:ENABLE_2CLK" title="BUFIO2_6:ENABLE_2CLK">BUFIO2_6:ENABLE_2CLK</a></td></tr>
<tr><td>21</td>
<td>-</td></tr>
<tr><td>22</td>
<td>-</td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[0]">~BUFIO2_6:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[1]">~BUFIO2_6:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[2]">~BUFIO2_6:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>30</td>
<td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:FB_ENABLE" title="BUFIO2_6:FB_ENABLE">BUFIO2_6:FB_ENABLE</a></td></tr>
<tr><td>32</td>
<td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:DIVIDE_BYPASS" title="~BUFIO2_6:DIVIDE_BYPASS">~BUFIO2_6:DIVIDE_BYPASS</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[3]">~BUFIO2_6:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:CKPIN" title="BUFIO2_6:CKPIN[1]">BUFIO2_6:CKPIN[1]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:IOCLK_ENABLE" title="BUFIO2_6:IOCLK_ENABLE">BUFIO2_6:IOCLK_ENABLE</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:CKPIN" title="BUFIO2_6:CKPIN[0]">BUFIO2_6:CKPIN[0]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_6:CMT_ENABLE" title="BUFIO2_6:CMT_ENABLE">BUFIO2_6:CMT_ENABLE</a></td></tr>
<tr><td>39</td>
<td>-</td></tr>
<tr><td>40</td>
<td>-</td></tr>
<tr><td>41</td>
<td>-</td></tr>
<tr><td>42</td>
<td>-</td></tr>
<tr><td>43</td>
<td>-</td></tr>
<tr><td>44</td>
<td>-</td></tr>
<tr><td>45</td>
<td>-</td></tr>
<tr><td>46</td>
<td>-</td></tr>
<tr><td>47</td>
<td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:I" title="BUFIO2_7:I[0]">BUFIO2_7:I[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:I" title="BUFIO2_7:I[1]">BUFIO2_7:I[1]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:I" title="BUFIO2_7:I[2]">BUFIO2_7:I[2]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:IB" title="BUFIO2_7:IB[0]">BUFIO2_7:IB[0]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:IB" title="BUFIO2_7:IB[1]">BUFIO2_7:IB[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:IB" title="BUFIO2_7:IB[2]">BUFIO2_7:IB[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[0]">BUFIO2_7:FB_I[0]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[1]">BUFIO2_7:FB_I[1]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[2]">BUFIO2_7:FB_I[2]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[0]">BUFIO2_7:POS_EDGE[0]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[1]">BUFIO2_7:POS_EDGE[1]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[2]">BUFIO2_7:POS_EDGE[2]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:NEG_EDGE" title="BUFIO2_7:NEG_EDGE[0]">BUFIO2_7:NEG_EDGE[0]</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:NEG_EDGE" title="BUFIO2_7:NEG_EDGE[1]">BUFIO2_7:NEG_EDGE[1]</a></td></tr>
<tr><td>62</td>
<td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[0]">BUFIO2_7:DIVIDE[0]</a></td></tr>
<tr><td>64</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[1]">BUFIO2_7:DIVIDE[1]</a></td></tr>
<tr><td>65</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[2]">BUFIO2_7:DIVIDE[2]</a></td></tr>
<tr><td>66</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:R_EDGE" title="BUFIO2_7:R_EDGE">BUFIO2_7:R_EDGE</a></td></tr>
<tr><td>67</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:ENABLE" title="BUFIO2_7:ENABLE">BUFIO2_7:ENABLE</a></td></tr>
<tr><td>68</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:ENABLE_2CLK" title="BUFIO2_7:ENABLE_2CLK">BUFIO2_7:ENABLE_2CLK</a></td></tr>
<tr><td>69</td>
<td>-</td></tr>
<tr><td>70</td>
<td>-</td></tr>
<tr><td>71</td>
<td>-</td></tr>
<tr><td>72</td>
<td>-</td></tr>
<tr><td>73</td>
<td>-</td></tr>
<tr><td>74</td>
<td>-</td></tr>
<tr><td>75</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[0]">~BUFIO2_7:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>76</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[1]">~BUFIO2_7:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>77</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[2]">~BUFIO2_7:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>78</td>
<td>-</td></tr>
<tr><td>79</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:FB_ENABLE" title="BUFIO2_7:FB_ENABLE">BUFIO2_7:FB_ENABLE</a></td></tr>
<tr><td>80</td>
<td>-</td></tr>
<tr><td>81</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:DIVIDE_BYPASS" title="~BUFIO2_7:DIVIDE_BYPASS">~BUFIO2_7:DIVIDE_BYPASS</a></td></tr>
<tr><td>82</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[3]">~BUFIO2_7:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>83</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:CKPIN" title="BUFIO2_7:CKPIN[1]">BUFIO2_7:CKPIN[1]</a></td></tr>
<tr><td>84</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:IOCLK_ENABLE" title="BUFIO2_7:IOCLK_ENABLE">BUFIO2_7:IOCLK_ENABLE</a></td></tr>
<tr><td>85</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:CKPIN" title="BUFIO2_7:CKPIN[0]">BUFIO2_7:CKPIN[0]</a></td></tr>
<tr><td>86</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_7:CMT_ENABLE" title="BUFIO2_7:CMT_ENABLE">BUFIO2_7:CMT_ENABLE</a></td></tr>
<tr><td>87</td>
<td>-</td></tr>
<tr><td>88</td>
<td>-</td></tr>
<tr><td>89</td>
<td>-</td></tr>
<tr><td>90</td>
<td>-</td></tr>
<tr><td>91</td>
<td>-</td></tr>
<tr><td>92</td>
<td>-</td></tr>
<tr><td>93</td>
<td>-</td></tr>
<tr><td>94</td>
<td>-</td></tr>
<tr><td>95</td>
<td>-</td></tr>
<tr><td>96</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:I" title="BUFIO2_4:I[0]">BUFIO2_4:I[0]</a></td></tr>
<tr><td>97</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:I" title="BUFIO2_4:I[1]">BUFIO2_4:I[1]</a></td></tr>
<tr><td>98</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:I" title="BUFIO2_4:I[2]">BUFIO2_4:I[2]</a></td></tr>
<tr><td>99</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:IB" title="BUFIO2_4:IB[0]">BUFIO2_4:IB[0]</a></td></tr>
<tr><td>100</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:IB" title="BUFIO2_4:IB[1]">BUFIO2_4:IB[1]</a></td></tr>
<tr><td>101</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:IB" title="BUFIO2_4:IB[2]">BUFIO2_4:IB[2]</a></td></tr>
<tr><td>102</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[0]">BUFIO2_4:FB_I[0]</a></td></tr>
<tr><td>103</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[1]">BUFIO2_4:FB_I[1]</a></td></tr>
<tr><td>104</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[2]">BUFIO2_4:FB_I[2]</a></td></tr>
<tr><td>105</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[0]">BUFIO2_4:POS_EDGE[0]</a></td></tr>
<tr><td>106</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[1]">BUFIO2_4:POS_EDGE[1]</a></td></tr>
<tr><td>107</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[2]">BUFIO2_4:POS_EDGE[2]</a></td></tr>
<tr><td>108</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:NEG_EDGE" title="BUFIO2_4:NEG_EDGE[0]">BUFIO2_4:NEG_EDGE[0]</a></td></tr>
<tr><td>109</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:NEG_EDGE" title="BUFIO2_4:NEG_EDGE[1]">BUFIO2_4:NEG_EDGE[1]</a></td></tr>
<tr><td>110</td>
<td>-</td></tr>
<tr><td>111</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[0]">BUFIO2_4:DIVIDE[0]</a></td></tr>
<tr><td>112</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[1]">BUFIO2_4:DIVIDE[1]</a></td></tr>
<tr><td>113</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[2]">BUFIO2_4:DIVIDE[2]</a></td></tr>
<tr><td>114</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:R_EDGE" title="BUFIO2_4:R_EDGE">BUFIO2_4:R_EDGE</a></td></tr>
<tr><td>115</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:ENABLE" title="BUFIO2_4:ENABLE">BUFIO2_4:ENABLE</a></td></tr>
<tr><td>116</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:ENABLE_2CLK" title="BUFIO2_4:ENABLE_2CLK">BUFIO2_4:ENABLE_2CLK</a></td></tr>
<tr><td>117</td>
<td>-</td></tr>
<tr><td>118</td>
<td>-</td></tr>
<tr><td>119</td>
<td>-</td></tr>
<tr><td>120</td>
<td>-</td></tr>
<tr><td>121</td>
<td>-</td></tr>
<tr><td>122</td>
<td>-</td></tr>
<tr><td>123</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[0]">~BUFIO2_4:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>124</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[1]">~BUFIO2_4:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>125</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[2]">~BUFIO2_4:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>126</td>
<td>-</td></tr>
<tr><td>127</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:FB_ENABLE" title="BUFIO2_4:FB_ENABLE">BUFIO2_4:FB_ENABLE</a></td></tr>
<tr><td>128</td>
<td>-</td></tr>
<tr><td>129</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:DIVIDE_BYPASS" title="~BUFIO2_4:DIVIDE_BYPASS">~BUFIO2_4:DIVIDE_BYPASS</a></td></tr>
<tr><td>130</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[3]">~BUFIO2_4:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>131</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:CKPIN" title="BUFIO2_4:CKPIN[1]">BUFIO2_4:CKPIN[1]</a></td></tr>
<tr><td>132</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:IOCLK_ENABLE" title="BUFIO2_4:IOCLK_ENABLE">BUFIO2_4:IOCLK_ENABLE</a></td></tr>
<tr><td>133</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:CKPIN" title="BUFIO2_4:CKPIN[0]">BUFIO2_4:CKPIN[0]</a></td></tr>
<tr><td>134</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_4:CMT_ENABLE" title="BUFIO2_4:CMT_ENABLE">BUFIO2_4:CMT_ENABLE</a></td></tr>
<tr><td>135</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL_COMMON:ENABLE" title="BUFPLL_COMMON:ENABLE">BUFPLL_COMMON:ENABLE</a></td></tr>
<tr><td>136</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[0]">BUFPLL0:DIVIDE[0]</a></td></tr>
<tr><td>137</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[1]">BUFPLL0:DIVIDE[1]</a></td></tr>
<tr><td>138</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[2]">BUFPLL0:DIVIDE[2]</a></td></tr>
<tr><td>139</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL_MCB:LOCK_SRC" title="BUFPLL_MCB:LOCK_SRC[1]">BUFPLL_MCB:LOCK_SRC[1]</a></td></tr>
<tr><td>140</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:ENABLE_SYNC" title="~BUFPLL0:ENABLE_SYNC">~BUFPLL0:ENABLE_SYNC</a></td></tr>
<tr><td>141</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:DATA_RATE" title="BUFPLL0:DATA_RATE">BUFPLL0:DATA_RATE</a></td></tr>
<tr><td>142</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[0]">BUFPLL1:DIVIDE[0]</a></td></tr>
<tr><td>143</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[1]">BUFPLL1:DIVIDE[1]</a></td></tr>
<tr><td>144</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:I" title="BUFIO2_5:I[0]">BUFIO2_5:I[0]</a></td></tr>
<tr><td>145</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:I" title="BUFIO2_5:I[1]">BUFIO2_5:I[1]</a></td></tr>
<tr><td>146</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:I" title="BUFIO2_5:I[2]">BUFIO2_5:I[2]</a></td></tr>
<tr><td>147</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:IB" title="BUFIO2_5:IB[0]">BUFIO2_5:IB[0]</a></td></tr>
<tr><td>148</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:IB" title="BUFIO2_5:IB[1]">BUFIO2_5:IB[1]</a></td></tr>
<tr><td>149</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:IB" title="BUFIO2_5:IB[2]">BUFIO2_5:IB[2]</a></td></tr>
<tr><td>150</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[0]">BUFIO2_5:FB_I[0]</a></td></tr>
<tr><td>151</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[1]">BUFIO2_5:FB_I[1]</a></td></tr>
<tr><td>152</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[2]">BUFIO2_5:FB_I[2]</a></td></tr>
<tr><td>153</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[0]">BUFIO2_5:POS_EDGE[0]</a></td></tr>
<tr><td>154</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[1]">BUFIO2_5:POS_EDGE[1]</a></td></tr>
<tr><td>155</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[2]">BUFIO2_5:POS_EDGE[2]</a></td></tr>
<tr><td>156</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:NEG_EDGE" title="BUFIO2_5:NEG_EDGE[0]">BUFIO2_5:NEG_EDGE[0]</a></td></tr>
<tr><td>157</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:NEG_EDGE" title="BUFIO2_5:NEG_EDGE[1]">BUFIO2_5:NEG_EDGE[1]</a></td></tr>
<tr><td>158</td>
<td>-</td></tr>
<tr><td>159</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[0]">BUFIO2_5:DIVIDE[0]</a></td></tr>
<tr><td>160</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[1]">BUFIO2_5:DIVIDE[1]</a></td></tr>
<tr><td>161</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[2]">BUFIO2_5:DIVIDE[2]</a></td></tr>
<tr><td>162</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:R_EDGE" title="BUFIO2_5:R_EDGE">BUFIO2_5:R_EDGE</a></td></tr>
<tr><td>163</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:ENABLE" title="BUFIO2_5:ENABLE">BUFIO2_5:ENABLE</a></td></tr>
<tr><td>164</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:ENABLE_2CLK" title="BUFIO2_5:ENABLE_2CLK">BUFIO2_5:ENABLE_2CLK</a></td></tr>
<tr><td>165</td>
<td>-</td></tr>
<tr><td>166</td>
<td>-</td></tr>
<tr><td>167</td>
<td>-</td></tr>
<tr><td>168</td>
<td>-</td></tr>
<tr><td>169</td>
<td>-</td></tr>
<tr><td>170</td>
<td>-</td></tr>
<tr><td>171</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[0]">~BUFIO2_5:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>172</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[1]">~BUFIO2_5:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>173</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[2]">~BUFIO2_5:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>174</td>
<td>-</td></tr>
<tr><td>175</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:FB_ENABLE" title="BUFIO2_5:FB_ENABLE">BUFIO2_5:FB_ENABLE</a></td></tr>
<tr><td>176</td>
<td>-</td></tr>
<tr><td>177</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:DIVIDE_BYPASS" title="~BUFIO2_5:DIVIDE_BYPASS">~BUFIO2_5:DIVIDE_BYPASS</a></td></tr>
<tr><td>178</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[3]">~BUFIO2_5:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>179</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:CKPIN" title="BUFIO2_5:CKPIN[1]">BUFIO2_5:CKPIN[1]</a></td></tr>
<tr><td>180</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:IOCLK_ENABLE" title="BUFIO2_5:IOCLK_ENABLE">BUFIO2_5:IOCLK_ENABLE</a></td></tr>
<tr><td>181</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:CKPIN" title="BUFIO2_5:CKPIN[0]">BUFIO2_5:CKPIN[0]</a></td></tr>
<tr><td>182</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_5:CMT_ENABLE" title="BUFIO2_5:CMT_ENABLE">BUFIO2_5:CMT_ENABLE</a></td></tr>
<tr><td>183</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[2]">BUFPLL1:DIVIDE[2]</a></td></tr>
<tr><td>184</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL_MCB:LOCK_SRC" title="BUFPLL_MCB:LOCK_SRC[0]">BUFPLL_MCB:LOCK_SRC[0]</a></td></tr>
<tr><td>185</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:ENABLE_SYNC" title="~BUFPLL1:ENABLE_SYNC">~BUFPLL1:ENABLE_SYNC</a></td></tr>
<tr><td>186</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:DATA_RATE" title="BUFPLL1:DATA_RATE">BUFPLL1:DATA_RATE</a></td></tr>
<tr><td>187</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[3]">BUFPLL0:DIVIDE[3]</a></td></tr>
<tr><td>188</td>
<td>-</td></tr>
<tr><td>189</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[4]">BUFPLL0:DIVIDE[4]</a></td></tr>
<tr><td>190</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[5]">BUFPLL0:DIVIDE[5]</a></td></tr>
<tr><td>191</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[3]">BUFPLL1:DIVIDE[3]</a></td></tr>
<tr><td>192</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:I" title="BUFIO2_2:I[0]">BUFIO2_2:I[0]</a></td></tr>
<tr><td>193</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:I" title="BUFIO2_2:I[1]">BUFIO2_2:I[1]</a></td></tr>
<tr><td>194</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:I" title="BUFIO2_2:I[2]">BUFIO2_2:I[2]</a></td></tr>
<tr><td>195</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:IB" title="BUFIO2_2:IB[0]">BUFIO2_2:IB[0]</a></td></tr>
<tr><td>196</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:IB" title="BUFIO2_2:IB[1]">BUFIO2_2:IB[1]</a></td></tr>
<tr><td>197</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:IB" title="BUFIO2_2:IB[2]">BUFIO2_2:IB[2]</a></td></tr>
<tr><td>198</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[0]">BUFIO2_2:FB_I[0]</a></td></tr>
<tr><td>199</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[1]">BUFIO2_2:FB_I[1]</a></td></tr>
<tr><td>200</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[2]">BUFIO2_2:FB_I[2]</a></td></tr>
<tr><td>201</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[0]">BUFIO2_2:POS_EDGE[0]</a></td></tr>
<tr><td>202</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[1]">BUFIO2_2:POS_EDGE[1]</a></td></tr>
<tr><td>203</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[2]">BUFIO2_2:POS_EDGE[2]</a></td></tr>
<tr><td>204</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:NEG_EDGE" title="BUFIO2_2:NEG_EDGE[0]">BUFIO2_2:NEG_EDGE[0]</a></td></tr>
<tr><td>205</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:NEG_EDGE" title="BUFIO2_2:NEG_EDGE[1]">BUFIO2_2:NEG_EDGE[1]</a></td></tr>
<tr><td>206</td>
<td>-</td></tr>
<tr><td>207</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[0]">BUFIO2_2:DIVIDE[0]</a></td></tr>
<tr><td>208</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[1]">BUFIO2_2:DIVIDE[1]</a></td></tr>
<tr><td>209</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[2]">BUFIO2_2:DIVIDE[2]</a></td></tr>
<tr><td>210</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:R_EDGE" title="BUFIO2_2:R_EDGE">BUFIO2_2:R_EDGE</a></td></tr>
<tr><td>211</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:ENABLE" title="BUFIO2_2:ENABLE">BUFIO2_2:ENABLE</a></td></tr>
<tr><td>212</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:ENABLE_2CLK" title="BUFIO2_2:ENABLE_2CLK">BUFIO2_2:ENABLE_2CLK</a></td></tr>
<tr><td>213</td>
<td>-</td></tr>
<tr><td>214</td>
<td>-</td></tr>
<tr><td>215</td>
<td>-</td></tr>
<tr><td>216</td>
<td>-</td></tr>
<tr><td>217</td>
<td>-</td></tr>
<tr><td>218</td>
<td>-</td></tr>
<tr><td>219</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[0]">~BUFIO2_2:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>220</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[1]">~BUFIO2_2:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>221</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[2]">~BUFIO2_2:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>222</td>
<td>-</td></tr>
<tr><td>223</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:FB_ENABLE" title="BUFIO2_2:FB_ENABLE">BUFIO2_2:FB_ENABLE</a></td></tr>
<tr><td>224</td>
<td>-</td></tr>
<tr><td>225</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:DIVIDE_BYPASS" title="~BUFIO2_2:DIVIDE_BYPASS">~BUFIO2_2:DIVIDE_BYPASS</a></td></tr>
<tr><td>226</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[3]">~BUFIO2_2:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>227</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:CKPIN" title="BUFIO2_2:CKPIN[1]">BUFIO2_2:CKPIN[1]</a></td></tr>
<tr><td>228</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:IOCLK_ENABLE" title="BUFIO2_2:IOCLK_ENABLE">BUFIO2_2:IOCLK_ENABLE</a></td></tr>
<tr><td>229</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:CKPIN" title="BUFIO2_2:CKPIN[0]">BUFIO2_2:CKPIN[0]</a></td></tr>
<tr><td>230</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_2:CMT_ENABLE" title="BUFIO2_2:CMT_ENABLE">BUFIO2_2:CMT_ENABLE</a></td></tr>
<tr><td>231</td>
<td>-</td></tr>
<tr><td>232</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[4]">BUFPLL1:DIVIDE[4]</a></td></tr>
<tr><td>233</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[5]">BUFPLL1:DIVIDE[5]</a></td></tr>
<tr><td>234</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[0]">BUFPLL0:ENABLE_BOTH_SYNC[0]</a></td></tr>
<tr><td>235</td>
<td>-</td></tr>
<tr><td>236</td>
<td>-</td></tr>
<tr><td>237</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[0]">BUFPLL1:ENABLE_BOTH_SYNC[0]</a></td></tr>
<tr><td>238</td>
<td>-</td></tr>
<tr><td>239</td>
<td>-</td></tr>
<tr><td>240</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:I" title="BUFIO2_3:I[0]">BUFIO2_3:I[0]</a></td></tr>
<tr><td>241</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:I" title="BUFIO2_3:I[1]">BUFIO2_3:I[1]</a></td></tr>
<tr><td>242</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:I" title="BUFIO2_3:I[2]">BUFIO2_3:I[2]</a></td></tr>
<tr><td>243</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:IB" title="BUFIO2_3:IB[0]">BUFIO2_3:IB[0]</a></td></tr>
<tr><td>244</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:IB" title="BUFIO2_3:IB[1]">BUFIO2_3:IB[1]</a></td></tr>
<tr><td>245</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:IB" title="BUFIO2_3:IB[2]">BUFIO2_3:IB[2]</a></td></tr>
<tr><td>246</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[0]">BUFIO2_3:FB_I[0]</a></td></tr>
<tr><td>247</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[1]">BUFIO2_3:FB_I[1]</a></td></tr>
<tr><td>248</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[2]">BUFIO2_3:FB_I[2]</a></td></tr>
<tr><td>249</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[0]">BUFIO2_3:POS_EDGE[0]</a></td></tr>
<tr><td>250</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[1]">BUFIO2_3:POS_EDGE[1]</a></td></tr>
<tr><td>251</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[2]">BUFIO2_3:POS_EDGE[2]</a></td></tr>
<tr><td>252</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:NEG_EDGE" title="BUFIO2_3:NEG_EDGE[0]">BUFIO2_3:NEG_EDGE[0]</a></td></tr>
<tr><td>253</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:NEG_EDGE" title="BUFIO2_3:NEG_EDGE[1]">BUFIO2_3:NEG_EDGE[1]</a></td></tr>
<tr><td>254</td>
<td>-</td></tr>
<tr><td>255</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[0]">BUFIO2_3:DIVIDE[0]</a></td></tr>
<tr><td>256</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[1]">BUFIO2_3:DIVIDE[1]</a></td></tr>
<tr><td>257</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[2]">BUFIO2_3:DIVIDE[2]</a></td></tr>
<tr><td>258</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:R_EDGE" title="BUFIO2_3:R_EDGE">BUFIO2_3:R_EDGE</a></td></tr>
<tr><td>259</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:ENABLE" title="BUFIO2_3:ENABLE">BUFIO2_3:ENABLE</a></td></tr>
<tr><td>260</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:ENABLE_2CLK" title="BUFIO2_3:ENABLE_2CLK">BUFIO2_3:ENABLE_2CLK</a></td></tr>
<tr><td>261</td>
<td>-</td></tr>
<tr><td>262</td>
<td>-</td></tr>
<tr><td>263</td>
<td>-</td></tr>
<tr><td>264</td>
<td>-</td></tr>
<tr><td>265</td>
<td>-</td></tr>
<tr><td>266</td>
<td>-</td></tr>
<tr><td>267</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[0]">~BUFIO2_3:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>268</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[1]">~BUFIO2_3:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>269</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[2]">~BUFIO2_3:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>270</td>
<td>-</td></tr>
<tr><td>271</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:FB_ENABLE" title="BUFIO2_3:FB_ENABLE">BUFIO2_3:FB_ENABLE</a></td></tr>
<tr><td>272</td>
<td>-</td></tr>
<tr><td>273</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:DIVIDE_BYPASS" title="~BUFIO2_3:DIVIDE_BYPASS">~BUFIO2_3:DIVIDE_BYPASS</a></td></tr>
<tr><td>274</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[3]">~BUFIO2_3:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>275</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:CKPIN" title="BUFIO2_3:CKPIN[1]">BUFIO2_3:CKPIN[1]</a></td></tr>
<tr><td>276</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:IOCLK_ENABLE" title="BUFIO2_3:IOCLK_ENABLE">BUFIO2_3:IOCLK_ENABLE</a></td></tr>
<tr><td>277</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:CKPIN" title="BUFIO2_3:CKPIN[0]">BUFIO2_3:CKPIN[0]</a></td></tr>
<tr><td>278</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_3:CMT_ENABLE" title="BUFIO2_3:CMT_ENABLE">BUFIO2_3:CMT_ENABLE</a></td></tr>
<tr><td>279</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:ENABLE_NONE_SYNC" title="BUFPLL0:ENABLE_NONE_SYNC[0]">BUFPLL0:ENABLE_NONE_SYNC[0]</a></td></tr>
<tr><td>280</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[1]">BUFPLL0:ENABLE_BOTH_SYNC[1]</a></td></tr>
<tr><td>281</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:ENABLE_NONE_SYNC" title="BUFPLL1:ENABLE_NONE_SYNC[0]">BUFPLL1:ENABLE_NONE_SYNC[0]</a></td></tr>
<tr><td>282</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[1]">BUFPLL1:ENABLE_BOTH_SYNC[1]</a></td></tr>
<tr><td>283</td>
<td>-</td></tr>
<tr><td>284</td>
<td>-</td></tr>
<tr><td>285</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:ENABLE_NONE_SYNC" title="BUFPLL0:ENABLE_NONE_SYNC[1]">BUFPLL0:ENABLE_NONE_SYNC[1]</a></td></tr>
<tr><td>286</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[2]">BUFPLL0:ENABLE_BOTH_SYNC[2]</a></td></tr>
<tr><td>287</td>
<td>-</td></tr>
<tr><td>288</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:I" title="BUFIO2_0:I[0]">BUFIO2_0:I[0]</a></td></tr>
<tr><td>289</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:I" title="BUFIO2_0:I[1]">BUFIO2_0:I[1]</a></td></tr>
<tr><td>290</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:I" title="BUFIO2_0:I[2]">BUFIO2_0:I[2]</a></td></tr>
<tr><td>291</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:IB" title="BUFIO2_0:IB[0]">BUFIO2_0:IB[0]</a></td></tr>
<tr><td>292</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:IB" title="BUFIO2_0:IB[1]">BUFIO2_0:IB[1]</a></td></tr>
<tr><td>293</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:IB" title="BUFIO2_0:IB[2]">BUFIO2_0:IB[2]</a></td></tr>
<tr><td>294</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[0]">BUFIO2_0:FB_I[0]</a></td></tr>
<tr><td>295</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[1]">BUFIO2_0:FB_I[1]</a></td></tr>
<tr><td>296</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[2]">BUFIO2_0:FB_I[2]</a></td></tr>
<tr><td>297</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[0]">BUFIO2_0:POS_EDGE[0]</a></td></tr>
<tr><td>298</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[1]">BUFIO2_0:POS_EDGE[1]</a></td></tr>
<tr><td>299</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[2]">BUFIO2_0:POS_EDGE[2]</a></td></tr>
<tr><td>300</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:NEG_EDGE" title="BUFIO2_0:NEG_EDGE[0]">BUFIO2_0:NEG_EDGE[0]</a></td></tr>
<tr><td>301</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:NEG_EDGE" title="BUFIO2_0:NEG_EDGE[1]">BUFIO2_0:NEG_EDGE[1]</a></td></tr>
<tr><td>302</td>
<td>-</td></tr>
<tr><td>303</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[0]">BUFIO2_0:DIVIDE[0]</a></td></tr>
<tr><td>304</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[1]">BUFIO2_0:DIVIDE[1]</a></td></tr>
<tr><td>305</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[2]">BUFIO2_0:DIVIDE[2]</a></td></tr>
<tr><td>306</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:R_EDGE" title="BUFIO2_0:R_EDGE">BUFIO2_0:R_EDGE</a></td></tr>
<tr><td>307</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:ENABLE" title="BUFIO2_0:ENABLE">BUFIO2_0:ENABLE</a></td></tr>
<tr><td>308</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:ENABLE_2CLK" title="BUFIO2_0:ENABLE_2CLK">BUFIO2_0:ENABLE_2CLK</a></td></tr>
<tr><td>309</td>
<td>-</td></tr>
<tr><td>310</td>
<td>-</td></tr>
<tr><td>311</td>
<td>-</td></tr>
<tr><td>312</td>
<td>-</td></tr>
<tr><td>313</td>
<td>-</td></tr>
<tr><td>314</td>
<td>-</td></tr>
<tr><td>315</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[0]">~BUFIO2_0:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>316</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[1]">~BUFIO2_0:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>317</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[2]">~BUFIO2_0:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>318</td>
<td>-</td></tr>
<tr><td>319</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:FB_ENABLE" title="BUFIO2_0:FB_ENABLE">BUFIO2_0:FB_ENABLE</a></td></tr>
<tr><td>320</td>
<td>-</td></tr>
<tr><td>321</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:DIVIDE_BYPASS" title="~BUFIO2_0:DIVIDE_BYPASS">~BUFIO2_0:DIVIDE_BYPASS</a></td></tr>
<tr><td>322</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[3]">~BUFIO2_0:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>323</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:CKPIN" title="BUFIO2_0:CKPIN[1]">BUFIO2_0:CKPIN[1]</a></td></tr>
<tr><td>324</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:IOCLK_ENABLE" title="BUFIO2_0:IOCLK_ENABLE">BUFIO2_0:IOCLK_ENABLE</a></td></tr>
<tr><td>325</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:CKPIN" title="BUFIO2_0:CKPIN[0]">BUFIO2_0:CKPIN[0]</a></td></tr>
<tr><td>326</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_0:CMT_ENABLE" title="BUFIO2_0:CMT_ENABLE">BUFIO2_0:CMT_ENABLE</a></td></tr>
<tr><td>327</td>
<td>-</td></tr>
<tr><td>328</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:ENABLE_NONE_SYNC" title="BUFPLL1:ENABLE_NONE_SYNC[1]">BUFPLL1:ENABLE_NONE_SYNC[1]</a></td></tr>
<tr><td>329</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[2]">BUFPLL1:ENABLE_BOTH_SYNC[2]</a></td></tr>
<tr><td>330</td>
<td><a href="#bits-xc6s-REG_L-BUFPLL_COMMON:PLLIN" title="BUFPLL_COMMON:PLLIN">BUFPLL_COMMON:PLLIN</a></td></tr>
<tr><td>331</td>
<td>-</td></tr>
<tr><td>332</td>
<td>-</td></tr>
<tr><td>333</td>
<td>-</td></tr>
<tr><td>334</td>
<td>-</td></tr>
<tr><td>335</td>
<td>-</td></tr>
<tr><td>336</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:I" title="BUFIO2_1:I[0]">BUFIO2_1:I[0]</a></td></tr>
<tr><td>337</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:I" title="BUFIO2_1:I[1]">BUFIO2_1:I[1]</a></td></tr>
<tr><td>338</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:I" title="BUFIO2_1:I[2]">BUFIO2_1:I[2]</a></td></tr>
<tr><td>339</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:IB" title="BUFIO2_1:IB[0]">BUFIO2_1:IB[0]</a></td></tr>
<tr><td>340</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:IB" title="BUFIO2_1:IB[1]">BUFIO2_1:IB[1]</a></td></tr>
<tr><td>341</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:IB" title="BUFIO2_1:IB[2]">BUFIO2_1:IB[2]</a></td></tr>
<tr><td>342</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[0]">BUFIO2_1:FB_I[0]</a></td></tr>
<tr><td>343</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[1]">BUFIO2_1:FB_I[1]</a></td></tr>
<tr><td>344</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[2]">BUFIO2_1:FB_I[2]</a></td></tr>
<tr><td>345</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[0]">BUFIO2_1:POS_EDGE[0]</a></td></tr>
<tr><td>346</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[1]">BUFIO2_1:POS_EDGE[1]</a></td></tr>
<tr><td>347</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[2]">BUFIO2_1:POS_EDGE[2]</a></td></tr>
<tr><td>348</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:NEG_EDGE" title="BUFIO2_1:NEG_EDGE[0]">BUFIO2_1:NEG_EDGE[0]</a></td></tr>
<tr><td>349</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:NEG_EDGE" title="BUFIO2_1:NEG_EDGE[1]">BUFIO2_1:NEG_EDGE[1]</a></td></tr>
<tr><td>350</td>
<td>-</td></tr>
<tr><td>351</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[0]">BUFIO2_1:DIVIDE[0]</a></td></tr>
<tr><td>352</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[1]">BUFIO2_1:DIVIDE[1]</a></td></tr>
<tr><td>353</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[2]">BUFIO2_1:DIVIDE[2]</a></td></tr>
<tr><td>354</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:R_EDGE" title="BUFIO2_1:R_EDGE">BUFIO2_1:R_EDGE</a></td></tr>
<tr><td>355</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:ENABLE" title="BUFIO2_1:ENABLE">BUFIO2_1:ENABLE</a></td></tr>
<tr><td>356</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:ENABLE_2CLK" title="BUFIO2_1:ENABLE_2CLK">BUFIO2_1:ENABLE_2CLK</a></td></tr>
<tr><td>357</td>
<td>-</td></tr>
<tr><td>358</td>
<td>-</td></tr>
<tr><td>359</td>
<td>-</td></tr>
<tr><td>360</td>
<td>-</td></tr>
<tr><td>361</td>
<td>-</td></tr>
<tr><td>362</td>
<td>-</td></tr>
<tr><td>363</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[0]">~BUFIO2_1:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>364</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[1]">~BUFIO2_1:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>365</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[2]">~BUFIO2_1:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>366</td>
<td>-</td></tr>
<tr><td>367</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:FB_ENABLE" title="BUFIO2_1:FB_ENABLE">BUFIO2_1:FB_ENABLE</a></td></tr>
<tr><td>368</td>
<td>-</td></tr>
<tr><td>369</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:DIVIDE_BYPASS" title="~BUFIO2_1:DIVIDE_BYPASS">~BUFIO2_1:DIVIDE_BYPASS</a></td></tr>
<tr><td>370</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[3]">~BUFIO2_1:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>371</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:CKPIN" title="BUFIO2_1:CKPIN[1]">BUFIO2_1:CKPIN[1]</a></td></tr>
<tr><td>372</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:IOCLK_ENABLE" title="BUFIO2_1:IOCLK_ENABLE">BUFIO2_1:IOCLK_ENABLE</a></td></tr>
<tr><td>373</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:CKPIN" title="BUFIO2_1:CKPIN[0]">BUFIO2_1:CKPIN[0]</a></td></tr>
<tr><td>374</td>
<td><a href="#bits-xc6s-REG_L-BUFIO2_1:CMT_ENABLE" title="BUFIO2_1:CMT_ENABLE">BUFIO2_1:CMT_ENABLE</a></td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:I</th><th>[0, 0, 290]</th><th>[0, 0, 289]</th><th>[0, 0, 288]</th></tr>
<tr><th>BUFIO2_2:I</th><th>[0, 0, 194]</th><th>[0, 0, 193]</th><th>[0, 0, 192]</th></tr>
<tr><th>BUFIO2_4:I</th><th>[0, 0, 98]</th><th>[0, 0, 97]</th><th>[0, 0, 96]</th></tr>
<tr><th>BUFIO2_5:I</th><th>[0, 0, 146]</th><th>[0, 0, 145]</th><th>[0, 0, 144]</th></tr>
<tr><th>BUFIO2_6:I</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><th>BUFIO2_7:I</th><th>[0, 0, 50]</th><th>[0, 0, 49]</th><th>[0, 0, 48]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GTPCLK</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:IB"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:IB"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:IB"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:IB"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:IB"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:IB"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:IB"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:IB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:IB</th><th>[0, 0, 293]</th><th>[0, 0, 292]</th><th>[0, 0, 291]</th></tr>
<tr><th>BUFIO2_1:IB</th><th>[0, 0, 341]</th><th>[0, 0, 340]</th><th>[0, 0, 339]</th></tr>
<tr><th>BUFIO2_2:IB</th><th>[0, 0, 197]</th><th>[0, 0, 196]</th><th>[0, 0, 195]</th></tr>
<tr><th>BUFIO2_3:IB</th><th>[0, 0, 245]</th><th>[0, 0, 244]</th><th>[0, 0, 243]</th></tr>
<tr><th>BUFIO2_4:IB</th><th>[0, 0, 101]</th><th>[0, 0, 100]</th><th>[0, 0, 99]</th></tr>
<tr><th>BUFIO2_5:IB</th><th>[0, 0, 149]</th><th>[0, 0, 148]</th><th>[0, 0, 147]</th></tr>
<tr><th>BUFIO2_6:IB</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th></tr>
<tr><th>BUFIO2_7:IB</th><th>[0, 0, 53]</th><th>[0, 0, 52]</th><th>[0, 0, 51]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:FB_I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:FB_I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:FB_I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:FB_I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:FB_I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:FB_I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:FB_I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:FB_I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:FB_I</th><th>[0, 0, 296]</th><th>[0, 0, 295]</th><th>[0, 0, 294]</th></tr>
<tr><th>BUFIO2_1:FB_I</th><th>[0, 0, 344]</th><th>[0, 0, 343]</th><th>[0, 0, 342]</th></tr>
<tr><th>BUFIO2_2:FB_I</th><th>[0, 0, 200]</th><th>[0, 0, 199]</th><th>[0, 0, 198]</th></tr>
<tr><th>BUFIO2_3:FB_I</th><th>[0, 0, 248]</th><th>[0, 0, 247]</th><th>[0, 0, 246]</th></tr>
<tr><th>BUFIO2_4:FB_I</th><th>[0, 0, 104]</th><th>[0, 0, 103]</th><th>[0, 0, 102]</th></tr>
<tr><th>BUFIO2_5:FB_I</th><th>[0, 0, 152]</th><th>[0, 0, 151]</th><th>[0, 0, 150]</th></tr>
<tr><th>BUFIO2_6:FB_I</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th></tr>
<tr><th>BUFIO2_7:FB_I</th><th>[0, 0, 56]</th><th>[0, 0, 55]</th><th>[0, 0, 54]</th></tr>
<tr><td>CLKPIN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DFB</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CFB_INVERT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GTPFB</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:POS_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:POS_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:POS_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:POS_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:POS_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:POS_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:POS_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:POS_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:POS_EDGE</th><th>[0, 0, 299]</th><th>[0, 0, 298]</th><th>[0, 0, 297]</th></tr>
<tr><th>BUFIO2_1:POS_EDGE</th><th>[0, 0, 347]</th><th>[0, 0, 346]</th><th>[0, 0, 345]</th></tr>
<tr><th>BUFIO2_2:POS_EDGE</th><th>[0, 0, 203]</th><th>[0, 0, 202]</th><th>[0, 0, 201]</th></tr>
<tr><th>BUFIO2_3:POS_EDGE</th><th>[0, 0, 251]</th><th>[0, 0, 250]</th><th>[0, 0, 249]</th></tr>
<tr><th>BUFIO2_4:POS_EDGE</th><th>[0, 0, 107]</th><th>[0, 0, 106]</th><th>[0, 0, 105]</th></tr>
<tr><th>BUFIO2_5:POS_EDGE</th><th>[0, 0, 155]</th><th>[0, 0, 154]</th><th>[0, 0, 153]</th></tr>
<tr><th>BUFIO2_6:POS_EDGE</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th></tr>
<tr><th>BUFIO2_7:POS_EDGE</th><th>[0, 0, 59]</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th></tr>
<tr><td>DIVIDE_1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_3</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_5</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>POS_EDGE_2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>POS_EDGE_4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIVIDE_5</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>POS_EDGE_6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>POS_EDGE_7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_8</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>POS_EDGE_8</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:NEG_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:NEG_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:NEG_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:NEG_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:NEG_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:NEG_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:NEG_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:NEG_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:NEG_EDGE</th><th>[0, 0, 301]</th><th>[0, 0, 300]</th></tr>
<tr><th>BUFIO2_1:NEG_EDGE</th><th>[0, 0, 349]</th><th>[0, 0, 348]</th></tr>
<tr><th>BUFIO2_2:NEG_EDGE</th><th>[0, 0, 205]</th><th>[0, 0, 204]</th></tr>
<tr><th>BUFIO2_3:NEG_EDGE</th><th>[0, 0, 253]</th><th>[0, 0, 252]</th></tr>
<tr><th>BUFIO2_4:NEG_EDGE</th><th>[0, 0, 109]</th><th>[0, 0, 108]</th></tr>
<tr><th>BUFIO2_5:NEG_EDGE</th><th>[0, 0, 157]</th><th>[0, 0, 156]</th></tr>
<tr><th>BUFIO2_6:NEG_EDGE</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th></tr>
<tr><th>BUFIO2_7:NEG_EDGE</th><th>[0, 0, 61]</th><th>[0, 0, 60]</th></tr>
<tr><td>DIVIDE_1</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_3</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_4</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_1</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_4</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_5</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_6</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_7</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_8</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_2</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_5</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_6</td><td>0</td><td>1</td></tr>
<tr><td>NEG_EDGE_2</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_7</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_8</td><td>1</td><td>0</td></tr>
<tr><td>NEG_EDGE_3</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:DIVIDE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:DIVIDE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:DIVIDE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:DIVIDE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:DIVIDE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:DIVIDE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:DIVIDE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:DIVIDE</th><th>[0, 0, 305]</th><th>[0, 0, 304]</th><th>[0, 0, 303]</th></tr>
<tr><th>BUFIO2_1:DIVIDE</th><th>[0, 0, 353]</th><th>[0, 0, 352]</th><th>[0, 0, 351]</th></tr>
<tr><th>BUFIO2_2:DIVIDE</th><th>[0, 0, 209]</th><th>[0, 0, 208]</th><th>[0, 0, 207]</th></tr>
<tr><th>BUFIO2_3:DIVIDE</th><th>[0, 0, 257]</th><th>[0, 0, 256]</th><th>[0, 0, 255]</th></tr>
<tr><th>BUFIO2_4:DIVIDE</th><th>[0, 0, 113]</th><th>[0, 0, 112]</th><th>[0, 0, 111]</th></tr>
<tr><th>BUFIO2_5:DIVIDE</th><th>[0, 0, 161]</th><th>[0, 0, 160]</th><th>[0, 0, 159]</th></tr>
<tr><th>BUFIO2_6:DIVIDE</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th></tr>
<tr><th>BUFIO2_7:DIVIDE</th><th>[0, 0, 65]</th><th>[0, 0, 64]</th><th>[0, 0, 63]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_0:ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_0:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_L-BUFIO2_0:FB_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_0:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_0:R_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:FB_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:R_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:FB_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:R_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:FB_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:R_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:FB_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:R_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:FB_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:R_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:FB_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:R_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:FB_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:R_EDGE"></div>
<div id="bits-xc6s-REG_L-BUFPLL_COMMON:ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:CMT_ENABLE</th><th>[0, 0, 326]</th></tr>
<tr><th>BUFIO2_0:ENABLE</th><th>[0, 0, 307]</th></tr>
<tr><th>BUFIO2_0:ENABLE_2CLK</th><th>[0, 0, 308]</th></tr>
<tr><th>BUFIO2_0:FB_ENABLE</th><th>[0, 0, 319]</th></tr>
<tr><th>BUFIO2_0:IOCLK_ENABLE</th><th>[0, 0, 324]</th></tr>
<tr><th>BUFIO2_0:R_EDGE</th><th>[0, 0, 306]</th></tr>
<tr><th>BUFIO2_1:CMT_ENABLE</th><th>[0, 0, 374]</th></tr>
<tr><th>BUFIO2_1:ENABLE</th><th>[0, 0, 355]</th></tr>
<tr><th>BUFIO2_1:ENABLE_2CLK</th><th>[0, 0, 356]</th></tr>
<tr><th>BUFIO2_1:FB_ENABLE</th><th>[0, 0, 367]</th></tr>
<tr><th>BUFIO2_1:IOCLK_ENABLE</th><th>[0, 0, 372]</th></tr>
<tr><th>BUFIO2_1:R_EDGE</th><th>[0, 0, 354]</th></tr>
<tr><th>BUFIO2_2:CMT_ENABLE</th><th>[0, 0, 230]</th></tr>
<tr><th>BUFIO2_2:ENABLE</th><th>[0, 0, 211]</th></tr>
<tr><th>BUFIO2_2:ENABLE_2CLK</th><th>[0, 0, 212]</th></tr>
<tr><th>BUFIO2_2:FB_ENABLE</th><th>[0, 0, 223]</th></tr>
<tr><th>BUFIO2_2:IOCLK_ENABLE</th><th>[0, 0, 228]</th></tr>
<tr><th>BUFIO2_2:R_EDGE</th><th>[0, 0, 210]</th></tr>
<tr><th>BUFIO2_3:CMT_ENABLE</th><th>[0, 0, 278]</th></tr>
<tr><th>BUFIO2_3:ENABLE</th><th>[0, 0, 259]</th></tr>
<tr><th>BUFIO2_3:ENABLE_2CLK</th><th>[0, 0, 260]</th></tr>
<tr><th>BUFIO2_3:FB_ENABLE</th><th>[0, 0, 271]</th></tr>
<tr><th>BUFIO2_3:IOCLK_ENABLE</th><th>[0, 0, 276]</th></tr>
<tr><th>BUFIO2_3:R_EDGE</th><th>[0, 0, 258]</th></tr>
<tr><th>BUFIO2_4:CMT_ENABLE</th><th>[0, 0, 134]</th></tr>
<tr><th>BUFIO2_4:ENABLE</th><th>[0, 0, 115]</th></tr>
<tr><th>BUFIO2_4:ENABLE_2CLK</th><th>[0, 0, 116]</th></tr>
<tr><th>BUFIO2_4:FB_ENABLE</th><th>[0, 0, 127]</th></tr>
<tr><th>BUFIO2_4:IOCLK_ENABLE</th><th>[0, 0, 132]</th></tr>
<tr><th>BUFIO2_4:R_EDGE</th><th>[0, 0, 114]</th></tr>
<tr><th>BUFIO2_5:CMT_ENABLE</th><th>[0, 0, 182]</th></tr>
<tr><th>BUFIO2_5:ENABLE</th><th>[0, 0, 163]</th></tr>
<tr><th>BUFIO2_5:ENABLE_2CLK</th><th>[0, 0, 164]</th></tr>
<tr><th>BUFIO2_5:FB_ENABLE</th><th>[0, 0, 175]</th></tr>
<tr><th>BUFIO2_5:IOCLK_ENABLE</th><th>[0, 0, 180]</th></tr>
<tr><th>BUFIO2_5:R_EDGE</th><th>[0, 0, 162]</th></tr>
<tr><th>BUFIO2_6:CMT_ENABLE</th><th>[0, 0, 38]</th></tr>
<tr><th>BUFIO2_6:ENABLE</th><th>[0, 0, 19]</th></tr>
<tr><th>BUFIO2_6:ENABLE_2CLK</th><th>[0, 0, 20]</th></tr>
<tr><th>BUFIO2_6:FB_ENABLE</th><th>[0, 0, 31]</th></tr>
<tr><th>BUFIO2_6:IOCLK_ENABLE</th><th>[0, 0, 36]</th></tr>
<tr><th>BUFIO2_6:R_EDGE</th><th>[0, 0, 18]</th></tr>
<tr><th>BUFIO2_7:CMT_ENABLE</th><th>[0, 0, 86]</th></tr>
<tr><th>BUFIO2_7:ENABLE</th><th>[0, 0, 67]</th></tr>
<tr><th>BUFIO2_7:ENABLE_2CLK</th><th>[0, 0, 68]</th></tr>
<tr><th>BUFIO2_7:FB_ENABLE</th><th>[0, 0, 79]</th></tr>
<tr><th>BUFIO2_7:IOCLK_ENABLE</th><th>[0, 0, 84]</th></tr>
<tr><th>BUFIO2_7:R_EDGE</th><th>[0, 0, 66]</th></tr>
<tr><th>BUFPLL_COMMON:ENABLE</th><th>[0, 0, 135]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:FB_DIVIDE_BYPASS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:FB_DIVIDE_BYPASS</th><th>[0, 0, 322]</th><th>[0, 0, 317]</th><th>[0, 0, 316]</th><th>[0, 0, 315]</th></tr>
<tr><th>BUFIO2_1:FB_DIVIDE_BYPASS</th><th>[0, 0, 370]</th><th>[0, 0, 365]</th><th>[0, 0, 364]</th><th>[0, 0, 363]</th></tr>
<tr><th>BUFIO2_2:FB_DIVIDE_BYPASS</th><th>[0, 0, 226]</th><th>[0, 0, 221]</th><th>[0, 0, 220]</th><th>[0, 0, 219]</th></tr>
<tr><th>BUFIO2_3:FB_DIVIDE_BYPASS</th><th>[0, 0, 274]</th><th>[0, 0, 269]</th><th>[0, 0, 268]</th><th>[0, 0, 267]</th></tr>
<tr><th>BUFIO2_4:FB_DIVIDE_BYPASS</th><th>[0, 0, 130]</th><th>[0, 0, 125]</th><th>[0, 0, 124]</th><th>[0, 0, 123]</th></tr>
<tr><th>BUFIO2_5:FB_DIVIDE_BYPASS</th><th>[0, 0, 178]</th><th>[0, 0, 173]</th><th>[0, 0, 172]</th><th>[0, 0, 171]</th></tr>
<tr><th>BUFIO2_6:FB_DIVIDE_BYPASS</th><th>[0, 0, 34]</th><th>[0, 0, 29]</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th></tr>
<tr><th>BUFIO2_7:FB_DIVIDE_BYPASS</th><th>[0, 0, 82]</th><th>[0, 0, 77]</th><th>[0, 0, 76]</th><th>[0, 0, 75]</th></tr>
<tr><td>Inverted</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_L-BUFPLL0:ENABLE_SYNC"></div>
<div id="bits-xc6s-REG_L-BUFPLL1:ENABLE_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:DIVIDE_BYPASS</th><th>[0, 0, 321]</th></tr>
<tr><th>BUFIO2_1:DIVIDE_BYPASS</th><th>[0, 0, 369]</th></tr>
<tr><th>BUFIO2_2:DIVIDE_BYPASS</th><th>[0, 0, 225]</th></tr>
<tr><th>BUFIO2_3:DIVIDE_BYPASS</th><th>[0, 0, 273]</th></tr>
<tr><th>BUFIO2_4:DIVIDE_BYPASS</th><th>[0, 0, 129]</th></tr>
<tr><th>BUFIO2_5:DIVIDE_BYPASS</th><th>[0, 0, 177]</th></tr>
<tr><th>BUFIO2_6:DIVIDE_BYPASS</th><th>[0, 0, 33]</th></tr>
<tr><th>BUFIO2_7:DIVIDE_BYPASS</th><th>[0, 0, 81]</th></tr>
<tr><th>BUFPLL0:ENABLE_SYNC</th><th>[0, 0, 140]</th></tr>
<tr><th>BUFPLL1:ENABLE_SYNC</th><th>[0, 0, 185]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_0:CKPIN"></div>
<div id="bits-xc6s-REG_L-BUFIO2_1:CKPIN"></div>
<div id="bits-xc6s-REG_L-BUFIO2_2:CKPIN"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:CKPIN"></div>
<div id="bits-xc6s-REG_L-BUFIO2_4:CKPIN"></div>
<div id="bits-xc6s-REG_L-BUFIO2_5:CKPIN"></div>
<div id="bits-xc6s-REG_L-BUFIO2_6:CKPIN"></div>
<div id="bits-xc6s-REG_L-BUFIO2_7:CKPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:CKPIN</th><th>[0, 0, 323]</th><th>[0, 0, 325]</th></tr>
<tr><th>BUFIO2_1:CKPIN</th><th>[0, 0, 371]</th><th>[0, 0, 373]</th></tr>
<tr><th>BUFIO2_2:CKPIN</th><th>[0, 0, 227]</th><th>[0, 0, 229]</th></tr>
<tr><th>BUFIO2_3:CKPIN</th><th>[0, 0, 275]</th><th>[0, 0, 277]</th></tr>
<tr><th>BUFIO2_4:CKPIN</th><th>[0, 0, 131]</th><th>[0, 0, 133]</th></tr>
<tr><th>BUFIO2_5:CKPIN</th><th>[0, 0, 179]</th><th>[0, 0, 181]</th></tr>
<tr><th>BUFIO2_6:CKPIN</th><th>[0, 0, 35]</th><th>[0, 0, 37]</th></tr>
<tr><th>BUFIO2_7:CKPIN</th><th>[0, 0, 83]</th><th>[0, 0, 85]</th></tr>
<tr><td>VCC</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN</td><td>0</td><td>1</td></tr>
<tr><td>DIVCLK</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFPLL0:DIVIDE"></div>
<div id="bits-xc6s-REG_L-BUFPLL1:DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:DIVIDE</th><th>[0, 0, 190]</th><th>[0, 0, 189]</th><th>[0, 0, 187]</th><th>[0, 0, 138]</th><th>[0, 0, 137]</th><th>[0, 0, 136]</th></tr>
<tr><th>BUFPLL1:DIVIDE</th><th>[0, 0, 233]</th><th>[0, 0, 232]</th><th>[0, 0, 191]</th><th>[0, 0, 183]</th><th>[0, 0, 143]</th><th>[0, 0, 142]</th></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFPLL0:DATA_RATE"></div>
<div id="bits-xc6s-REG_L-BUFPLL1:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:DATA_RATE</th><th>[0, 0, 141]</th></tr>
<tr><th>BUFPLL1:DATA_RATE</th><th>[0, 0, 186]</th></tr>
<tr><td>SDR</td><td>0</td></tr>
<tr><td>DDR</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFPLL_MCB:LOCK_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL_MCB:LOCK_SRC</th><th>[0, 0, 139]</th><th>[0, 0, 184]</th></tr>
<tr><td>LOCK_TO_0</td><td>0</td><td>1</td></tr>
<tr><td>LOCK_TO_1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFPLL0:ENABLE_BOTH_SYNC"></div>
<div id="bits-xc6s-REG_L-BUFPLL1:ENABLE_BOTH_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:ENABLE_BOTH_SYNC</th><th>[0, 0, 286]</th><th>[0, 0, 280]</th><th>[0, 0, 234]</th></tr>
<tr><th>BUFPLL1:ENABLE_BOTH_SYNC</th><th>[0, 0, 329]</th><th>[0, 0, 282]</th><th>[0, 0, 237]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFIO2_1:I"></div>
<div id="bits-xc6s-REG_L-BUFIO2_3:I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_1:I</th><th>[0, 0, 338]</th><th>[0, 0, 337]</th><th>[0, 0, 336]</th></tr>
<tr><th>BUFIO2_3:I</th><th>[0, 0, 242]</th><th>[0, 0, 241]</th><th>[0, 0, 240]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTPCLK</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFPLL0:ENABLE_NONE_SYNC"></div>
<div id="bits-xc6s-REG_L-BUFPLL1:ENABLE_NONE_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:ENABLE_NONE_SYNC</th><th>[0, 0, 285]</th><th>[0, 0, 279]</th></tr>
<tr><th>BUFPLL1:ENABLE_NONE_SYNC</th><th>[0, 0, 328]</th><th>[0, 0, 281]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_L-BUFPLL_COMMON:PLLIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL_COMMON:PLLIN</th><th>[0, 0, 330]</th></tr>
<tr><td>CMT</td><td>0</td></tr>
<tr><td>GCLK</td><td>1</td></tr>
</table>
</section>
<section id="bitstream-right-tile">
<h2>Bitstream — right tile<a class="headerlink" href="#bitstream-right-tile" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="2">REG_R bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="1">Column</th></tr><tr><th>0</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:I" title="BUFIO2_6:I[0]">BUFIO2_6:I[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:I" title="BUFIO2_6:I[1]">BUFIO2_6:I[1]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:I" title="BUFIO2_6:I[2]">BUFIO2_6:I[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:IB" title="BUFIO2_6:IB[0]">BUFIO2_6:IB[0]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:IB" title="BUFIO2_6:IB[1]">BUFIO2_6:IB[1]</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:IB" title="BUFIO2_6:IB[2]">BUFIO2_6:IB[2]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[0]">BUFIO2_6:FB_I[0]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[1]">BUFIO2_6:FB_I[1]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:FB_I" title="BUFIO2_6:FB_I[2]">BUFIO2_6:FB_I[2]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[0]">BUFIO2_6:POS_EDGE[0]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[1]">BUFIO2_6:POS_EDGE[1]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:POS_EDGE" title="BUFIO2_6:POS_EDGE[2]">BUFIO2_6:POS_EDGE[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:NEG_EDGE" title="BUFIO2_6:NEG_EDGE[0]">BUFIO2_6:NEG_EDGE[0]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:NEG_EDGE" title="BUFIO2_6:NEG_EDGE[1]">BUFIO2_6:NEG_EDGE[1]</a></td></tr>
<tr><td>14</td>
<td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[0]">BUFIO2_6:DIVIDE[0]</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[1]">BUFIO2_6:DIVIDE[1]</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:DIVIDE" title="BUFIO2_6:DIVIDE[2]">BUFIO2_6:DIVIDE[2]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:R_EDGE" title="BUFIO2_6:R_EDGE">BUFIO2_6:R_EDGE</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:ENABLE" title="BUFIO2_6:ENABLE">BUFIO2_6:ENABLE</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:ENABLE_2CLK" title="BUFIO2_6:ENABLE_2CLK">BUFIO2_6:ENABLE_2CLK</a></td></tr>
<tr><td>21</td>
<td>-</td></tr>
<tr><td>22</td>
<td>-</td></tr>
<tr><td>23</td>
<td>-</td></tr>
<tr><td>24</td>
<td>-</td></tr>
<tr><td>25</td>
<td>-</td></tr>
<tr><td>26</td>
<td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[0]">~BUFIO2_6:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[1]">~BUFIO2_6:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[2]">~BUFIO2_6:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>30</td>
<td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:FB_ENABLE" title="BUFIO2_6:FB_ENABLE">BUFIO2_6:FB_ENABLE</a></td></tr>
<tr><td>32</td>
<td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:DIVIDE_BYPASS" title="~BUFIO2_6:DIVIDE_BYPASS">~BUFIO2_6:DIVIDE_BYPASS</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:FB_DIVIDE_BYPASS" title="~BUFIO2_6:FB_DIVIDE_BYPASS[3]">~BUFIO2_6:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:CKPIN" title="BUFIO2_6:CKPIN[1]">BUFIO2_6:CKPIN[1]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:IOCLK_ENABLE" title="BUFIO2_6:IOCLK_ENABLE">BUFIO2_6:IOCLK_ENABLE</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:CKPIN" title="BUFIO2_6:CKPIN[0]">BUFIO2_6:CKPIN[0]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_6:CMT_ENABLE" title="BUFIO2_6:CMT_ENABLE">BUFIO2_6:CMT_ENABLE</a></td></tr>
<tr><td>39</td>
<td>-</td></tr>
<tr><td>40</td>
<td>-</td></tr>
<tr><td>41</td>
<td>-</td></tr>
<tr><td>42</td>
<td>-</td></tr>
<tr><td>43</td>
<td>-</td></tr>
<tr><td>44</td>
<td>-</td></tr>
<tr><td>45</td>
<td>-</td></tr>
<tr><td>46</td>
<td>-</td></tr>
<tr><td>47</td>
<td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:I" title="BUFIO2_7:I[0]">BUFIO2_7:I[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:I" title="BUFIO2_7:I[1]">BUFIO2_7:I[1]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:I" title="BUFIO2_7:I[2]">BUFIO2_7:I[2]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:IB" title="BUFIO2_7:IB[0]">BUFIO2_7:IB[0]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:IB" title="BUFIO2_7:IB[1]">BUFIO2_7:IB[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:IB" title="BUFIO2_7:IB[2]">BUFIO2_7:IB[2]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[0]">BUFIO2_7:FB_I[0]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[1]">BUFIO2_7:FB_I[1]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:FB_I" title="BUFIO2_7:FB_I[2]">BUFIO2_7:FB_I[2]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[0]">BUFIO2_7:POS_EDGE[0]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[1]">BUFIO2_7:POS_EDGE[1]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:POS_EDGE" title="BUFIO2_7:POS_EDGE[2]">BUFIO2_7:POS_EDGE[2]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:NEG_EDGE" title="BUFIO2_7:NEG_EDGE[0]">BUFIO2_7:NEG_EDGE[0]</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:NEG_EDGE" title="BUFIO2_7:NEG_EDGE[1]">BUFIO2_7:NEG_EDGE[1]</a></td></tr>
<tr><td>62</td>
<td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[0]">BUFIO2_7:DIVIDE[0]</a></td></tr>
<tr><td>64</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[1]">BUFIO2_7:DIVIDE[1]</a></td></tr>
<tr><td>65</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:DIVIDE" title="BUFIO2_7:DIVIDE[2]">BUFIO2_7:DIVIDE[2]</a></td></tr>
<tr><td>66</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:R_EDGE" title="BUFIO2_7:R_EDGE">BUFIO2_7:R_EDGE</a></td></tr>
<tr><td>67</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:ENABLE" title="BUFIO2_7:ENABLE">BUFIO2_7:ENABLE</a></td></tr>
<tr><td>68</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:ENABLE_2CLK" title="BUFIO2_7:ENABLE_2CLK">BUFIO2_7:ENABLE_2CLK</a></td></tr>
<tr><td>69</td>
<td>-</td></tr>
<tr><td>70</td>
<td>-</td></tr>
<tr><td>71</td>
<td>-</td></tr>
<tr><td>72</td>
<td>-</td></tr>
<tr><td>73</td>
<td>-</td></tr>
<tr><td>74</td>
<td>-</td></tr>
<tr><td>75</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[0]">~BUFIO2_7:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>76</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[1]">~BUFIO2_7:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>77</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[2]">~BUFIO2_7:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>78</td>
<td>-</td></tr>
<tr><td>79</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:FB_ENABLE" title="BUFIO2_7:FB_ENABLE">BUFIO2_7:FB_ENABLE</a></td></tr>
<tr><td>80</td>
<td>-</td></tr>
<tr><td>81</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:DIVIDE_BYPASS" title="~BUFIO2_7:DIVIDE_BYPASS">~BUFIO2_7:DIVIDE_BYPASS</a></td></tr>
<tr><td>82</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:FB_DIVIDE_BYPASS" title="~BUFIO2_7:FB_DIVIDE_BYPASS[3]">~BUFIO2_7:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>83</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:CKPIN" title="BUFIO2_7:CKPIN[1]">BUFIO2_7:CKPIN[1]</a></td></tr>
<tr><td>84</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:IOCLK_ENABLE" title="BUFIO2_7:IOCLK_ENABLE">BUFIO2_7:IOCLK_ENABLE</a></td></tr>
<tr><td>85</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:CKPIN" title="BUFIO2_7:CKPIN[0]">BUFIO2_7:CKPIN[0]</a></td></tr>
<tr><td>86</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_7:CMT_ENABLE" title="BUFIO2_7:CMT_ENABLE">BUFIO2_7:CMT_ENABLE</a></td></tr>
<tr><td>87</td>
<td>-</td></tr>
<tr><td>88</td>
<td>-</td></tr>
<tr><td>89</td>
<td>-</td></tr>
<tr><td>90</td>
<td>-</td></tr>
<tr><td>91</td>
<td>-</td></tr>
<tr><td>92</td>
<td>-</td></tr>
<tr><td>93</td>
<td>-</td></tr>
<tr><td>94</td>
<td>-</td></tr>
<tr><td>95</td>
<td>-</td></tr>
<tr><td>96</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:I" title="BUFIO2_4:I[0]">BUFIO2_4:I[0]</a></td></tr>
<tr><td>97</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:I" title="BUFIO2_4:I[1]">BUFIO2_4:I[1]</a></td></tr>
<tr><td>98</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:I" title="BUFIO2_4:I[2]">BUFIO2_4:I[2]</a></td></tr>
<tr><td>99</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:IB" title="BUFIO2_4:IB[0]">BUFIO2_4:IB[0]</a></td></tr>
<tr><td>100</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:IB" title="BUFIO2_4:IB[1]">BUFIO2_4:IB[1]</a></td></tr>
<tr><td>101</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:IB" title="BUFIO2_4:IB[2]">BUFIO2_4:IB[2]</a></td></tr>
<tr><td>102</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[0]">BUFIO2_4:FB_I[0]</a></td></tr>
<tr><td>103</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[1]">BUFIO2_4:FB_I[1]</a></td></tr>
<tr><td>104</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:FB_I" title="BUFIO2_4:FB_I[2]">BUFIO2_4:FB_I[2]</a></td></tr>
<tr><td>105</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[0]">BUFIO2_4:POS_EDGE[0]</a></td></tr>
<tr><td>106</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[1]">BUFIO2_4:POS_EDGE[1]</a></td></tr>
<tr><td>107</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:POS_EDGE" title="BUFIO2_4:POS_EDGE[2]">BUFIO2_4:POS_EDGE[2]</a></td></tr>
<tr><td>108</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:NEG_EDGE" title="BUFIO2_4:NEG_EDGE[0]">BUFIO2_4:NEG_EDGE[0]</a></td></tr>
<tr><td>109</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:NEG_EDGE" title="BUFIO2_4:NEG_EDGE[1]">BUFIO2_4:NEG_EDGE[1]</a></td></tr>
<tr><td>110</td>
<td>-</td></tr>
<tr><td>111</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[0]">BUFIO2_4:DIVIDE[0]</a></td></tr>
<tr><td>112</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[1]">BUFIO2_4:DIVIDE[1]</a></td></tr>
<tr><td>113</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:DIVIDE" title="BUFIO2_4:DIVIDE[2]">BUFIO2_4:DIVIDE[2]</a></td></tr>
<tr><td>114</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:R_EDGE" title="BUFIO2_4:R_EDGE">BUFIO2_4:R_EDGE</a></td></tr>
<tr><td>115</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:ENABLE" title="BUFIO2_4:ENABLE">BUFIO2_4:ENABLE</a></td></tr>
<tr><td>116</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:ENABLE_2CLK" title="BUFIO2_4:ENABLE_2CLK">BUFIO2_4:ENABLE_2CLK</a></td></tr>
<tr><td>117</td>
<td>-</td></tr>
<tr><td>118</td>
<td>-</td></tr>
<tr><td>119</td>
<td>-</td></tr>
<tr><td>120</td>
<td>-</td></tr>
<tr><td>121</td>
<td>-</td></tr>
<tr><td>122</td>
<td>-</td></tr>
<tr><td>123</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[0]">~BUFIO2_4:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>124</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[1]">~BUFIO2_4:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>125</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[2]">~BUFIO2_4:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>126</td>
<td>-</td></tr>
<tr><td>127</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:FB_ENABLE" title="BUFIO2_4:FB_ENABLE">BUFIO2_4:FB_ENABLE</a></td></tr>
<tr><td>128</td>
<td>-</td></tr>
<tr><td>129</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:DIVIDE_BYPASS" title="~BUFIO2_4:DIVIDE_BYPASS">~BUFIO2_4:DIVIDE_BYPASS</a></td></tr>
<tr><td>130</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:FB_DIVIDE_BYPASS" title="~BUFIO2_4:FB_DIVIDE_BYPASS[3]">~BUFIO2_4:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>131</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:CKPIN" title="BUFIO2_4:CKPIN[1]">BUFIO2_4:CKPIN[1]</a></td></tr>
<tr><td>132</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:IOCLK_ENABLE" title="BUFIO2_4:IOCLK_ENABLE">BUFIO2_4:IOCLK_ENABLE</a></td></tr>
<tr><td>133</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:CKPIN" title="BUFIO2_4:CKPIN[0]">BUFIO2_4:CKPIN[0]</a></td></tr>
<tr><td>134</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_4:CMT_ENABLE" title="BUFIO2_4:CMT_ENABLE">BUFIO2_4:CMT_ENABLE</a></td></tr>
<tr><td>135</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL_COMMON:ENABLE" title="BUFPLL_COMMON:ENABLE">BUFPLL_COMMON:ENABLE</a></td></tr>
<tr><td>136</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[0]">BUFPLL0:DIVIDE[0]</a></td></tr>
<tr><td>137</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[1]">BUFPLL0:DIVIDE[1]</a></td></tr>
<tr><td>138</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[2]">BUFPLL0:DIVIDE[2]</a></td></tr>
<tr><td>139</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL_MCB:LOCK_SRC" title="BUFPLL_MCB:LOCK_SRC[1]">BUFPLL_MCB:LOCK_SRC[1]</a></td></tr>
<tr><td>140</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:ENABLE_SYNC" title="~BUFPLL0:ENABLE_SYNC">~BUFPLL0:ENABLE_SYNC</a></td></tr>
<tr><td>141</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:DATA_RATE" title="BUFPLL0:DATA_RATE">BUFPLL0:DATA_RATE</a></td></tr>
<tr><td>142</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[0]">BUFPLL1:DIVIDE[0]</a></td></tr>
<tr><td>143</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[1]">BUFPLL1:DIVIDE[1]</a></td></tr>
<tr><td>144</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:I" title="BUFIO2_5:I[0]">BUFIO2_5:I[0]</a></td></tr>
<tr><td>145</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:I" title="BUFIO2_5:I[1]">BUFIO2_5:I[1]</a></td></tr>
<tr><td>146</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:I" title="BUFIO2_5:I[2]">BUFIO2_5:I[2]</a></td></tr>
<tr><td>147</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:IB" title="BUFIO2_5:IB[0]">BUFIO2_5:IB[0]</a></td></tr>
<tr><td>148</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:IB" title="BUFIO2_5:IB[1]">BUFIO2_5:IB[1]</a></td></tr>
<tr><td>149</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:IB" title="BUFIO2_5:IB[2]">BUFIO2_5:IB[2]</a></td></tr>
<tr><td>150</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[0]">BUFIO2_5:FB_I[0]</a></td></tr>
<tr><td>151</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[1]">BUFIO2_5:FB_I[1]</a></td></tr>
<tr><td>152</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:FB_I" title="BUFIO2_5:FB_I[2]">BUFIO2_5:FB_I[2]</a></td></tr>
<tr><td>153</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[0]">BUFIO2_5:POS_EDGE[0]</a></td></tr>
<tr><td>154</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[1]">BUFIO2_5:POS_EDGE[1]</a></td></tr>
<tr><td>155</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:POS_EDGE" title="BUFIO2_5:POS_EDGE[2]">BUFIO2_5:POS_EDGE[2]</a></td></tr>
<tr><td>156</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:NEG_EDGE" title="BUFIO2_5:NEG_EDGE[0]">BUFIO2_5:NEG_EDGE[0]</a></td></tr>
<tr><td>157</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:NEG_EDGE" title="BUFIO2_5:NEG_EDGE[1]">BUFIO2_5:NEG_EDGE[1]</a></td></tr>
<tr><td>158</td>
<td>-</td></tr>
<tr><td>159</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[0]">BUFIO2_5:DIVIDE[0]</a></td></tr>
<tr><td>160</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[1]">BUFIO2_5:DIVIDE[1]</a></td></tr>
<tr><td>161</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:DIVIDE" title="BUFIO2_5:DIVIDE[2]">BUFIO2_5:DIVIDE[2]</a></td></tr>
<tr><td>162</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:R_EDGE" title="BUFIO2_5:R_EDGE">BUFIO2_5:R_EDGE</a></td></tr>
<tr><td>163</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:ENABLE" title="BUFIO2_5:ENABLE">BUFIO2_5:ENABLE</a></td></tr>
<tr><td>164</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:ENABLE_2CLK" title="BUFIO2_5:ENABLE_2CLK">BUFIO2_5:ENABLE_2CLK</a></td></tr>
<tr><td>165</td>
<td>-</td></tr>
<tr><td>166</td>
<td>-</td></tr>
<tr><td>167</td>
<td>-</td></tr>
<tr><td>168</td>
<td>-</td></tr>
<tr><td>169</td>
<td>-</td></tr>
<tr><td>170</td>
<td>-</td></tr>
<tr><td>171</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[0]">~BUFIO2_5:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>172</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[1]">~BUFIO2_5:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>173</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[2]">~BUFIO2_5:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>174</td>
<td>-</td></tr>
<tr><td>175</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:FB_ENABLE" title="BUFIO2_5:FB_ENABLE">BUFIO2_5:FB_ENABLE</a></td></tr>
<tr><td>176</td>
<td>-</td></tr>
<tr><td>177</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:DIVIDE_BYPASS" title="~BUFIO2_5:DIVIDE_BYPASS">~BUFIO2_5:DIVIDE_BYPASS</a></td></tr>
<tr><td>178</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:FB_DIVIDE_BYPASS" title="~BUFIO2_5:FB_DIVIDE_BYPASS[3]">~BUFIO2_5:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>179</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:CKPIN" title="BUFIO2_5:CKPIN[1]">BUFIO2_5:CKPIN[1]</a></td></tr>
<tr><td>180</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:IOCLK_ENABLE" title="BUFIO2_5:IOCLK_ENABLE">BUFIO2_5:IOCLK_ENABLE</a></td></tr>
<tr><td>181</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:CKPIN" title="BUFIO2_5:CKPIN[0]">BUFIO2_5:CKPIN[0]</a></td></tr>
<tr><td>182</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_5:CMT_ENABLE" title="BUFIO2_5:CMT_ENABLE">BUFIO2_5:CMT_ENABLE</a></td></tr>
<tr><td>183</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[2]">BUFPLL1:DIVIDE[2]</a></td></tr>
<tr><td>184</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL_MCB:LOCK_SRC" title="BUFPLL_MCB:LOCK_SRC[0]">BUFPLL_MCB:LOCK_SRC[0]</a></td></tr>
<tr><td>185</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:ENABLE_SYNC" title="~BUFPLL1:ENABLE_SYNC">~BUFPLL1:ENABLE_SYNC</a></td></tr>
<tr><td>186</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:DATA_RATE" title="BUFPLL1:DATA_RATE">BUFPLL1:DATA_RATE</a></td></tr>
<tr><td>187</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[3]">BUFPLL0:DIVIDE[3]</a></td></tr>
<tr><td>188</td>
<td>-</td></tr>
<tr><td>189</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[4]">BUFPLL0:DIVIDE[4]</a></td></tr>
<tr><td>190</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:DIVIDE" title="BUFPLL0:DIVIDE[5]">BUFPLL0:DIVIDE[5]</a></td></tr>
<tr><td>191</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[3]">BUFPLL1:DIVIDE[3]</a></td></tr>
<tr><td>192</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:I" title="BUFIO2_2:I[0]">BUFIO2_2:I[0]</a></td></tr>
<tr><td>193</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:I" title="BUFIO2_2:I[1]">BUFIO2_2:I[1]</a></td></tr>
<tr><td>194</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:I" title="BUFIO2_2:I[2]">BUFIO2_2:I[2]</a></td></tr>
<tr><td>195</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:IB" title="BUFIO2_2:IB[0]">BUFIO2_2:IB[0]</a></td></tr>
<tr><td>196</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:IB" title="BUFIO2_2:IB[1]">BUFIO2_2:IB[1]</a></td></tr>
<tr><td>197</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:IB" title="BUFIO2_2:IB[2]">BUFIO2_2:IB[2]</a></td></tr>
<tr><td>198</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[0]">BUFIO2_2:FB_I[0]</a></td></tr>
<tr><td>199</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[1]">BUFIO2_2:FB_I[1]</a></td></tr>
<tr><td>200</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:FB_I" title="BUFIO2_2:FB_I[2]">BUFIO2_2:FB_I[2]</a></td></tr>
<tr><td>201</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[0]">BUFIO2_2:POS_EDGE[0]</a></td></tr>
<tr><td>202</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[1]">BUFIO2_2:POS_EDGE[1]</a></td></tr>
<tr><td>203</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:POS_EDGE" title="BUFIO2_2:POS_EDGE[2]">BUFIO2_2:POS_EDGE[2]</a></td></tr>
<tr><td>204</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:NEG_EDGE" title="BUFIO2_2:NEG_EDGE[0]">BUFIO2_2:NEG_EDGE[0]</a></td></tr>
<tr><td>205</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:NEG_EDGE" title="BUFIO2_2:NEG_EDGE[1]">BUFIO2_2:NEG_EDGE[1]</a></td></tr>
<tr><td>206</td>
<td>-</td></tr>
<tr><td>207</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[0]">BUFIO2_2:DIVIDE[0]</a></td></tr>
<tr><td>208</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[1]">BUFIO2_2:DIVIDE[1]</a></td></tr>
<tr><td>209</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:DIVIDE" title="BUFIO2_2:DIVIDE[2]">BUFIO2_2:DIVIDE[2]</a></td></tr>
<tr><td>210</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:R_EDGE" title="BUFIO2_2:R_EDGE">BUFIO2_2:R_EDGE</a></td></tr>
<tr><td>211</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:ENABLE" title="BUFIO2_2:ENABLE">BUFIO2_2:ENABLE</a></td></tr>
<tr><td>212</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:ENABLE_2CLK" title="BUFIO2_2:ENABLE_2CLK">BUFIO2_2:ENABLE_2CLK</a></td></tr>
<tr><td>213</td>
<td>-</td></tr>
<tr><td>214</td>
<td>-</td></tr>
<tr><td>215</td>
<td>-</td></tr>
<tr><td>216</td>
<td>-</td></tr>
<tr><td>217</td>
<td>-</td></tr>
<tr><td>218</td>
<td>-</td></tr>
<tr><td>219</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[0]">~BUFIO2_2:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>220</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[1]">~BUFIO2_2:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>221</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[2]">~BUFIO2_2:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>222</td>
<td>-</td></tr>
<tr><td>223</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:FB_ENABLE" title="BUFIO2_2:FB_ENABLE">BUFIO2_2:FB_ENABLE</a></td></tr>
<tr><td>224</td>
<td>-</td></tr>
<tr><td>225</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:DIVIDE_BYPASS" title="~BUFIO2_2:DIVIDE_BYPASS">~BUFIO2_2:DIVIDE_BYPASS</a></td></tr>
<tr><td>226</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:FB_DIVIDE_BYPASS" title="~BUFIO2_2:FB_DIVIDE_BYPASS[3]">~BUFIO2_2:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>227</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:CKPIN" title="BUFIO2_2:CKPIN[1]">BUFIO2_2:CKPIN[1]</a></td></tr>
<tr><td>228</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:IOCLK_ENABLE" title="BUFIO2_2:IOCLK_ENABLE">BUFIO2_2:IOCLK_ENABLE</a></td></tr>
<tr><td>229</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:CKPIN" title="BUFIO2_2:CKPIN[0]">BUFIO2_2:CKPIN[0]</a></td></tr>
<tr><td>230</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_2:CMT_ENABLE" title="BUFIO2_2:CMT_ENABLE">BUFIO2_2:CMT_ENABLE</a></td></tr>
<tr><td>231</td>
<td>-</td></tr>
<tr><td>232</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[4]">BUFPLL1:DIVIDE[4]</a></td></tr>
<tr><td>233</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:DIVIDE" title="BUFPLL1:DIVIDE[5]">BUFPLL1:DIVIDE[5]</a></td></tr>
<tr><td>234</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[0]">BUFPLL0:ENABLE_BOTH_SYNC[0]</a></td></tr>
<tr><td>235</td>
<td>-</td></tr>
<tr><td>236</td>
<td>-</td></tr>
<tr><td>237</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[0]">BUFPLL1:ENABLE_BOTH_SYNC[0]</a></td></tr>
<tr><td>238</td>
<td>-</td></tr>
<tr><td>239</td>
<td>-</td></tr>
<tr><td>240</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:I" title="BUFIO2_3:I[0]">BUFIO2_3:I[0]</a></td></tr>
<tr><td>241</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:I" title="BUFIO2_3:I[1]">BUFIO2_3:I[1]</a></td></tr>
<tr><td>242</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:I" title="BUFIO2_3:I[2]">BUFIO2_3:I[2]</a></td></tr>
<tr><td>243</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:IB" title="BUFIO2_3:IB[0]">BUFIO2_3:IB[0]</a></td></tr>
<tr><td>244</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:IB" title="BUFIO2_3:IB[1]">BUFIO2_3:IB[1]</a></td></tr>
<tr><td>245</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:IB" title="BUFIO2_3:IB[2]">BUFIO2_3:IB[2]</a></td></tr>
<tr><td>246</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[0]">BUFIO2_3:FB_I[0]</a></td></tr>
<tr><td>247</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[1]">BUFIO2_3:FB_I[1]</a></td></tr>
<tr><td>248</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:FB_I" title="BUFIO2_3:FB_I[2]">BUFIO2_3:FB_I[2]</a></td></tr>
<tr><td>249</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[0]">BUFIO2_3:POS_EDGE[0]</a></td></tr>
<tr><td>250</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[1]">BUFIO2_3:POS_EDGE[1]</a></td></tr>
<tr><td>251</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:POS_EDGE" title="BUFIO2_3:POS_EDGE[2]">BUFIO2_3:POS_EDGE[2]</a></td></tr>
<tr><td>252</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:NEG_EDGE" title="BUFIO2_3:NEG_EDGE[0]">BUFIO2_3:NEG_EDGE[0]</a></td></tr>
<tr><td>253</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:NEG_EDGE" title="BUFIO2_3:NEG_EDGE[1]">BUFIO2_3:NEG_EDGE[1]</a></td></tr>
<tr><td>254</td>
<td>-</td></tr>
<tr><td>255</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[0]">BUFIO2_3:DIVIDE[0]</a></td></tr>
<tr><td>256</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[1]">BUFIO2_3:DIVIDE[1]</a></td></tr>
<tr><td>257</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:DIVIDE" title="BUFIO2_3:DIVIDE[2]">BUFIO2_3:DIVIDE[2]</a></td></tr>
<tr><td>258</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:R_EDGE" title="BUFIO2_3:R_EDGE">BUFIO2_3:R_EDGE</a></td></tr>
<tr><td>259</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:ENABLE" title="BUFIO2_3:ENABLE">BUFIO2_3:ENABLE</a></td></tr>
<tr><td>260</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:ENABLE_2CLK" title="BUFIO2_3:ENABLE_2CLK">BUFIO2_3:ENABLE_2CLK</a></td></tr>
<tr><td>261</td>
<td>-</td></tr>
<tr><td>262</td>
<td>-</td></tr>
<tr><td>263</td>
<td>-</td></tr>
<tr><td>264</td>
<td>-</td></tr>
<tr><td>265</td>
<td>-</td></tr>
<tr><td>266</td>
<td>-</td></tr>
<tr><td>267</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[0]">~BUFIO2_3:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>268</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[1]">~BUFIO2_3:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>269</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[2]">~BUFIO2_3:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>270</td>
<td>-</td></tr>
<tr><td>271</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:FB_ENABLE" title="BUFIO2_3:FB_ENABLE">BUFIO2_3:FB_ENABLE</a></td></tr>
<tr><td>272</td>
<td>-</td></tr>
<tr><td>273</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:DIVIDE_BYPASS" title="~BUFIO2_3:DIVIDE_BYPASS">~BUFIO2_3:DIVIDE_BYPASS</a></td></tr>
<tr><td>274</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:FB_DIVIDE_BYPASS" title="~BUFIO2_3:FB_DIVIDE_BYPASS[3]">~BUFIO2_3:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>275</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:CKPIN" title="BUFIO2_3:CKPIN[1]">BUFIO2_3:CKPIN[1]</a></td></tr>
<tr><td>276</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:IOCLK_ENABLE" title="BUFIO2_3:IOCLK_ENABLE">BUFIO2_3:IOCLK_ENABLE</a></td></tr>
<tr><td>277</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:CKPIN" title="BUFIO2_3:CKPIN[0]">BUFIO2_3:CKPIN[0]</a></td></tr>
<tr><td>278</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_3:CMT_ENABLE" title="BUFIO2_3:CMT_ENABLE">BUFIO2_3:CMT_ENABLE</a></td></tr>
<tr><td>279</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:ENABLE_NONE_SYNC" title="BUFPLL0:ENABLE_NONE_SYNC[0]">BUFPLL0:ENABLE_NONE_SYNC[0]</a></td></tr>
<tr><td>280</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[1]">BUFPLL0:ENABLE_BOTH_SYNC[1]</a></td></tr>
<tr><td>281</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:ENABLE_NONE_SYNC" title="BUFPLL1:ENABLE_NONE_SYNC[0]">BUFPLL1:ENABLE_NONE_SYNC[0]</a></td></tr>
<tr><td>282</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[1]">BUFPLL1:ENABLE_BOTH_SYNC[1]</a></td></tr>
<tr><td>283</td>
<td>-</td></tr>
<tr><td>284</td>
<td>-</td></tr>
<tr><td>285</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:ENABLE_NONE_SYNC" title="BUFPLL0:ENABLE_NONE_SYNC[1]">BUFPLL0:ENABLE_NONE_SYNC[1]</a></td></tr>
<tr><td>286</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL0:ENABLE_BOTH_SYNC" title="BUFPLL0:ENABLE_BOTH_SYNC[2]">BUFPLL0:ENABLE_BOTH_SYNC[2]</a></td></tr>
<tr><td>287</td>
<td>-</td></tr>
<tr><td>288</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:I" title="BUFIO2_0:I[0]">BUFIO2_0:I[0]</a></td></tr>
<tr><td>289</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:I" title="BUFIO2_0:I[1]">BUFIO2_0:I[1]</a></td></tr>
<tr><td>290</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:I" title="BUFIO2_0:I[2]">BUFIO2_0:I[2]</a></td></tr>
<tr><td>291</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:IB" title="BUFIO2_0:IB[0]">BUFIO2_0:IB[0]</a></td></tr>
<tr><td>292</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:IB" title="BUFIO2_0:IB[1]">BUFIO2_0:IB[1]</a></td></tr>
<tr><td>293</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:IB" title="BUFIO2_0:IB[2]">BUFIO2_0:IB[2]</a></td></tr>
<tr><td>294</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[0]">BUFIO2_0:FB_I[0]</a></td></tr>
<tr><td>295</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[1]">BUFIO2_0:FB_I[1]</a></td></tr>
<tr><td>296</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:FB_I" title="BUFIO2_0:FB_I[2]">BUFIO2_0:FB_I[2]</a></td></tr>
<tr><td>297</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[0]">BUFIO2_0:POS_EDGE[0]</a></td></tr>
<tr><td>298</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[1]">BUFIO2_0:POS_EDGE[1]</a></td></tr>
<tr><td>299</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:POS_EDGE" title="BUFIO2_0:POS_EDGE[2]">BUFIO2_0:POS_EDGE[2]</a></td></tr>
<tr><td>300</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:NEG_EDGE" title="BUFIO2_0:NEG_EDGE[0]">BUFIO2_0:NEG_EDGE[0]</a></td></tr>
<tr><td>301</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:NEG_EDGE" title="BUFIO2_0:NEG_EDGE[1]">BUFIO2_0:NEG_EDGE[1]</a></td></tr>
<tr><td>302</td>
<td>-</td></tr>
<tr><td>303</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[0]">BUFIO2_0:DIVIDE[0]</a></td></tr>
<tr><td>304</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[1]">BUFIO2_0:DIVIDE[1]</a></td></tr>
<tr><td>305</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:DIVIDE" title="BUFIO2_0:DIVIDE[2]">BUFIO2_0:DIVIDE[2]</a></td></tr>
<tr><td>306</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:R_EDGE" title="BUFIO2_0:R_EDGE">BUFIO2_0:R_EDGE</a></td></tr>
<tr><td>307</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:ENABLE" title="BUFIO2_0:ENABLE">BUFIO2_0:ENABLE</a></td></tr>
<tr><td>308</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:ENABLE_2CLK" title="BUFIO2_0:ENABLE_2CLK">BUFIO2_0:ENABLE_2CLK</a></td></tr>
<tr><td>309</td>
<td>-</td></tr>
<tr><td>310</td>
<td>-</td></tr>
<tr><td>311</td>
<td>-</td></tr>
<tr><td>312</td>
<td>-</td></tr>
<tr><td>313</td>
<td>-</td></tr>
<tr><td>314</td>
<td>-</td></tr>
<tr><td>315</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[0]">~BUFIO2_0:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>316</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[1]">~BUFIO2_0:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>317</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[2]">~BUFIO2_0:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>318</td>
<td>-</td></tr>
<tr><td>319</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:FB_ENABLE" title="BUFIO2_0:FB_ENABLE">BUFIO2_0:FB_ENABLE</a></td></tr>
<tr><td>320</td>
<td>-</td></tr>
<tr><td>321</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:DIVIDE_BYPASS" title="~BUFIO2_0:DIVIDE_BYPASS">~BUFIO2_0:DIVIDE_BYPASS</a></td></tr>
<tr><td>322</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:FB_DIVIDE_BYPASS" title="~BUFIO2_0:FB_DIVIDE_BYPASS[3]">~BUFIO2_0:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>323</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:CKPIN" title="BUFIO2_0:CKPIN[1]">BUFIO2_0:CKPIN[1]</a></td></tr>
<tr><td>324</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:IOCLK_ENABLE" title="BUFIO2_0:IOCLK_ENABLE">BUFIO2_0:IOCLK_ENABLE</a></td></tr>
<tr><td>325</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:CKPIN" title="BUFIO2_0:CKPIN[0]">BUFIO2_0:CKPIN[0]</a></td></tr>
<tr><td>326</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_0:CMT_ENABLE" title="BUFIO2_0:CMT_ENABLE">BUFIO2_0:CMT_ENABLE</a></td></tr>
<tr><td>327</td>
<td>-</td></tr>
<tr><td>328</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:ENABLE_NONE_SYNC" title="BUFPLL1:ENABLE_NONE_SYNC[1]">BUFPLL1:ENABLE_NONE_SYNC[1]</a></td></tr>
<tr><td>329</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL1:ENABLE_BOTH_SYNC" title="BUFPLL1:ENABLE_BOTH_SYNC[2]">BUFPLL1:ENABLE_BOTH_SYNC[2]</a></td></tr>
<tr><td>330</td>
<td><a href="#bits-xc6s-REG_R-BUFPLL_COMMON:PLLIN" title="BUFPLL_COMMON:PLLIN">BUFPLL_COMMON:PLLIN</a></td></tr>
<tr><td>331</td>
<td>-</td></tr>
<tr><td>332</td>
<td>-</td></tr>
<tr><td>333</td>
<td>-</td></tr>
<tr><td>334</td>
<td>-</td></tr>
<tr><td>335</td>
<td>-</td></tr>
<tr><td>336</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:I" title="BUFIO2_1:I[0]">BUFIO2_1:I[0]</a></td></tr>
<tr><td>337</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:I" title="BUFIO2_1:I[1]">BUFIO2_1:I[1]</a></td></tr>
<tr><td>338</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:I" title="BUFIO2_1:I[2]">BUFIO2_1:I[2]</a></td></tr>
<tr><td>339</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:IB" title="BUFIO2_1:IB[0]">BUFIO2_1:IB[0]</a></td></tr>
<tr><td>340</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:IB" title="BUFIO2_1:IB[1]">BUFIO2_1:IB[1]</a></td></tr>
<tr><td>341</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:IB" title="BUFIO2_1:IB[2]">BUFIO2_1:IB[2]</a></td></tr>
<tr><td>342</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[0]">BUFIO2_1:FB_I[0]</a></td></tr>
<tr><td>343</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[1]">BUFIO2_1:FB_I[1]</a></td></tr>
<tr><td>344</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:FB_I" title="BUFIO2_1:FB_I[2]">BUFIO2_1:FB_I[2]</a></td></tr>
<tr><td>345</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[0]">BUFIO2_1:POS_EDGE[0]</a></td></tr>
<tr><td>346</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[1]">BUFIO2_1:POS_EDGE[1]</a></td></tr>
<tr><td>347</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:POS_EDGE" title="BUFIO2_1:POS_EDGE[2]">BUFIO2_1:POS_EDGE[2]</a></td></tr>
<tr><td>348</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:NEG_EDGE" title="BUFIO2_1:NEG_EDGE[0]">BUFIO2_1:NEG_EDGE[0]</a></td></tr>
<tr><td>349</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:NEG_EDGE" title="BUFIO2_1:NEG_EDGE[1]">BUFIO2_1:NEG_EDGE[1]</a></td></tr>
<tr><td>350</td>
<td>-</td></tr>
<tr><td>351</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[0]">BUFIO2_1:DIVIDE[0]</a></td></tr>
<tr><td>352</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[1]">BUFIO2_1:DIVIDE[1]</a></td></tr>
<tr><td>353</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:DIVIDE" title="BUFIO2_1:DIVIDE[2]">BUFIO2_1:DIVIDE[2]</a></td></tr>
<tr><td>354</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:R_EDGE" title="BUFIO2_1:R_EDGE">BUFIO2_1:R_EDGE</a></td></tr>
<tr><td>355</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:ENABLE" title="BUFIO2_1:ENABLE">BUFIO2_1:ENABLE</a></td></tr>
<tr><td>356</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:ENABLE_2CLK" title="BUFIO2_1:ENABLE_2CLK">BUFIO2_1:ENABLE_2CLK</a></td></tr>
<tr><td>357</td>
<td>-</td></tr>
<tr><td>358</td>
<td>-</td></tr>
<tr><td>359</td>
<td>-</td></tr>
<tr><td>360</td>
<td>-</td></tr>
<tr><td>361</td>
<td>-</td></tr>
<tr><td>362</td>
<td>-</td></tr>
<tr><td>363</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[0]">~BUFIO2_1:FB_DIVIDE_BYPASS[0]</a></td></tr>
<tr><td>364</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[1]">~BUFIO2_1:FB_DIVIDE_BYPASS[1]</a></td></tr>
<tr><td>365</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[2]">~BUFIO2_1:FB_DIVIDE_BYPASS[2]</a></td></tr>
<tr><td>366</td>
<td>-</td></tr>
<tr><td>367</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:FB_ENABLE" title="BUFIO2_1:FB_ENABLE">BUFIO2_1:FB_ENABLE</a></td></tr>
<tr><td>368</td>
<td>-</td></tr>
<tr><td>369</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:DIVIDE_BYPASS" title="~BUFIO2_1:DIVIDE_BYPASS">~BUFIO2_1:DIVIDE_BYPASS</a></td></tr>
<tr><td>370</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:FB_DIVIDE_BYPASS" title="~BUFIO2_1:FB_DIVIDE_BYPASS[3]">~BUFIO2_1:FB_DIVIDE_BYPASS[3]</a></td></tr>
<tr><td>371</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:CKPIN" title="BUFIO2_1:CKPIN[1]">BUFIO2_1:CKPIN[1]</a></td></tr>
<tr><td>372</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:IOCLK_ENABLE" title="BUFIO2_1:IOCLK_ENABLE">BUFIO2_1:IOCLK_ENABLE</a></td></tr>
<tr><td>373</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:CKPIN" title="BUFIO2_1:CKPIN[0]">BUFIO2_1:CKPIN[0]</a></td></tr>
<tr><td>374</td>
<td><a href="#bits-xc6s-REG_R-BUFIO2_1:CMT_ENABLE" title="BUFIO2_1:CMT_ENABLE">BUFIO2_1:CMT_ENABLE</a></td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:I</th><th>[0, 0, 290]</th><th>[0, 0, 289]</th><th>[0, 0, 288]</th></tr>
<tr><th>BUFIO2_2:I</th><th>[0, 0, 194]</th><th>[0, 0, 193]</th><th>[0, 0, 192]</th></tr>
<tr><th>BUFIO2_4:I</th><th>[0, 0, 98]</th><th>[0, 0, 97]</th><th>[0, 0, 96]</th></tr>
<tr><th>BUFIO2_5:I</th><th>[0, 0, 146]</th><th>[0, 0, 145]</th><th>[0, 0, 144]</th></tr>
<tr><th>BUFIO2_6:I</th><th>[0, 0, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><th>BUFIO2_7:I</th><th>[0, 0, 50]</th><th>[0, 0, 49]</th><th>[0, 0, 48]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GTPCLK</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:IB"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:IB"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:IB"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:IB"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:IB"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:IB"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:IB"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:IB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:IB</th><th>[0, 0, 293]</th><th>[0, 0, 292]</th><th>[0, 0, 291]</th></tr>
<tr><th>BUFIO2_1:IB</th><th>[0, 0, 341]</th><th>[0, 0, 340]</th><th>[0, 0, 339]</th></tr>
<tr><th>BUFIO2_2:IB</th><th>[0, 0, 197]</th><th>[0, 0, 196]</th><th>[0, 0, 195]</th></tr>
<tr><th>BUFIO2_3:IB</th><th>[0, 0, 245]</th><th>[0, 0, 244]</th><th>[0, 0, 243]</th></tr>
<tr><th>BUFIO2_4:IB</th><th>[0, 0, 101]</th><th>[0, 0, 100]</th><th>[0, 0, 99]</th></tr>
<tr><th>BUFIO2_5:IB</th><th>[0, 0, 149]</th><th>[0, 0, 148]</th><th>[0, 0, 147]</th></tr>
<tr><th>BUFIO2_6:IB</th><th>[0, 0, 5]</th><th>[0, 0, 4]</th><th>[0, 0, 3]</th></tr>
<tr><th>BUFIO2_7:IB</th><th>[0, 0, 53]</th><th>[0, 0, 52]</th><th>[0, 0, 51]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:FB_I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:FB_I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:FB_I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:FB_I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:FB_I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:FB_I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:FB_I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:FB_I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:FB_I</th><th>[0, 0, 296]</th><th>[0, 0, 295]</th><th>[0, 0, 294]</th></tr>
<tr><th>BUFIO2_1:FB_I</th><th>[0, 0, 344]</th><th>[0, 0, 343]</th><th>[0, 0, 342]</th></tr>
<tr><th>BUFIO2_2:FB_I</th><th>[0, 0, 200]</th><th>[0, 0, 199]</th><th>[0, 0, 198]</th></tr>
<tr><th>BUFIO2_3:FB_I</th><th>[0, 0, 248]</th><th>[0, 0, 247]</th><th>[0, 0, 246]</th></tr>
<tr><th>BUFIO2_4:FB_I</th><th>[0, 0, 104]</th><th>[0, 0, 103]</th><th>[0, 0, 102]</th></tr>
<tr><th>BUFIO2_5:FB_I</th><th>[0, 0, 152]</th><th>[0, 0, 151]</th><th>[0, 0, 150]</th></tr>
<tr><th>BUFIO2_6:FB_I</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th><th>[0, 0, 6]</th></tr>
<tr><th>BUFIO2_7:FB_I</th><th>[0, 0, 56]</th><th>[0, 0, 55]</th><th>[0, 0, 54]</th></tr>
<tr><td>CLKPIN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DFB</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CFB_INVERT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GTPFB</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:POS_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:POS_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:POS_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:POS_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:POS_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:POS_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:POS_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:POS_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:POS_EDGE</th><th>[0, 0, 299]</th><th>[0, 0, 298]</th><th>[0, 0, 297]</th></tr>
<tr><th>BUFIO2_1:POS_EDGE</th><th>[0, 0, 347]</th><th>[0, 0, 346]</th><th>[0, 0, 345]</th></tr>
<tr><th>BUFIO2_2:POS_EDGE</th><th>[0, 0, 203]</th><th>[0, 0, 202]</th><th>[0, 0, 201]</th></tr>
<tr><th>BUFIO2_3:POS_EDGE</th><th>[0, 0, 251]</th><th>[0, 0, 250]</th><th>[0, 0, 249]</th></tr>
<tr><th>BUFIO2_4:POS_EDGE</th><th>[0, 0, 107]</th><th>[0, 0, 106]</th><th>[0, 0, 105]</th></tr>
<tr><th>BUFIO2_5:POS_EDGE</th><th>[0, 0, 155]</th><th>[0, 0, 154]</th><th>[0, 0, 153]</th></tr>
<tr><th>BUFIO2_6:POS_EDGE</th><th>[0, 0, 11]</th><th>[0, 0, 10]</th><th>[0, 0, 9]</th></tr>
<tr><th>BUFIO2_7:POS_EDGE</th><th>[0, 0, 59]</th><th>[0, 0, 58]</th><th>[0, 0, 57]</th></tr>
<tr><td>DIVIDE_1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_3</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>POS_EDGE_5</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>POS_EDGE_2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>POS_EDGE_4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIVIDE_5</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>POS_EDGE_6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>POS_EDGE_7</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_8</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>POS_EDGE_8</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:NEG_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:NEG_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:NEG_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:NEG_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:NEG_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:NEG_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:NEG_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:NEG_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:NEG_EDGE</th><th>[0, 0, 301]</th><th>[0, 0, 300]</th></tr>
<tr><th>BUFIO2_1:NEG_EDGE</th><th>[0, 0, 349]</th><th>[0, 0, 348]</th></tr>
<tr><th>BUFIO2_2:NEG_EDGE</th><th>[0, 0, 205]</th><th>[0, 0, 204]</th></tr>
<tr><th>BUFIO2_3:NEG_EDGE</th><th>[0, 0, 253]</th><th>[0, 0, 252]</th></tr>
<tr><th>BUFIO2_4:NEG_EDGE</th><th>[0, 0, 109]</th><th>[0, 0, 108]</th></tr>
<tr><th>BUFIO2_5:NEG_EDGE</th><th>[0, 0, 157]</th><th>[0, 0, 156]</th></tr>
<tr><th>BUFIO2_6:NEG_EDGE</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th></tr>
<tr><th>BUFIO2_7:NEG_EDGE</th><th>[0, 0, 61]</th><th>[0, 0, 60]</th></tr>
<tr><td>DIVIDE_1</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_3</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_4</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_1</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_4</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_5</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_6</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_7</td><td>0</td><td>0</td></tr>
<tr><td>NEG_EDGE_8</td><td>0</td><td>0</td></tr>
<tr><td>DIVIDE_2</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_5</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_6</td><td>0</td><td>1</td></tr>
<tr><td>NEG_EDGE_2</td><td>0</td><td>1</td></tr>
<tr><td>DIVIDE_7</td><td>1</td><td>0</td></tr>
<tr><td>DIVIDE_8</td><td>1</td><td>0</td></tr>
<tr><td>NEG_EDGE_3</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:DIVIDE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:DIVIDE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:DIVIDE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:DIVIDE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:DIVIDE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:DIVIDE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:DIVIDE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:DIVIDE</th><th>[0, 0, 305]</th><th>[0, 0, 304]</th><th>[0, 0, 303]</th></tr>
<tr><th>BUFIO2_1:DIVIDE</th><th>[0, 0, 353]</th><th>[0, 0, 352]</th><th>[0, 0, 351]</th></tr>
<tr><th>BUFIO2_2:DIVIDE</th><th>[0, 0, 209]</th><th>[0, 0, 208]</th><th>[0, 0, 207]</th></tr>
<tr><th>BUFIO2_3:DIVIDE</th><th>[0, 0, 257]</th><th>[0, 0, 256]</th><th>[0, 0, 255]</th></tr>
<tr><th>BUFIO2_4:DIVIDE</th><th>[0, 0, 113]</th><th>[0, 0, 112]</th><th>[0, 0, 111]</th></tr>
<tr><th>BUFIO2_5:DIVIDE</th><th>[0, 0, 161]</th><th>[0, 0, 160]</th><th>[0, 0, 159]</th></tr>
<tr><th>BUFIO2_6:DIVIDE</th><th>[0, 0, 17]</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th></tr>
<tr><th>BUFIO2_7:DIVIDE</th><th>[0, 0, 65]</th><th>[0, 0, 64]</th><th>[0, 0, 63]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_0:ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_0:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_R-BUFIO2_0:FB_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_0:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_0:R_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:FB_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:R_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:FB_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:R_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:FB_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:R_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:FB_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:R_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:FB_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:R_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:FB_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:R_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:CMT_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:ENABLE_2CLK"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:FB_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:IOCLK_ENABLE"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:R_EDGE"></div>
<div id="bits-xc6s-REG_R-BUFPLL_COMMON:ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:CMT_ENABLE</th><th>[0, 0, 326]</th></tr>
<tr><th>BUFIO2_0:ENABLE</th><th>[0, 0, 307]</th></tr>
<tr><th>BUFIO2_0:ENABLE_2CLK</th><th>[0, 0, 308]</th></tr>
<tr><th>BUFIO2_0:FB_ENABLE</th><th>[0, 0, 319]</th></tr>
<tr><th>BUFIO2_0:IOCLK_ENABLE</th><th>[0, 0, 324]</th></tr>
<tr><th>BUFIO2_0:R_EDGE</th><th>[0, 0, 306]</th></tr>
<tr><th>BUFIO2_1:CMT_ENABLE</th><th>[0, 0, 374]</th></tr>
<tr><th>BUFIO2_1:ENABLE</th><th>[0, 0, 355]</th></tr>
<tr><th>BUFIO2_1:ENABLE_2CLK</th><th>[0, 0, 356]</th></tr>
<tr><th>BUFIO2_1:FB_ENABLE</th><th>[0, 0, 367]</th></tr>
<tr><th>BUFIO2_1:IOCLK_ENABLE</th><th>[0, 0, 372]</th></tr>
<tr><th>BUFIO2_1:R_EDGE</th><th>[0, 0, 354]</th></tr>
<tr><th>BUFIO2_2:CMT_ENABLE</th><th>[0, 0, 230]</th></tr>
<tr><th>BUFIO2_2:ENABLE</th><th>[0, 0, 211]</th></tr>
<tr><th>BUFIO2_2:ENABLE_2CLK</th><th>[0, 0, 212]</th></tr>
<tr><th>BUFIO2_2:FB_ENABLE</th><th>[0, 0, 223]</th></tr>
<tr><th>BUFIO2_2:IOCLK_ENABLE</th><th>[0, 0, 228]</th></tr>
<tr><th>BUFIO2_2:R_EDGE</th><th>[0, 0, 210]</th></tr>
<tr><th>BUFIO2_3:CMT_ENABLE</th><th>[0, 0, 278]</th></tr>
<tr><th>BUFIO2_3:ENABLE</th><th>[0, 0, 259]</th></tr>
<tr><th>BUFIO2_3:ENABLE_2CLK</th><th>[0, 0, 260]</th></tr>
<tr><th>BUFIO2_3:FB_ENABLE</th><th>[0, 0, 271]</th></tr>
<tr><th>BUFIO2_3:IOCLK_ENABLE</th><th>[0, 0, 276]</th></tr>
<tr><th>BUFIO2_3:R_EDGE</th><th>[0, 0, 258]</th></tr>
<tr><th>BUFIO2_4:CMT_ENABLE</th><th>[0, 0, 134]</th></tr>
<tr><th>BUFIO2_4:ENABLE</th><th>[0, 0, 115]</th></tr>
<tr><th>BUFIO2_4:ENABLE_2CLK</th><th>[0, 0, 116]</th></tr>
<tr><th>BUFIO2_4:FB_ENABLE</th><th>[0, 0, 127]</th></tr>
<tr><th>BUFIO2_4:IOCLK_ENABLE</th><th>[0, 0, 132]</th></tr>
<tr><th>BUFIO2_4:R_EDGE</th><th>[0, 0, 114]</th></tr>
<tr><th>BUFIO2_5:CMT_ENABLE</th><th>[0, 0, 182]</th></tr>
<tr><th>BUFIO2_5:ENABLE</th><th>[0, 0, 163]</th></tr>
<tr><th>BUFIO2_5:ENABLE_2CLK</th><th>[0, 0, 164]</th></tr>
<tr><th>BUFIO2_5:FB_ENABLE</th><th>[0, 0, 175]</th></tr>
<tr><th>BUFIO2_5:IOCLK_ENABLE</th><th>[0, 0, 180]</th></tr>
<tr><th>BUFIO2_5:R_EDGE</th><th>[0, 0, 162]</th></tr>
<tr><th>BUFIO2_6:CMT_ENABLE</th><th>[0, 0, 38]</th></tr>
<tr><th>BUFIO2_6:ENABLE</th><th>[0, 0, 19]</th></tr>
<tr><th>BUFIO2_6:ENABLE_2CLK</th><th>[0, 0, 20]</th></tr>
<tr><th>BUFIO2_6:FB_ENABLE</th><th>[0, 0, 31]</th></tr>
<tr><th>BUFIO2_6:IOCLK_ENABLE</th><th>[0, 0, 36]</th></tr>
<tr><th>BUFIO2_6:R_EDGE</th><th>[0, 0, 18]</th></tr>
<tr><th>BUFIO2_7:CMT_ENABLE</th><th>[0, 0, 86]</th></tr>
<tr><th>BUFIO2_7:ENABLE</th><th>[0, 0, 67]</th></tr>
<tr><th>BUFIO2_7:ENABLE_2CLK</th><th>[0, 0, 68]</th></tr>
<tr><th>BUFIO2_7:FB_ENABLE</th><th>[0, 0, 79]</th></tr>
<tr><th>BUFIO2_7:IOCLK_ENABLE</th><th>[0, 0, 84]</th></tr>
<tr><th>BUFIO2_7:R_EDGE</th><th>[0, 0, 66]</th></tr>
<tr><th>BUFPLL_COMMON:ENABLE</th><th>[0, 0, 135]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:FB_DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:FB_DIVIDE_BYPASS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:FB_DIVIDE_BYPASS</th><th>[0, 0, 322]</th><th>[0, 0, 317]</th><th>[0, 0, 316]</th><th>[0, 0, 315]</th></tr>
<tr><th>BUFIO2_1:FB_DIVIDE_BYPASS</th><th>[0, 0, 370]</th><th>[0, 0, 365]</th><th>[0, 0, 364]</th><th>[0, 0, 363]</th></tr>
<tr><th>BUFIO2_2:FB_DIVIDE_BYPASS</th><th>[0, 0, 226]</th><th>[0, 0, 221]</th><th>[0, 0, 220]</th><th>[0, 0, 219]</th></tr>
<tr><th>BUFIO2_3:FB_DIVIDE_BYPASS</th><th>[0, 0, 274]</th><th>[0, 0, 269]</th><th>[0, 0, 268]</th><th>[0, 0, 267]</th></tr>
<tr><th>BUFIO2_4:FB_DIVIDE_BYPASS</th><th>[0, 0, 130]</th><th>[0, 0, 125]</th><th>[0, 0, 124]</th><th>[0, 0, 123]</th></tr>
<tr><th>BUFIO2_5:FB_DIVIDE_BYPASS</th><th>[0, 0, 178]</th><th>[0, 0, 173]</th><th>[0, 0, 172]</th><th>[0, 0, 171]</th></tr>
<tr><th>BUFIO2_6:FB_DIVIDE_BYPASS</th><th>[0, 0, 34]</th><th>[0, 0, 29]</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th></tr>
<tr><th>BUFIO2_7:FB_DIVIDE_BYPASS</th><th>[0, 0, 82]</th><th>[0, 0, 77]</th><th>[0, 0, 76]</th><th>[0, 0, 75]</th></tr>
<tr><td>Inverted</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:DIVIDE_BYPASS"></div>
<div id="bits-xc6s-REG_R-BUFPLL0:ENABLE_SYNC"></div>
<div id="bits-xc6s-REG_R-BUFPLL1:ENABLE_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:DIVIDE_BYPASS</th><th>[0, 0, 321]</th></tr>
<tr><th>BUFIO2_1:DIVIDE_BYPASS</th><th>[0, 0, 369]</th></tr>
<tr><th>BUFIO2_2:DIVIDE_BYPASS</th><th>[0, 0, 225]</th></tr>
<tr><th>BUFIO2_3:DIVIDE_BYPASS</th><th>[0, 0, 273]</th></tr>
<tr><th>BUFIO2_4:DIVIDE_BYPASS</th><th>[0, 0, 129]</th></tr>
<tr><th>BUFIO2_5:DIVIDE_BYPASS</th><th>[0, 0, 177]</th></tr>
<tr><th>BUFIO2_6:DIVIDE_BYPASS</th><th>[0, 0, 33]</th></tr>
<tr><th>BUFIO2_7:DIVIDE_BYPASS</th><th>[0, 0, 81]</th></tr>
<tr><th>BUFPLL0:ENABLE_SYNC</th><th>[0, 0, 140]</th></tr>
<tr><th>BUFPLL1:ENABLE_SYNC</th><th>[0, 0, 185]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_0:CKPIN"></div>
<div id="bits-xc6s-REG_R-BUFIO2_1:CKPIN"></div>
<div id="bits-xc6s-REG_R-BUFIO2_2:CKPIN"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:CKPIN"></div>
<div id="bits-xc6s-REG_R-BUFIO2_4:CKPIN"></div>
<div id="bits-xc6s-REG_R-BUFIO2_5:CKPIN"></div>
<div id="bits-xc6s-REG_R-BUFIO2_6:CKPIN"></div>
<div id="bits-xc6s-REG_R-BUFIO2_7:CKPIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_0:CKPIN</th><th>[0, 0, 323]</th><th>[0, 0, 325]</th></tr>
<tr><th>BUFIO2_1:CKPIN</th><th>[0, 0, 371]</th><th>[0, 0, 373]</th></tr>
<tr><th>BUFIO2_2:CKPIN</th><th>[0, 0, 227]</th><th>[0, 0, 229]</th></tr>
<tr><th>BUFIO2_3:CKPIN</th><th>[0, 0, 275]</th><th>[0, 0, 277]</th></tr>
<tr><th>BUFIO2_4:CKPIN</th><th>[0, 0, 131]</th><th>[0, 0, 133]</th></tr>
<tr><th>BUFIO2_5:CKPIN</th><th>[0, 0, 179]</th><th>[0, 0, 181]</th></tr>
<tr><th>BUFIO2_6:CKPIN</th><th>[0, 0, 35]</th><th>[0, 0, 37]</th></tr>
<tr><th>BUFIO2_7:CKPIN</th><th>[0, 0, 83]</th><th>[0, 0, 85]</th></tr>
<tr><td>VCC</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN</td><td>0</td><td>1</td></tr>
<tr><td>DIVCLK</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFPLL0:DIVIDE"></div>
<div id="bits-xc6s-REG_R-BUFPLL1:DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:DIVIDE</th><th>[0, 0, 190]</th><th>[0, 0, 189]</th><th>[0, 0, 187]</th><th>[0, 0, 138]</th><th>[0, 0, 137]</th><th>[0, 0, 136]</th></tr>
<tr><th>BUFPLL1:DIVIDE</th><th>[0, 0, 233]</th><th>[0, 0, 232]</th><th>[0, 0, 191]</th><th>[0, 0, 183]</th><th>[0, 0, 143]</th><th>[0, 0, 142]</th></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFPLL0:DATA_RATE"></div>
<div id="bits-xc6s-REG_R-BUFPLL1:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:DATA_RATE</th><th>[0, 0, 141]</th></tr>
<tr><th>BUFPLL1:DATA_RATE</th><th>[0, 0, 186]</th></tr>
<tr><td>SDR</td><td>0</td></tr>
<tr><td>DDR</td><td>1</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFPLL_MCB:LOCK_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL_MCB:LOCK_SRC</th><th>[0, 0, 139]</th><th>[0, 0, 184]</th></tr>
<tr><td>LOCK_TO_0</td><td>0</td><td>1</td></tr>
<tr><td>LOCK_TO_1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFPLL0:ENABLE_BOTH_SYNC"></div>
<div id="bits-xc6s-REG_R-BUFPLL1:ENABLE_BOTH_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:ENABLE_BOTH_SYNC</th><th>[0, 0, 286]</th><th>[0, 0, 280]</th><th>[0, 0, 234]</th></tr>
<tr><th>BUFPLL1:ENABLE_BOTH_SYNC</th><th>[0, 0, 329]</th><th>[0, 0, 282]</th><th>[0, 0, 237]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFIO2_1:I"></div>
<div id="bits-xc6s-REG_R-BUFIO2_3:I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO2_1:I</th><th>[0, 0, 338]</th><th>[0, 0, 337]</th><th>[0, 0, 336]</th></tr>
<tr><th>BUFIO2_3:I</th><th>[0, 0, 242]</th><th>[0, 0, 241]</th><th>[0, 0, 240]</th></tr>
<tr><td>CLKPIN0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTPCLK</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DQS0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKPIN4</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKPIN5</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DQS2</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFPLL0:ENABLE_NONE_SYNC"></div>
<div id="bits-xc6s-REG_R-BUFPLL1:ENABLE_NONE_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL0:ENABLE_NONE_SYNC</th><th>[0, 0, 285]</th><th>[0, 0, 279]</th></tr>
<tr><th>BUFPLL1:ENABLE_NONE_SYNC</th><th>[0, 0, 328]</th><th>[0, 0, 281]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-REG_R-BUFPLL_COMMON:PLLIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFPLL_COMMON:PLLIN</th><th>[0, 0, 330]</th></tr>
<tr><td>CMT</td><td>0</td></tr>
<tr><td>GCLK</td><td>1</td></tr>
</table>
</section>
<section id="bitstream-hclk">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK</span></code><a class="headerlink" href="#bitstream-hclk" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="17">HCLK bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="16">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc6s-HCLK-HCLK:GCLK0_O_U" title="HCLK:GCLK0_O_U">HCLK:GCLK0_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK1_O_U" title="HCLK:GCLK1_O_U">HCLK:GCLK1_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK2_O_U" title="HCLK:GCLK2_O_U">HCLK:GCLK2_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK3_O_U" title="HCLK:GCLK3_O_U">HCLK:GCLK3_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK4_O_U" title="HCLK:GCLK4_O_U">HCLK:GCLK4_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK5_O_U" title="HCLK:GCLK5_O_U">HCLK:GCLK5_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK6_O_U" title="HCLK:GCLK6_O_U">HCLK:GCLK6_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK7_O_U" title="HCLK:GCLK7_O_U">HCLK:GCLK7_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK8_O_U" title="HCLK:GCLK8_O_U">HCLK:GCLK8_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK9_O_U" title="HCLK:GCLK9_O_U">HCLK:GCLK9_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK10_O_U" title="HCLK:GCLK10_O_U">HCLK:GCLK10_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK11_O_U" title="HCLK:GCLK11_O_U">HCLK:GCLK11_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK12_O_U" title="HCLK:GCLK12_O_U">HCLK:GCLK12_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK13_O_U" title="HCLK:GCLK13_O_U">HCLK:GCLK13_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK14_O_U" title="HCLK:GCLK14_O_U">HCLK:GCLK14_O_U</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK15_O_U" title="HCLK:GCLK15_O_U">HCLK:GCLK15_O_U</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc6s-HCLK-HCLK:GCLK0_O_D" title="HCLK:GCLK0_O_D">HCLK:GCLK0_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK1_O_D" title="HCLK:GCLK1_O_D">HCLK:GCLK1_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK2_O_D" title="HCLK:GCLK2_O_D">HCLK:GCLK2_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK3_O_D" title="HCLK:GCLK3_O_D">HCLK:GCLK3_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK4_O_D" title="HCLK:GCLK4_O_D">HCLK:GCLK4_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK5_O_D" title="HCLK:GCLK5_O_D">HCLK:GCLK5_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK6_O_D" title="HCLK:GCLK6_O_D">HCLK:GCLK6_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK7_O_D" title="HCLK:GCLK7_O_D">HCLK:GCLK7_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK8_O_D" title="HCLK:GCLK8_O_D">HCLK:GCLK8_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK9_O_D" title="HCLK:GCLK9_O_D">HCLK:GCLK9_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK10_O_D" title="HCLK:GCLK10_O_D">HCLK:GCLK10_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK11_O_D" title="HCLK:GCLK11_O_D">HCLK:GCLK11_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK12_O_D" title="HCLK:GCLK12_O_D">HCLK:GCLK12_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK13_O_D" title="HCLK:GCLK13_O_D">HCLK:GCLK13_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK14_O_D" title="HCLK:GCLK14_O_D">HCLK:GCLK14_O_D</a></td><td><a href="#bits-xc6s-HCLK-HCLK:GCLK15_O_D" title="HCLK:GCLK15_O_D">HCLK:GCLK15_O_D</a></td></tr>
</table>
<div id="bits-xc6s-HCLK-HCLK:GCLK0_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK0_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK10_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK10_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK11_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK11_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK12_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK12_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK13_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK13_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK14_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK14_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK15_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK15_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK1_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK1_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK2_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK2_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK3_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK3_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK4_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK4_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK5_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK5_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK6_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK6_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK7_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK7_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK8_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK8_O_U"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK9_O_D"></div>
<div id="bits-xc6s-HCLK-HCLK:GCLK9_O_U"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK:GCLK0_O_D</th><th>[0, 0, 1]</th></tr>
<tr><th>HCLK:GCLK0_O_U</th><th>[0, 0, 0]</th></tr>
<tr><th>HCLK:GCLK10_O_D</th><th>[0, 10, 1]</th></tr>
<tr><th>HCLK:GCLK10_O_U</th><th>[0, 10, 0]</th></tr>
<tr><th>HCLK:GCLK11_O_D</th><th>[0, 11, 1]</th></tr>
<tr><th>HCLK:GCLK11_O_U</th><th>[0, 11, 0]</th></tr>
<tr><th>HCLK:GCLK12_O_D</th><th>[0, 12, 1]</th></tr>
<tr><th>HCLK:GCLK12_O_U</th><th>[0, 12, 0]</th></tr>
<tr><th>HCLK:GCLK13_O_D</th><th>[0, 13, 1]</th></tr>
<tr><th>HCLK:GCLK13_O_U</th><th>[0, 13, 0]</th></tr>
<tr><th>HCLK:GCLK14_O_D</th><th>[0, 14, 1]</th></tr>
<tr><th>HCLK:GCLK14_O_U</th><th>[0, 14, 0]</th></tr>
<tr><th>HCLK:GCLK15_O_D</th><th>[0, 15, 1]</th></tr>
<tr><th>HCLK:GCLK15_O_U</th><th>[0, 15, 0]</th></tr>
<tr><th>HCLK:GCLK1_O_D</th><th>[0, 1, 1]</th></tr>
<tr><th>HCLK:GCLK1_O_U</th><th>[0, 1, 0]</th></tr>
<tr><th>HCLK:GCLK2_O_D</th><th>[0, 2, 1]</th></tr>
<tr><th>HCLK:GCLK2_O_U</th><th>[0, 2, 0]</th></tr>
<tr><th>HCLK:GCLK3_O_D</th><th>[0, 3, 1]</th></tr>
<tr><th>HCLK:GCLK3_O_U</th><th>[0, 3, 0]</th></tr>
<tr><th>HCLK:GCLK4_O_D</th><th>[0, 4, 1]</th></tr>
<tr><th>HCLK:GCLK4_O_U</th><th>[0, 4, 0]</th></tr>
<tr><th>HCLK:GCLK5_O_D</th><th>[0, 5, 1]</th></tr>
<tr><th>HCLK:GCLK5_O_U</th><th>[0, 5, 0]</th></tr>
<tr><th>HCLK:GCLK6_O_D</th><th>[0, 6, 1]</th></tr>
<tr><th>HCLK:GCLK6_O_U</th><th>[0, 6, 0]</th></tr>
<tr><th>HCLK:GCLK7_O_D</th><th>[0, 7, 1]</th></tr>
<tr><th>HCLK:GCLK7_O_U</th><th>[0, 7, 0]</th></tr>
<tr><th>HCLK:GCLK8_O_D</th><th>[0, 8, 1]</th></tr>
<tr><th>HCLK:GCLK8_O_U</th><th>[0, 8, 0]</th></tr>
<tr><th>HCLK:GCLK9_O_D</th><th>[0, 9, 1]</th></tr>
<tr><th>HCLK:GCLK9_O_U</th><th>[0, 9, 0]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-hclk-row">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_ROW</span></code><a class="headerlink" href="#bitstream-hclk-row" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="4">HCLK_ROW bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="3">Column</th></tr><tr><th>0</th><th>1</th><th>2</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R0:I" title="BUFH_R0:I[1]">BUFH_R0:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R1:I" title="BUFH_R1:I[1]">BUFH_R1:I[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R2:I" title="BUFH_R2:I[1]">BUFH_R2:I[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R3:I" title="BUFH_R3:I[1]">BUFH_R3:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R4:I" title="BUFH_R4:I[1]">BUFH_R4:I[1]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R5:I" title="BUFH_R5:I[1]">BUFH_R5:I[1]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R6:I" title="BUFH_R6:I[1]">BUFH_R6:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R7:I" title="BUFH_R7:I[1]">BUFH_R7:I[1]</a></td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R8:I" title="BUFH_R8:I[1]">BUFH_R8:I[1]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R9:I" title="BUFH_R9:I[1]">BUFH_R9:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R10:I" title="BUFH_R10:I[1]">BUFH_R10:I[1]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R11:I" title="BUFH_R11:I[1]">BUFH_R11:I[1]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R12:I" title="BUFH_R12:I[1]">BUFH_R12:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R13:I" title="BUFH_R13:I[1]">BUFH_R13:I[1]</a></td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R14:I" title="BUFH_R14:I[1]">BUFH_R14:I[1]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R15:I" title="BUFH_R15:I[1]">BUFH_R15:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R0:I" title="BUFH_R0:I[0]">BUFH_R0:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R1:I" title="BUFH_R1:I[0]">BUFH_R1:I[0]</a></td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R2:I" title="BUFH_R2:I[0]">BUFH_R2:I[0]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R3:I" title="BUFH_R3:I[0]">BUFH_R3:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R4:I" title="BUFH_R4:I[0]">BUFH_R4:I[0]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R5:I" title="BUFH_R5:I[0]">BUFH_R5:I[0]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R6:I" title="BUFH_R6:I[0]">BUFH_R6:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R7:I" title="BUFH_R7:I[0]">BUFH_R7:I[0]</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R8:I" title="BUFH_R8:I[0]">BUFH_R8:I[0]</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R9:I" title="BUFH_R9:I[0]">BUFH_R9:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R10:I" title="BUFH_R10:I[0]">BUFH_R10:I[0]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R11:I" title="BUFH_R11:I[0]">BUFH_R11:I[0]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R12:I" title="BUFH_R12:I[0]">BUFH_R12:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R13:I" title="BUFH_R13:I[0]">BUFH_R13:I[0]</a></td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_R14:I" title="BUFH_R14:I[0]">BUFH_R14:I[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_R15:I" title="BUFH_R15:I[0]">BUFH_R15:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L0:I" title="BUFH_L0:I[1]">BUFH_L0:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L1:I" title="BUFH_L1:I[1]">BUFH_L1:I[1]</a></td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L2:I" title="BUFH_L2:I[1]">BUFH_L2:I[1]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L3:I" title="BUFH_L3:I[1]">BUFH_L3:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L4:I" title="BUFH_L4:I[1]">BUFH_L4:I[1]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L5:I" title="BUFH_L5:I[1]">BUFH_L5:I[1]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L6:I" title="BUFH_L6:I[1]">BUFH_L6:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L7:I" title="BUFH_L7:I[1]">BUFH_L7:I[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L8:I" title="BUFH_L8:I[1]">BUFH_L8:I[1]</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L9:I" title="BUFH_L9:I[1]">BUFH_L9:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L10:I" title="BUFH_L10:I[1]">BUFH_L10:I[1]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L11:I" title="BUFH_L11:I[1]">BUFH_L11:I[1]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L12:I" title="BUFH_L12:I[1]">BUFH_L12:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L13:I" title="BUFH_L13:I[1]">BUFH_L13:I[1]</a></td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L14:I" title="BUFH_L14:I[1]">BUFH_L14:I[1]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L15:I" title="BUFH_L15:I[1]">BUFH_L15:I[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L0:I" title="BUFH_L0:I[0]">BUFH_L0:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L1:I" title="BUFH_L1:I[0]">BUFH_L1:I[0]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L2:I" title="BUFH_L2:I[0]">BUFH_L2:I[0]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L3:I" title="BUFH_L3:I[0]">BUFH_L3:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L4:I" title="BUFH_L4:I[0]">BUFH_L4:I[0]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L5:I" title="BUFH_L5:I[0]">BUFH_L5:I[0]</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L6:I" title="BUFH_L6:I[0]">BUFH_L6:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L7:I" title="BUFH_L7:I[0]">BUFH_L7:I[0]</a></td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L8:I" title="BUFH_L8:I[0]">BUFH_L8:I[0]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L9:I" title="BUFH_L9:I[0]">BUFH_L9:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L10:I" title="BUFH_L10:I[0]">BUFH_L10:I[0]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L11:I" title="BUFH_L11:I[0]">BUFH_L11:I[0]</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L12:I" title="BUFH_L12:I[0]">BUFH_L12:I[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L13:I" title="BUFH_L13:I[0]">BUFH_L13:I[0]</a></td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td><a href="#bits-xc6s-HCLK_ROW-BUFH_L14:I" title="BUFH_L14:I[0]">BUFH_L14:I[0]</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc6s-HCLK_ROW-BUFH_L15:I" title="BUFH_L15:I[0]">BUFH_L15:I[0]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc6s-HCLK_ROW-BUFH_L0:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L10:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L11:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L12:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L13:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L14:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L15:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L1:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L2:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L3:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L4:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L5:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L6:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L7:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L8:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_L9:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R0:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R10:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R11:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R12:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R13:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R14:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R15:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R1:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R2:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R3:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R4:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R5:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R6:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R7:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R8:I"></div>
<div id="bits-xc6s-HCLK_ROW-BUFH_R9:I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFH_L0:I</th><th>[0, 0, 32]</th><th>[0, 0, 48]</th></tr>
<tr><th>BUFH_L10:I</th><th>[0, 1, 42]</th><th>[0, 1, 58]</th></tr>
<tr><th>BUFH_L11:I</th><th>[0, 2, 43]</th><th>[0, 2, 59]</th></tr>
<tr><th>BUFH_L12:I</th><th>[0, 0, 44]</th><th>[0, 0, 60]</th></tr>
<tr><th>BUFH_L13:I</th><th>[0, 1, 45]</th><th>[0, 1, 61]</th></tr>
<tr><th>BUFH_L14:I</th><th>[0, 2, 46]</th><th>[0, 2, 62]</th></tr>
<tr><th>BUFH_L15:I</th><th>[0, 0, 47]</th><th>[0, 0, 63]</th></tr>
<tr><th>BUFH_L1:I</th><th>[0, 1, 33]</th><th>[0, 1, 49]</th></tr>
<tr><th>BUFH_L2:I</th><th>[0, 2, 34]</th><th>[0, 2, 50]</th></tr>
<tr><th>BUFH_L3:I</th><th>[0, 0, 35]</th><th>[0, 0, 51]</th></tr>
<tr><th>BUFH_L4:I</th><th>[0, 1, 36]</th><th>[0, 1, 52]</th></tr>
<tr><th>BUFH_L5:I</th><th>[0, 2, 37]</th><th>[0, 2, 53]</th></tr>
<tr><th>BUFH_L6:I</th><th>[0, 0, 38]</th><th>[0, 0, 54]</th></tr>
<tr><th>BUFH_L7:I</th><th>[0, 1, 39]</th><th>[0, 1, 55]</th></tr>
<tr><th>BUFH_L8:I</th><th>[0, 2, 40]</th><th>[0, 2, 56]</th></tr>
<tr><th>BUFH_L9:I</th><th>[0, 0, 41]</th><th>[0, 0, 57]</th></tr>
<tr><th>BUFH_R0:I</th><th>[0, 0, 0]</th><th>[0, 0, 16]</th></tr>
<tr><th>BUFH_R10:I</th><th>[0, 1, 10]</th><th>[0, 1, 26]</th></tr>
<tr><th>BUFH_R11:I</th><th>[0, 2, 11]</th><th>[0, 2, 27]</th></tr>
<tr><th>BUFH_R12:I</th><th>[0, 0, 12]</th><th>[0, 0, 28]</th></tr>
<tr><th>BUFH_R13:I</th><th>[0, 1, 13]</th><th>[0, 1, 29]</th></tr>
<tr><th>BUFH_R14:I</th><th>[0, 2, 14]</th><th>[0, 2, 30]</th></tr>
<tr><th>BUFH_R15:I</th><th>[0, 0, 15]</th><th>[0, 0, 31]</th></tr>
<tr><th>BUFH_R1:I</th><th>[0, 1, 1]</th><th>[0, 1, 17]</th></tr>
<tr><th>BUFH_R2:I</th><th>[0, 2, 2]</th><th>[0, 2, 18]</th></tr>
<tr><th>BUFH_R3:I</th><th>[0, 0, 3]</th><th>[0, 0, 19]</th></tr>
<tr><th>BUFH_R4:I</th><th>[0, 1, 4]</th><th>[0, 1, 20]</th></tr>
<tr><th>BUFH_R5:I</th><th>[0, 2, 5]</th><th>[0, 2, 21]</th></tr>
<tr><th>BUFH_R6:I</th><th>[0, 0, 6]</th><th>[0, 0, 22]</th></tr>
<tr><th>BUFH_R7:I</th><th>[0, 1, 7]</th><th>[0, 1, 23]</th></tr>
<tr><th>BUFH_R8:I</th><th>[0, 2, 8]</th><th>[0, 2, 24]</th></tr>
<tr><th>BUFH_R9:I</th><th>[0, 0, 9]</th><th>[0, 0, 25]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>BUFG</td><td>0</td><td>1</td></tr>
<tr><td>CMT</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="bitstream-clkc">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">CLKC</span></code><a class="headerlink" href="#bitstream-clkc" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="30">CLKC bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="29">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_CLKOUT0" title="CLKC:OUTL_CLKOUT0[0]">CLKC:OUTL_CLKOUT0[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX0" title="CLKC:IMUX0[3]">CLKC:IMUX0[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX0:CLK_SEL_TYPE" title="BUFGMUX0:CLK_SEL_TYPE">BUFGMUX0:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX0:INV.S" title="~BUFGMUX0:INV.S">~BUFGMUX0:INV.S</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_CLKOUT0" title="CLKC:OUTL_CLKOUT0[1]">CLKC:OUTL_CLKOUT0[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX1" title="CLKC:IMUX1[3]">CLKC:IMUX1[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX1:CLK_SEL_TYPE" title="BUFGMUX1:CLK_SEL_TYPE">BUFGMUX1:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX1:INV.S" title="~BUFGMUX1:INV.S">~BUFGMUX1:INV.S</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_CLKOUT0" title="CLKC:OUTL_CLKOUT0[2]">CLKC:OUTL_CLKOUT0[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX2" title="CLKC:IMUX2[3]">CLKC:IMUX2[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX2:CLK_SEL_TYPE" title="BUFGMUX2:CLK_SEL_TYPE">BUFGMUX2:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX2:INV.S" title="~BUFGMUX2:INV.S">~BUFGMUX2:INV.S</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_CLKOUT1" title="CLKC:OUTL_CLKOUT1[0]">CLKC:OUTL_CLKOUT1[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX3" title="CLKC:IMUX3[3]">CLKC:IMUX3[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX3:CLK_SEL_TYPE" title="BUFGMUX3:CLK_SEL_TYPE">BUFGMUX3:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX3:INV.S" title="~BUFGMUX3:INV.S">~BUFGMUX3:INV.S</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_CLKOUT1" title="CLKC:OUTL_CLKOUT1[1]">CLKC:OUTL_CLKOUT1[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX4" title="CLKC:IMUX4[3]">CLKC:IMUX4[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX4:CLK_SEL_TYPE" title="BUFGMUX4:CLK_SEL_TYPE">BUFGMUX4:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX4:INV.S" title="~BUFGMUX4:INV.S">~BUFGMUX4:INV.S</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_CLKOUT1" title="CLKC:OUTL_CLKOUT1[2]">CLKC:OUTL_CLKOUT1[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX5" title="CLKC:IMUX5[3]">CLKC:IMUX5[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX5:CLK_SEL_TYPE" title="BUFGMUX5:CLK_SEL_TYPE">BUFGMUX5:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX5:INV.S" title="~BUFGMUX5:INV.S">~BUFGMUX5:INV.S</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX6" title="CLKC:IMUX6[3]">CLKC:IMUX6[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX6:CLK_SEL_TYPE" title="BUFGMUX6:CLK_SEL_TYPE">BUFGMUX6:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX6:INV.S" title="~BUFGMUX6:INV.S">~BUFGMUX6:INV.S</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX7" title="CLKC:IMUX7[3]">CLKC:IMUX7[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX7:CLK_SEL_TYPE" title="BUFGMUX7:CLK_SEL_TYPE">BUFGMUX7:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX7:INV.S" title="~BUFGMUX7:INV.S">~BUFGMUX7:INV.S</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_CLKOUT0" title="CLKC:OUTR_CLKOUT0[0]">CLKC:OUTR_CLKOUT0[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX8" title="CLKC:IMUX8[3]">CLKC:IMUX8[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX8:CLK_SEL_TYPE" title="BUFGMUX8:CLK_SEL_TYPE">BUFGMUX8:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX8:INV.S" title="~BUFGMUX8:INV.S">~BUFGMUX8:INV.S</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_CLKOUT0" title="CLKC:OUTR_CLKOUT0[1]">CLKC:OUTR_CLKOUT0[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX9" title="CLKC:IMUX9[3]">CLKC:IMUX9[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX9:CLK_SEL_TYPE" title="BUFGMUX9:CLK_SEL_TYPE">BUFGMUX9:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX9:INV.S" title="~BUFGMUX9:INV.S">~BUFGMUX9:INV.S</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_CLKOUT0" title="CLKC:OUTR_CLKOUT0[2]">CLKC:OUTR_CLKOUT0[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX10" title="CLKC:IMUX10[3]">CLKC:IMUX10[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX10:CLK_SEL_TYPE" title="BUFGMUX10:CLK_SEL_TYPE">BUFGMUX10:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX10:INV.S" title="~BUFGMUX10:INV.S">~BUFGMUX10:INV.S</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_CLKOUT1" title="CLKC:OUTR_CLKOUT1[0]">CLKC:OUTR_CLKOUT1[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX11" title="CLKC:IMUX11[3]">CLKC:IMUX11[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX11:CLK_SEL_TYPE" title="BUFGMUX11:CLK_SEL_TYPE">BUFGMUX11:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX11:INV.S" title="~BUFGMUX11:INV.S">~BUFGMUX11:INV.S</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_CLKOUT1" title="CLKC:OUTR_CLKOUT1[1]">CLKC:OUTR_CLKOUT1[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX12" title="CLKC:IMUX12[3]">CLKC:IMUX12[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX12:CLK_SEL_TYPE" title="BUFGMUX12:CLK_SEL_TYPE">BUFGMUX12:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX12:INV.S" title="~BUFGMUX12:INV.S">~BUFGMUX12:INV.S</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_CLKOUT1" title="CLKC:OUTR_CLKOUT1[2]">CLKC:OUTR_CLKOUT1[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX13" title="CLKC:IMUX13[3]">CLKC:IMUX13[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX13:CLK_SEL_TYPE" title="BUFGMUX13:CLK_SEL_TYPE">BUFGMUX13:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX13:INV.S" title="~BUFGMUX13:INV.S">~BUFGMUX13:INV.S</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX14" title="CLKC:IMUX14[3]">CLKC:IMUX14[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX14:CLK_SEL_TYPE" title="BUFGMUX14:CLK_SEL_TYPE">BUFGMUX14:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX14:INV.S" title="~BUFGMUX14:INV.S">~BUFGMUX14:INV.S</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX15" title="CLKC:IMUX15[3]">CLKC:IMUX15[3]</a></td><td><a href="#bits-xc6s-CLKC-BUFGMUX15:CLK_SEL_TYPE" title="BUFGMUX15:CLK_SEL_TYPE">BUFGMUX15:CLK_SEL_TYPE</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX15:INV.S" title="~BUFGMUX15:INV.S">~BUFGMUX15:INV.S</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTU_CLKOUT0" title="CLKC:OUTU_CLKOUT0[0]">CLKC:OUTU_CLKOUT0[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX0" title="CLKC:IMUX0[2]">CLKC:IMUX0[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX0:DISABLE_ATTR" title="BUFGMUX0:DISABLE_ATTR">BUFGMUX0:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTU_CLKOUT0" title="CLKC:OUTU_CLKOUT0[1]">CLKC:OUTU_CLKOUT0[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX1" title="CLKC:IMUX1[2]">CLKC:IMUX1[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX1:DISABLE_ATTR" title="BUFGMUX1:DISABLE_ATTR">BUFGMUX1:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTU_CLKOUT1" title="CLKC:OUTU_CLKOUT1[0]">CLKC:OUTU_CLKOUT1[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX2" title="CLKC:IMUX2[2]">CLKC:IMUX2[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX2:DISABLE_ATTR" title="BUFGMUX2:DISABLE_ATTR">BUFGMUX2:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTU_CLKOUT1" title="CLKC:OUTU_CLKOUT1[1]">CLKC:OUTU_CLKOUT1[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX3" title="CLKC:IMUX3[2]">CLKC:IMUX3[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX3:DISABLE_ATTR" title="BUFGMUX3:DISABLE_ATTR">BUFGMUX3:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTD_CLKOUT1" title="CLKC:OUTD_CLKOUT1[0]">CLKC:OUTD_CLKOUT1[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX4" title="CLKC:IMUX4[2]">CLKC:IMUX4[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX4:DISABLE_ATTR" title="BUFGMUX4:DISABLE_ATTR">BUFGMUX4:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTD_CLKOUT1" title="CLKC:OUTD_CLKOUT1[1]">CLKC:OUTD_CLKOUT1[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX5" title="CLKC:IMUX5[2]">CLKC:IMUX5[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX5:DISABLE_ATTR" title="BUFGMUX5:DISABLE_ATTR">BUFGMUX5:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTD_CLKOUT0" title="CLKC:OUTD_CLKOUT0[0]">CLKC:OUTD_CLKOUT0[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX6" title="CLKC:IMUX6[2]">CLKC:IMUX6[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX6:DISABLE_ATTR" title="BUFGMUX6:DISABLE_ATTR">BUFGMUX6:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTD_CLKOUT0" title="CLKC:OUTD_CLKOUT0[1]">CLKC:OUTD_CLKOUT0[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX7" title="CLKC:IMUX7[2]">CLKC:IMUX7[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX7:DISABLE_ATTR" title="BUFGMUX7:DISABLE_ATTR">BUFGMUX7:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_LOCKED1" title="CLKC:OUTL_LOCKED1[0]">CLKC:OUTL_LOCKED1[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX8" title="CLKC:IMUX8[2]">CLKC:IMUX8[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX8:DISABLE_ATTR" title="BUFGMUX8:DISABLE_ATTR">BUFGMUX8:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_LOCKED1" title="CLKC:OUTL_LOCKED1[1]">CLKC:OUTL_LOCKED1[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX9" title="CLKC:IMUX9[2]">CLKC:IMUX9[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX9:DISABLE_ATTR" title="BUFGMUX9:DISABLE_ATTR">BUFGMUX9:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_LOCKED0" title="CLKC:OUTL_LOCKED0[0]">CLKC:OUTL_LOCKED0[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX10" title="CLKC:IMUX10[2]">CLKC:IMUX10[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX10:DISABLE_ATTR" title="BUFGMUX10:DISABLE_ATTR">BUFGMUX10:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTL_LOCKED0" title="CLKC:OUTL_LOCKED0[1]">CLKC:OUTL_LOCKED0[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX11" title="CLKC:IMUX11[2]">CLKC:IMUX11[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX11:DISABLE_ATTR" title="BUFGMUX11:DISABLE_ATTR">BUFGMUX11:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_LOCKED1" title="CLKC:OUTR_LOCKED1[0]">CLKC:OUTR_LOCKED1[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX12" title="CLKC:IMUX12[2]">CLKC:IMUX12[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX12:DISABLE_ATTR" title="BUFGMUX12:DISABLE_ATTR">BUFGMUX12:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_LOCKED1" title="CLKC:OUTR_LOCKED1[1]">CLKC:OUTR_LOCKED1[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX13" title="CLKC:IMUX13[2]">CLKC:IMUX13[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX13:DISABLE_ATTR" title="BUFGMUX13:DISABLE_ATTR">BUFGMUX13:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_LOCKED0" title="CLKC:OUTR_LOCKED0[0]">CLKC:OUTR_LOCKED0[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX14" title="CLKC:IMUX14[2]">CLKC:IMUX14[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX14:DISABLE_ATTR" title="BUFGMUX14:DISABLE_ATTR">BUFGMUX14:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTR_LOCKED0" title="CLKC:OUTR_LOCKED0[1]">CLKC:OUTR_LOCKED0[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX15" title="CLKC:IMUX15[2]">CLKC:IMUX15[2]</a></td><td>-</td><td><a href="#bits-xc6s-CLKC-BUFGMUX15:DISABLE_ATTR" title="BUFGMUX15:DISABLE_ATTR">BUFGMUX15:DISABLE_ATTR</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTD_LOCKED" title="CLKC:OUTD_LOCKED">CLKC:OUTD_LOCKED</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX0" title="CLKC:IMUX0[1]">CLKC:IMUX0[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:OUTU_LOCKED" title="CLKC:OUTU_LOCKED">CLKC:OUTU_LOCKED</a></td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX1" title="CLKC:IMUX1[1]">CLKC:IMUX1[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX2" title="CLKC:IMUX2[1]">CLKC:IMUX2[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX3" title="CLKC:IMUX3[1]">CLKC:IMUX3[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX4" title="CLKC:IMUX4[1]">CLKC:IMUX4[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX5" title="CLKC:IMUX5[1]">CLKC:IMUX5[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX6" title="CLKC:IMUX6[1]">CLKC:IMUX6[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX7" title="CLKC:IMUX7[1]">CLKC:IMUX7[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX8" title="CLKC:IMUX8[1]">CLKC:IMUX8[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX9" title="CLKC:IMUX9[1]">CLKC:IMUX9[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX10" title="CLKC:IMUX10[1]">CLKC:IMUX10[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX11" title="CLKC:IMUX11[1]">CLKC:IMUX11[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX12" title="CLKC:IMUX12[1]">CLKC:IMUX12[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX13" title="CLKC:IMUX13[1]">CLKC:IMUX13[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX14" title="CLKC:IMUX14[1]">CLKC:IMUX14[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX15" title="CLKC:IMUX15[1]">CLKC:IMUX15[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX0" title="CLKC:IMUX0[0]">CLKC:IMUX0[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX1" title="CLKC:IMUX1[0]">CLKC:IMUX1[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX2" title="CLKC:IMUX2[0]">CLKC:IMUX2[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX3" title="CLKC:IMUX3[0]">CLKC:IMUX3[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX4" title="CLKC:IMUX4[0]">CLKC:IMUX4[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX5" title="CLKC:IMUX5[0]">CLKC:IMUX5[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX6" title="CLKC:IMUX6[0]">CLKC:IMUX6[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX7" title="CLKC:IMUX7[0]">CLKC:IMUX7[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX8" title="CLKC:IMUX8[0]">CLKC:IMUX8[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX9" title="CLKC:IMUX9[0]">CLKC:IMUX9[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX10" title="CLKC:IMUX10[0]">CLKC:IMUX10[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX11" title="CLKC:IMUX11[0]">CLKC:IMUX11[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX12" title="CLKC:IMUX12[0]">CLKC:IMUX12[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX13" title="CLKC:IMUX13[0]">CLKC:IMUX13[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX14" title="CLKC:IMUX14[0]">CLKC:IMUX14[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-CLKC-CLKC:IMUX15" title="CLKC:IMUX15[0]">CLKC:IMUX15[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:OUTL_CLKOUT0"></div>
<div id="bits-xc6s-CLKC-CLKC:OUTL_CLKOUT1"></div>
<div id="bits-xc6s-CLKC-CLKC:OUTR_CLKOUT0"></div>
<div id="bits-xc6s-CLKC-CLKC:OUTR_CLKOUT1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:OUTL_CLKOUT0</th><th>[0, 22, 2]</th><th>[0, 22, 1]</th><th>[0, 22, 0]</th></tr>
<tr><th>CLKC:OUTL_CLKOUT1</th><th>[0, 22, 5]</th><th>[0, 22, 4]</th><th>[0, 22, 3]</th></tr>
<tr><th>CLKC:OUTR_CLKOUT0</th><th>[0, 22, 10]</th><th>[0, 22, 9]</th><th>[0, 22, 8]</th></tr>
<tr><th>CLKC:OUTR_CLKOUT1</th><th>[0, 22, 13]</th><th>[0, 22, 12]</th><th>[0, 22, 11]</th></tr>
<tr><td>PLL0U_CLKOUT0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PLL0U_CLKOUT1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PLL1U_CLKOUT0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PLL1U_CLKOUT1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>PLL1D_CLKOUT1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>PLL1D_CLKOUT0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>PLL0D_CLKOUT1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>PLL0D_CLKOUT0</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:OUTU_CLKOUT0"></div>
<div id="bits-xc6s-CLKC-CLKC:OUTU_CLKOUT1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:OUTU_CLKOUT0</th><th>[0, 22, 17]</th><th>[0, 22, 16]</th></tr>
<tr><th>CLKC:OUTU_CLKOUT1</th><th>[0, 22, 19]</th><th>[0, 22, 18]</th></tr>
<tr><td>PLL0D_CLKOUT0</td><td>0</td><td>0</td></tr>
<tr><td>PLL0D_CLKOUT1</td><td>0</td><td>1</td></tr>
<tr><td>PLL1D_CLKOUT0</td><td>1</td><td>0</td></tr>
<tr><td>PLL1D_CLKOUT1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:OUTD_CLKOUT0"></div>
<div id="bits-xc6s-CLKC-CLKC:OUTD_CLKOUT1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:OUTD_CLKOUT0</th><th>[0, 22, 23]</th><th>[0, 22, 22]</th></tr>
<tr><th>CLKC:OUTD_CLKOUT1</th><th>[0, 22, 21]</th><th>[0, 22, 20]</th></tr>
<tr><td>PLL0U_CLKOUT1</td><td>0</td><td>0</td></tr>
<tr><td>PLL0U_CLKOUT0</td><td>0</td><td>1</td></tr>
<tr><td>PLL1U_CLKOUT1</td><td>1</td><td>0</td></tr>
<tr><td>PLL1U_CLKOUT0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:OUTL_LOCKED0"></div>
<div id="bits-xc6s-CLKC-CLKC:OUTL_LOCKED1"></div>
<div id="bits-xc6s-CLKC-CLKC:OUTR_LOCKED0"></div>
<div id="bits-xc6s-CLKC-CLKC:OUTR_LOCKED1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:OUTL_LOCKED0</th><th>[0, 22, 27]</th><th>[0, 22, 26]</th></tr>
<tr><th>CLKC:OUTL_LOCKED1</th><th>[0, 22, 25]</th><th>[0, 22, 24]</th></tr>
<tr><th>CLKC:OUTR_LOCKED0</th><th>[0, 22, 31]</th><th>[0, 22, 30]</th></tr>
<tr><th>CLKC:OUTR_LOCKED1</th><th>[0, 22, 29]</th><th>[0, 22, 28]</th></tr>
<tr><td>PLL0D_LOCKED</td><td>0</td><td>0</td></tr>
<tr><td>PLL1D_LOCKED</td><td>0</td><td>1</td></tr>
<tr><td>PLL1U_LOCKED</td><td>1</td><td>0</td></tr>
<tr><td>PLL0U_LOCKED</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:OUTD_LOCKED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:OUTD_LOCKED</th><th>[0, 22, 32]</th></tr>
<tr><td>PLL1U_LOCKED</td><td>0</td></tr>
<tr><td>PLL0U_LOCKED</td><td>1</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:OUTU_LOCKED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:OUTU_LOCKED</th><th>[0, 22, 33]</th></tr>
<tr><td>PLL1D_LOCKED</td><td>0</td></tr>
<tr><td>PLL0D_LOCKED</td><td>1</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX0</th><th>[0, 25, 0]</th><th>[0, 25, 16]</th><th>[0, 25, 32]</th><th>[0, 25, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX1</th><th>[0, 25, 1]</th><th>[0, 25, 17]</th><th>[0, 25, 33]</th><th>[0, 25, 49]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX2"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX2</th><th>[0, 25, 2]</th><th>[0, 25, 18]</th><th>[0, 25, 34]</th><th>[0, 25, 50]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D2</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX3</th><th>[0, 25, 3]</th><th>[0, 25, 19]</th><th>[0, 25, 35]</th><th>[0, 25, 51]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H3</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D3</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U3</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX4"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX4</th><th>[0, 25, 4]</th><th>[0, 25, 20]</th><th>[0, 25, 36]</th><th>[0, 25, 52]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H4</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V4</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U4</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX5"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX5</th><th>[0, 25, 5]</th><th>[0, 25, 21]</th><th>[0, 25, 37]</th><th>[0, 25, 53]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H5</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V5</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D5</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U5</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX6"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX6</th><th>[0, 25, 6]</th><th>[0, 25, 22]</th><th>[0, 25, 38]</th><th>[0, 25, 54]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H6</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D6</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U6</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX7"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX7</th><th>[0, 25, 7]</th><th>[0, 25, 23]</th><th>[0, 25, 39]</th><th>[0, 25, 55]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H7</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V7</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D7</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U7</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX8"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX8</th><th>[0, 25, 8]</th><th>[0, 25, 24]</th><th>[0, 25, 40]</th><th>[0, 25, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H8</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V8</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D8</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX9"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX9</th><th>[0, 25, 9]</th><th>[0, 25, 25]</th><th>[0, 25, 41]</th><th>[0, 25, 57]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H9</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V9</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D9</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U9</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX10"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX10</th><th>[0, 25, 10]</th><th>[0, 25, 26]</th><th>[0, 25, 42]</th><th>[0, 25, 58]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H10</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V10</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D10</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U10</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX11"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX11</th><th>[0, 25, 11]</th><th>[0, 25, 27]</th><th>[0, 25, 43]</th><th>[0, 25, 59]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H11</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V11</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D11</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U11</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX12"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX12</th><th>[0, 25, 12]</th><th>[0, 25, 28]</th><th>[0, 25, 44]</th><th>[0, 25, 60]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H12</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V12</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D12</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U12</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX13"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX13</th><th>[0, 25, 13]</th><th>[0, 25, 29]</th><th>[0, 25, 45]</th><th>[0, 25, 61]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H13</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V13</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D13</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U13</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX14"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX14</th><th>[0, 25, 14]</th><th>[0, 25, 30]</th><th>[0, 25, 46]</th><th>[0, 25, 62]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H14</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V14</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D14</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U14</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-CLKC:IMUX15"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CLKC:IMUX15</th><th>[0, 25, 15]</th><th>[0, 25, 31]</th><th>[0, 25, 47]</th><th>[0, 25, 63]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKPIN_H15</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKPIN_V15</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMT_D15</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CMT_U15</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-CLKC-BUFGMUX0:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX10:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX11:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX12:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX13:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX14:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX15:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX1:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX2:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX3:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX4:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX5:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX6:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX7:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX8:CLK_SEL_TYPE"></div>
<div id="bits-xc6s-CLKC-BUFGMUX9:CLK_SEL_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFGMUX0:CLK_SEL_TYPE</th><th>[0, 26, 0]</th></tr>
<tr><th>BUFGMUX10:CLK_SEL_TYPE</th><th>[0, 26, 10]</th></tr>
<tr><th>BUFGMUX11:CLK_SEL_TYPE</th><th>[0, 26, 11]</th></tr>
<tr><th>BUFGMUX12:CLK_SEL_TYPE</th><th>[0, 26, 12]</th></tr>
<tr><th>BUFGMUX13:CLK_SEL_TYPE</th><th>[0, 26, 13]</th></tr>
<tr><th>BUFGMUX14:CLK_SEL_TYPE</th><th>[0, 26, 14]</th></tr>
<tr><th>BUFGMUX15:CLK_SEL_TYPE</th><th>[0, 26, 15]</th></tr>
<tr><th>BUFGMUX1:CLK_SEL_TYPE</th><th>[0, 26, 1]</th></tr>
<tr><th>BUFGMUX2:CLK_SEL_TYPE</th><th>[0, 26, 2]</th></tr>
<tr><th>BUFGMUX3:CLK_SEL_TYPE</th><th>[0, 26, 3]</th></tr>
<tr><th>BUFGMUX4:CLK_SEL_TYPE</th><th>[0, 26, 4]</th></tr>
<tr><th>BUFGMUX5:CLK_SEL_TYPE</th><th>[0, 26, 5]</th></tr>
<tr><th>BUFGMUX6:CLK_SEL_TYPE</th><th>[0, 26, 6]</th></tr>
<tr><th>BUFGMUX7:CLK_SEL_TYPE</th><th>[0, 26, 7]</th></tr>
<tr><th>BUFGMUX8:CLK_SEL_TYPE</th><th>[0, 26, 8]</th></tr>
<tr><th>BUFGMUX9:CLK_SEL_TYPE</th><th>[0, 26, 9]</th></tr>
<tr><td>SYNC</td><td>0</td></tr>
<tr><td>ASYNC</td><td>1</td></tr>
</table>
<div id="bits-xc6s-CLKC-BUFGMUX0:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX10:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX11:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX12:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX13:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX14:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX15:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX1:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX2:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX3:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX4:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX5:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX6:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX7:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX8:DISABLE_ATTR"></div>
<div id="bits-xc6s-CLKC-BUFGMUX9:DISABLE_ATTR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFGMUX0:DISABLE_ATTR</th><th>[0, 27, 16]</th></tr>
<tr><th>BUFGMUX10:DISABLE_ATTR</th><th>[0, 27, 26]</th></tr>
<tr><th>BUFGMUX11:DISABLE_ATTR</th><th>[0, 27, 27]</th></tr>
<tr><th>BUFGMUX12:DISABLE_ATTR</th><th>[0, 27, 28]</th></tr>
<tr><th>BUFGMUX13:DISABLE_ATTR</th><th>[0, 27, 29]</th></tr>
<tr><th>BUFGMUX14:DISABLE_ATTR</th><th>[0, 27, 30]</th></tr>
<tr><th>BUFGMUX15:DISABLE_ATTR</th><th>[0, 27, 31]</th></tr>
<tr><th>BUFGMUX1:DISABLE_ATTR</th><th>[0, 27, 17]</th></tr>
<tr><th>BUFGMUX2:DISABLE_ATTR</th><th>[0, 27, 18]</th></tr>
<tr><th>BUFGMUX3:DISABLE_ATTR</th><th>[0, 27, 19]</th></tr>
<tr><th>BUFGMUX4:DISABLE_ATTR</th><th>[0, 27, 20]</th></tr>
<tr><th>BUFGMUX5:DISABLE_ATTR</th><th>[0, 27, 21]</th></tr>
<tr><th>BUFGMUX6:DISABLE_ATTR</th><th>[0, 27, 22]</th></tr>
<tr><th>BUFGMUX7:DISABLE_ATTR</th><th>[0, 27, 23]</th></tr>
<tr><th>BUFGMUX8:DISABLE_ATTR</th><th>[0, 27, 24]</th></tr>
<tr><th>BUFGMUX9:DISABLE_ATTR</th><th>[0, 27, 25]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-CLKC-BUFGMUX0:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX10:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX11:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX12:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX13:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX14:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX15:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX1:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX2:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX3:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX4:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX5:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX6:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX7:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX8:INV.S"></div>
<div id="bits-xc6s-CLKC-BUFGMUX9:INV.S"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFGMUX0:INV.S</th><th>[0, 28, 0]</th></tr>
<tr><th>BUFGMUX10:INV.S</th><th>[0, 28, 10]</th></tr>
<tr><th>BUFGMUX11:INV.S</th><th>[0, 28, 11]</th></tr>
<tr><th>BUFGMUX12:INV.S</th><th>[0, 28, 12]</th></tr>
<tr><th>BUFGMUX13:INV.S</th><th>[0, 28, 13]</th></tr>
<tr><th>BUFGMUX14:INV.S</th><th>[0, 28, 14]</th></tr>
<tr><th>BUFGMUX15:INV.S</th><th>[0, 28, 15]</th></tr>
<tr><th>BUFGMUX1:INV.S</th><th>[0, 28, 1]</th></tr>
<tr><th>BUFGMUX2:INV.S</th><th>[0, 28, 2]</th></tr>
<tr><th>BUFGMUX3:INV.S</th><th>[0, 28, 3]</th></tr>
<tr><th>BUFGMUX4:INV.S</th><th>[0, 28, 4]</th></tr>
<tr><th>BUFGMUX5:INV.S</th><th>[0, 28, 5]</th></tr>
<tr><th>BUFGMUX6:INV.S</th><th>[0, 28, 6]</th></tr>
<tr><th>BUFGMUX7:INV.S</th><th>[0, 28, 7]</th></tr>
<tr><th>BUFGMUX8:INV.S</th><th>[0, 28, 8]</th></tr>
<tr><th>BUFGMUX9:INV.S</th><th>[0, 28, 9]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
<section id="bitstream-dcm-bufpll">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">DCM_BUFPLL</span></code><a class="headerlink" href="#bitstream-dcm-bufpll" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">DCM_BUFPLL bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:PLL0_CLKOUT0" title="DCM_BUFPLL:PLL0_CLKOUT0">DCM_BUFPLL:PLL0_CLKOUT0</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:PLL0_CLKOUT1" title="DCM_BUFPLL:PLL0_CLKOUT1">DCM_BUFPLL:PLL0_CLKOUT1</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:PLL1_CLKOUT0" title="DCM_BUFPLL:PLL1_CLKOUT0">DCM_BUFPLL:PLL1_CLKOUT0</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:PLL1_CLKOUT1" title="DCM_BUFPLL:PLL1_CLKOUT1">DCM_BUFPLL:PLL1_CLKOUT1</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:CLKC_CLKOUT0" title="DCM_BUFPLL:CLKC_CLKOUT0">DCM_BUFPLL:CLKC_CLKOUT0</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:CLKC_CLKOUT1" title="DCM_BUFPLL:CLKC_CLKOUT1">DCM_BUFPLL:CLKC_CLKOUT1</a></td></tr>
</table>
<div id="bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:CLKC_CLKOUT0"></div>
<div id="bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:CLKC_CLKOUT1"></div>
<div id="bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:PLL0_CLKOUT0"></div>
<div id="bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:PLL0_CLKOUT1"></div>
<div id="bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:PLL1_CLKOUT0"></div>
<div id="bits-xc6s-DCM_BUFPLL-DCM_BUFPLL:PLL1_CLKOUT1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM_BUFPLL:CLKC_CLKOUT0</th><th>[0, 3, 6]</th></tr>
<tr><th>DCM_BUFPLL:CLKC_CLKOUT1</th><th>[0, 3, 7]</th></tr>
<tr><th>DCM_BUFPLL:PLL0_CLKOUT0</th><th>[0, 3, 0]</th></tr>
<tr><th>DCM_BUFPLL:PLL0_CLKOUT1</th><th>[0, 3, 1]</th></tr>
<tr><th>DCM_BUFPLL:PLL1_CLKOUT0</th><th>[0, 3, 4]</th></tr>
<tr><th>DCM_BUFPLL:PLL1_CLKOUT1</th><th>[0, 3, 5]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-pll-bufpll-out0">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">PLL_BUFPLL_OUT0</span></code><a class="headerlink" href="#bitstream-pll-bufpll-out0" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">PLL_BUFPLL_OUT0 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL0_CLKOUT0_U" title="PLL_BUFPLL:PLL0_CLKOUT0_U">PLL_BUFPLL:PLL0_CLKOUT0_U</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL0_CLKOUT0_D" title="PLL_BUFPLL:PLL0_CLKOUT0_D">PLL_BUFPLL:PLL0_CLKOUT0_D</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL0_CLKOUT1_U" title="PLL_BUFPLL:PLL0_CLKOUT1_U">PLL_BUFPLL:PLL0_CLKOUT1_U</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL0_CLKOUT1_D" title="PLL_BUFPLL:PLL0_CLKOUT1_D">PLL_BUFPLL:PLL0_CLKOUT1_D</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:CLKC_CLKOUT0" title="PLL_BUFPLL:CLKC_CLKOUT0">PLL_BUFPLL:CLKC_CLKOUT0</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:CLKC_CLKOUT1" title="PLL_BUFPLL:CLKC_CLKOUT1">PLL_BUFPLL:CLKC_CLKOUT1</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL1_CLKOUT0" title="PLL_BUFPLL:PLL1_CLKOUT0">PLL_BUFPLL:PLL1_CLKOUT0</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL1_CLKOUT1" title="PLL_BUFPLL:PLL1_CLKOUT1">PLL_BUFPLL:PLL1_CLKOUT1</a></td></tr>
</table>
<div id="bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:CLKC_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:CLKC_CLKOUT1"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL0_CLKOUT0_D"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL0_CLKOUT0_U"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL0_CLKOUT1_D"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL0_CLKOUT1_U"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL1_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT0-PLL_BUFPLL:PLL1_CLKOUT1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL_BUFPLL:CLKC_CLKOUT0</th><th>[0, 3, 4]</th></tr>
<tr><th>PLL_BUFPLL:CLKC_CLKOUT1</th><th>[0, 3, 5]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT0_D</th><th>[0, 3, 1]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT0_U</th><th>[0, 3, 0]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT1_D</th><th>[0, 3, 3]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT1_U</th><th>[0, 3, 2]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT0</th><th>[0, 3, 6]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT1</th><th>[0, 3, 7]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-pll-bufpll-out1">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">PLL_BUFPLL_OUT1</span></code><a class="headerlink" href="#bitstream-pll-bufpll-out1" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">PLL_BUFPLL_OUT1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL0_CLKOUT0" title="PLL_BUFPLL:PLL0_CLKOUT0">PLL_BUFPLL:PLL0_CLKOUT0</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL0_CLKOUT1" title="PLL_BUFPLL:PLL0_CLKOUT1">PLL_BUFPLL:PLL0_CLKOUT1</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL1_CLKOUT0_U" title="PLL_BUFPLL:PLL1_CLKOUT0_U">PLL_BUFPLL:PLL1_CLKOUT0_U</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL1_CLKOUT0_D" title="PLL_BUFPLL:PLL1_CLKOUT0_D">PLL_BUFPLL:PLL1_CLKOUT0_D</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:CLKC_CLKOUT0" title="PLL_BUFPLL:CLKC_CLKOUT0">PLL_BUFPLL:CLKC_CLKOUT0</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:CLKC_CLKOUT1" title="PLL_BUFPLL:CLKC_CLKOUT1">PLL_BUFPLL:CLKC_CLKOUT1</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL1_CLKOUT1_U" title="PLL_BUFPLL:PLL1_CLKOUT1_U">PLL_BUFPLL:PLL1_CLKOUT1_U</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL1_CLKOUT1_D" title="PLL_BUFPLL:PLL1_CLKOUT1_D">PLL_BUFPLL:PLL1_CLKOUT1_D</a></td></tr>
</table>
<div id="bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:CLKC_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:CLKC_CLKOUT1"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL0_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL0_CLKOUT1"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL1_CLKOUT0_D"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL1_CLKOUT0_U"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL1_CLKOUT1_D"></div>
<div id="bits-xc6s-PLL_BUFPLL_OUT1-PLL_BUFPLL:PLL1_CLKOUT1_U"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL_BUFPLL:CLKC_CLKOUT0</th><th>[0, 3, 4]</th></tr>
<tr><th>PLL_BUFPLL:CLKC_CLKOUT1</th><th>[0, 3, 5]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT0</th><th>[0, 3, 0]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT1</th><th>[0, 3, 1]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT0_D</th><th>[0, 3, 3]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT0_U</th><th>[0, 3, 2]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT1_D</th><th>[0, 3, 7]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT1_U</th><th>[0, 3, 6]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-pll-bufpll-b">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">PLL_BUFPLL_B</span></code><a class="headerlink" href="#bitstream-pll-bufpll-b" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">PLL_BUFPLL_B bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:PLL0_CLKOUT0" title="PLL_BUFPLL:PLL0_CLKOUT0">PLL_BUFPLL:PLL0_CLKOUT0</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:PLL0_CLKOUT1" title="PLL_BUFPLL:PLL0_CLKOUT1">PLL_BUFPLL:PLL0_CLKOUT1</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:CLKC_CLKOUT0" title="PLL_BUFPLL:CLKC_CLKOUT0">PLL_BUFPLL:CLKC_CLKOUT0</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:CLKC_CLKOUT1" title="PLL_BUFPLL:CLKC_CLKOUT1">PLL_BUFPLL:CLKC_CLKOUT1</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:PLL1_CLKOUT0" title="PLL_BUFPLL:PLL1_CLKOUT0">PLL_BUFPLL:PLL1_CLKOUT0</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:PLL1_CLKOUT1" title="PLL_BUFPLL:PLL1_CLKOUT1">PLL_BUFPLL:PLL1_CLKOUT1</a></td></tr>
</table>
<div id="bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:CLKC_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:CLKC_CLKOUT1"></div>
<div id="bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:PLL0_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:PLL0_CLKOUT1"></div>
<div id="bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:PLL1_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_B-PLL_BUFPLL:PLL1_CLKOUT1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL_BUFPLL:CLKC_CLKOUT0</th><th>[0, 3, 4]</th></tr>
<tr><th>PLL_BUFPLL:CLKC_CLKOUT1</th><th>[0, 3, 5]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT0</th><th>[0, 3, 1]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT1</th><th>[0, 3, 3]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT0</th><th>[0, 3, 6]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT1</th><th>[0, 3, 7]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-pll-bufpll-t">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">PLL_BUFPLL_T</span></code><a class="headerlink" href="#bitstream-pll-bufpll-t" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">PLL_BUFPLL_T bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:PLL0_CLKOUT0" title="PLL_BUFPLL:PLL0_CLKOUT0">PLL_BUFPLL:PLL0_CLKOUT0</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:PLL0_CLKOUT1" title="PLL_BUFPLL:PLL0_CLKOUT1">PLL_BUFPLL:PLL0_CLKOUT1</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:CLKC_CLKOUT0" title="PLL_BUFPLL:CLKC_CLKOUT0">PLL_BUFPLL:CLKC_CLKOUT0</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:CLKC_CLKOUT1" title="PLL_BUFPLL:CLKC_CLKOUT1">PLL_BUFPLL:CLKC_CLKOUT1</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:PLL1_CLKOUT0" title="PLL_BUFPLL:PLL1_CLKOUT0">PLL_BUFPLL:PLL1_CLKOUT0</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:PLL1_CLKOUT1" title="PLL_BUFPLL:PLL1_CLKOUT1">PLL_BUFPLL:PLL1_CLKOUT1</a></td></tr>
</table>
<div id="bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:CLKC_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:CLKC_CLKOUT1"></div>
<div id="bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:PLL0_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:PLL0_CLKOUT1"></div>
<div id="bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:PLL1_CLKOUT0"></div>
<div id="bits-xc6s-PLL_BUFPLL_T-PLL_BUFPLL:PLL1_CLKOUT1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL_BUFPLL:CLKC_CLKOUT0</th><th>[0, 3, 4]</th></tr>
<tr><th>PLL_BUFPLL:CLKC_CLKOUT1</th><th>[0, 3, 5]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT0</th><th>[0, 3, 0]</th></tr>
<tr><th>PLL_BUFPLL:PLL0_CLKOUT1</th><th>[0, 3, 2]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT0</th><th>[0, 3, 6]</th></tr>
<tr><th>PLL_BUFPLL:PLL1_CLKOUT1</th><th>[0, 3, 7]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-pcilogicse">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">PCILOGICSE</span></code><a class="headerlink" href="#bitstream-pcilogicse" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="24">PCILOGICSE bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="23">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PCILOGICSE-PCILOGICSE:PCI_CE_DELAY" title="PCILOGICSE:PCI_CE_DELAY[0]">PCILOGICSE:PCI_CE_DELAY[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PCILOGICSE-PCILOGICSE:PCI_CE_DELAY" title="PCILOGICSE:PCI_CE_DELAY[1]">PCILOGICSE:PCI_CE_DELAY[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PCILOGICSE-PCILOGICSE:PCI_CE_DELAY" title="PCILOGICSE:PCI_CE_DELAY[2]">PCILOGICSE:PCI_CE_DELAY[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PCILOGICSE-PCILOGICSE:PCI_CE_DELAY" title="PCILOGICSE:PCI_CE_DELAY[3]">PCILOGICSE:PCI_CE_DELAY[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PCILOGICSE-PCILOGICSE:PCI_CE_DELAY" title="PCILOGICSE:PCI_CE_DELAY[4]">PCILOGICSE:PCI_CE_DELAY[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-PCILOGICSE-PCILOGICSE:ENABLE" title="PCILOGICSE:ENABLE">PCILOGICSE:ENABLE</a></td></tr>
</table>
<div id="bits-xc6s-PCILOGICSE-PCILOGICSE:PCI_CE_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCILOGICSE:PCI_CE_DELAY</th><th>[0, 22, 4]</th><th>[0, 22, 3]</th><th>[0, 22, 2]</th><th>[0, 22, 1]</th><th>[0, 22, 0]</th></tr>
<tr><td>TAP31</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>TAP30</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TAP29</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TAP28</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TAP27</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>TAP26</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TAP25</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>TAP24</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TAP23</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>TAP22</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TAP21</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TAP20</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TAP19</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>TAP18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TAP17</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>TAP16</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TAP15</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>TAP14</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TAP13</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TAP12</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TAP11</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>TAP10</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TAP9</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>TAP8</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TAP7</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>TAP6</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TAP5</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TAP4</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TAP3</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>TAP2</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-PCILOGICSE-PCILOGICSE:ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCILOGICSE:ENABLE</th><th>[0, 22, 5]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
</section>
<section id="pci-ce-delay">
<h2><code class="docutils literal notranslate"><span class="pre">PCI_CE_DELAY</span></code><a class="headerlink" href="#pci-ce-delay" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th>Device</th><th>Value</th></tr>
<tr><td>xc6slx25t</td><td>TAP6</td</tr>
<tr><td>xc6slx75t</td><td>TAP9</td</tr>
<tr><td>xc6slx9</td><td>TAP6</td</tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dsp.html" class="btn btn-neutral float-left" title="DSP" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="mcb.html" class="btn btn-neutral float-right" title="Memory Controller Block" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>