
C:\Users\jakub\Atollic\TrueSTUDIO\ARM_workspace_7.0\stm32l152_workshops\Debug\stm32l152_workshops.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000062c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000768  08000770  00010770  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000768  08000768  00010768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800076c  0800076c  0001076c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010770  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000770  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000001c  08000770  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00010770  2**0
                  CONTENTS, READONLY
  9 .debug_info   000020b7  00000000  00000000  00010799  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000008f2  00000000  00000000  00012850  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000002f0  00000000  00000000  00013148  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000288  00000000  00000000  00013438  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001133  00000000  00000000  000136c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000e60  00000000  00000000  000147f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00015653  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000aec  00000000  00000000  000156d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000161c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000000 	.word	0x20000000
 8000158:	00000000 	.word	0x00000000
 800015c:	08000750 	.word	0x08000750

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000004 	.word	0x20000004
 8000178:	08000750 	.word	0x08000750

0800017c <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800017c:	b480      	push	{r7}
 800017e:	b087      	sub	sp, #28
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
 8000184:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000186:	2300      	movs	r3, #0
 8000188:	617b      	str	r3, [r7, #20]
 800018a:	2300      	movs	r3, #0
 800018c:	613b      	str	r3, [r7, #16]
 800018e:	2300      	movs	r3, #0
 8000190:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00;
 8000192:	2300      	movs	r3, #0
 8000194:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000196:	2300      	movs	r3, #0
 8000198:	617b      	str	r3, [r7, #20]
 800019a:	e080      	b.n	800029e <GPIO_Init+0x122>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800019c:	2201      	movs	r2, #1
 800019e:	697b      	ldr	r3, [r7, #20]
 80001a0:	fa02 f303 	lsl.w	r3, r2, r3
 80001a4:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001a6:	683b      	ldr	r3, [r7, #0]
 80001a8:	681a      	ldr	r2, [r3, #0]
 80001aa:	693b      	ldr	r3, [r7, #16]
 80001ac:	4013      	ands	r3, r2
 80001ae:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80001b0:	68fa      	ldr	r2, [r7, #12]
 80001b2:	693b      	ldr	r3, [r7, #16]
 80001b4:	429a      	cmp	r2, r3
 80001b6:	d16f      	bne.n	8000298 <GPIO_Init+0x11c>
    {
      /* Use temporary variable to update MODER register configuration, to avoid 
         unexpected transition in the GPIO pin configuration. */
      tmpreg = GPIOx->MODER;
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80001be:	697b      	ldr	r3, [r7, #20]
 80001c0:	005b      	lsls	r3, r3, #1
 80001c2:	2203      	movs	r2, #3
 80001c4:	fa02 f303 	lsl.w	r3, r2, r3
 80001c8:	43db      	mvns	r3, r3
 80001ca:	68ba      	ldr	r2, [r7, #8]
 80001cc:	4013      	ands	r3, r2
 80001ce:	60bb      	str	r3, [r7, #8]
      tmpreg |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80001d0:	683b      	ldr	r3, [r7, #0]
 80001d2:	791b      	ldrb	r3, [r3, #4]
 80001d4:	461a      	mov	r2, r3
 80001d6:	697b      	ldr	r3, [r7, #20]
 80001d8:	005b      	lsls	r3, r3, #1
 80001da:	fa02 f303 	lsl.w	r3, r2, r3
 80001de:	68ba      	ldr	r2, [r7, #8]
 80001e0:	4313      	orrs	r3, r2
 80001e2:	60bb      	str	r3, [r7, #8]
      GPIOx->MODER = tmpreg;
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	68ba      	ldr	r2, [r7, #8]
 80001e8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80001ea:	683b      	ldr	r3, [r7, #0]
 80001ec:	791b      	ldrb	r3, [r3, #4]
 80001ee:	2b01      	cmp	r3, #1
 80001f0:	d003      	beq.n	80001fa <GPIO_Init+0x7e>
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	791b      	ldrb	r3, [r3, #4]
 80001f6:	2b02      	cmp	r3, #2
 80001f8:	d134      	bne.n	8000264 <GPIO_Init+0xe8>
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Use temporary variable to update OSPEEDR register configuration, to avoid 
          unexpected transition in the GPIO pin configuration. */
        tmpreg = GPIOx->OSPEEDR;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	689b      	ldr	r3, [r3, #8]
 80001fe:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000200:	697b      	ldr	r3, [r7, #20]
 8000202:	005b      	lsls	r3, r3, #1
 8000204:	2203      	movs	r2, #3
 8000206:	fa02 f303 	lsl.w	r3, r2, r3
 800020a:	43db      	mvns	r3, r3
 800020c:	68ba      	ldr	r2, [r7, #8]
 800020e:	4013      	ands	r3, r2
 8000210:	60bb      	str	r3, [r7, #8]
        tmpreg |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	795b      	ldrb	r3, [r3, #5]
 8000216:	461a      	mov	r2, r3
 8000218:	697b      	ldr	r3, [r7, #20]
 800021a:	005b      	lsls	r3, r3, #1
 800021c:	fa02 f303 	lsl.w	r3, r2, r3
 8000220:	68ba      	ldr	r2, [r7, #8]
 8000222:	4313      	orrs	r3, r2
 8000224:	60bb      	str	r3, [r7, #8]
        GPIOx->OSPEEDR = tmpreg;
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	68ba      	ldr	r2, [r7, #8]
 800022a:	609a      	str	r2, [r3, #8]
        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Use temporary variable to update OTYPER register configuration, to avoid 
          unexpected transition in the GPIO pin configuration. */
        tmpreg = GPIOx->OTYPER;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	889b      	ldrh	r3, [r3, #4]
 8000230:	b29b      	uxth	r3, r3
 8000232:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8000234:	697b      	ldr	r3, [r7, #20]
 8000236:	b29b      	uxth	r3, r3
 8000238:	2201      	movs	r2, #1
 800023a:	fa02 f303 	lsl.w	r3, r2, r3
 800023e:	43db      	mvns	r3, r3
 8000240:	68ba      	ldr	r2, [r7, #8]
 8000242:	4013      	ands	r3, r2
 8000244:	60bb      	str	r3, [r7, #8]
        tmpreg |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	799b      	ldrb	r3, [r3, #6]
 800024a:	461a      	mov	r2, r3
 800024c:	697b      	ldr	r3, [r7, #20]
 800024e:	b29b      	uxth	r3, r3
 8000250:	fa02 f303 	lsl.w	r3, r2, r3
 8000254:	b29b      	uxth	r3, r3
 8000256:	68ba      	ldr	r2, [r7, #8]
 8000258:	4313      	orrs	r3, r2
 800025a:	60bb      	str	r3, [r7, #8]
        GPIOx->OTYPER = tmpreg;
 800025c:	68bb      	ldr	r3, [r7, #8]
 800025e:	b29a      	uxth	r2, r3
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	809a      	strh	r2, [r3, #4]
      }

      /* Use temporary variable to update PUPDR register configuration, to avoid 
         unexpected transition in the GPIO pin configuration. */
      tmpreg = GPIOx->PUPDR;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800026a:	697b      	ldr	r3, [r7, #20]
 800026c:	b29b      	uxth	r3, r3
 800026e:	005b      	lsls	r3, r3, #1
 8000270:	2203      	movs	r2, #3
 8000272:	fa02 f303 	lsl.w	r3, r2, r3
 8000276:	43db      	mvns	r3, r3
 8000278:	68ba      	ldr	r2, [r7, #8]
 800027a:	4013      	ands	r3, r2
 800027c:	60bb      	str	r3, [r7, #8]
      tmpreg |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800027e:	683b      	ldr	r3, [r7, #0]
 8000280:	79db      	ldrb	r3, [r3, #7]
 8000282:	461a      	mov	r2, r3
 8000284:	697b      	ldr	r3, [r7, #20]
 8000286:	005b      	lsls	r3, r3, #1
 8000288:	fa02 f303 	lsl.w	r3, r2, r3
 800028c:	68ba      	ldr	r2, [r7, #8]
 800028e:	4313      	orrs	r3, r2
 8000290:	60bb      	str	r3, [r7, #8]
      GPIOx->PUPDR = tmpreg;
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	68ba      	ldr	r2, [r7, #8]
 8000296:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000298:	697b      	ldr	r3, [r7, #20]
 800029a:	3301      	adds	r3, #1
 800029c:	617b      	str	r3, [r7, #20]
 800029e:	697b      	ldr	r3, [r7, #20]
 80002a0:	2b0f      	cmp	r3, #15
 80002a2:	f67f af7b 	bls.w	800019c <GPIO_Init+0x20>
      tmpreg &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      tmpreg |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
      GPIOx->PUPDR = tmpreg;
    }
  }
}
 80002a6:	bf00      	nop
 80002a8:	371c      	adds	r7, #28
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bc80      	pop	{r7}
 80002ae:	4770      	bx	lr

080002b0 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80002be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	2200      	movs	r2, #0
 80002c4:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_400KHz;
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	2200      	movs	r2, #0
 80002ca:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	2200      	movs	r2, #0
 80002d0:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	2200      	movs	r2, #0
 80002d6:	71da      	strb	r2, [r3, #7]
}
 80002d8:	bf00      	nop
 80002da:	370c      	adds	r7, #12
 80002dc:	46bd      	mov	sp, r7
 80002de:	bc80      	pop	{r7}
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop

080002e4 <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	460b      	mov	r3, r1
 80002ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	887a      	ldrh	r2, [r7, #2]
 80002f4:	831a      	strh	r2, [r3, #24]
}
 80002f6:	bf00      	nop
 80002f8:	370c      	adds	r7, #12
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bc80      	pop	{r7}
 80002fe:	4770      	bx	lr

08000300 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000300:	b480      	push	{r7}
 8000302:	b085      	sub	sp, #20
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
 8000308:	460b      	mov	r3, r1
 800030a:	807b      	strh	r3, [r7, #2]
 800030c:	4613      	mov	r3, r2
 800030e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000310:	2300      	movs	r3, #0
 8000312:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000314:	2300      	movs	r3, #0
 8000316:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000318:	787a      	ldrb	r2, [r7, #1]
 800031a:	887b      	ldrh	r3, [r7, #2]
 800031c:	f003 0307 	and.w	r3, r3, #7
 8000320:	009b      	lsls	r3, r3, #2
 8000322:	fa02 f303 	lsl.w	r3, r2, r3
 8000326:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000328:	887b      	ldrh	r3, [r7, #2]
 800032a:	08db      	lsrs	r3, r3, #3
 800032c:	b29b      	uxth	r3, r3
 800032e:	4618      	mov	r0, r3
 8000330:	887b      	ldrh	r3, [r7, #2]
 8000332:	08db      	lsrs	r3, r3, #3
 8000334:	b29b      	uxth	r3, r3
 8000336:	461a      	mov	r2, r3
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	3208      	adds	r2, #8
 800033c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000340:	887b      	ldrh	r3, [r7, #2]
 8000342:	f003 0307 	and.w	r3, r3, #7
 8000346:	009b      	lsls	r3, r3, #2
 8000348:	210f      	movs	r1, #15
 800034a:	fa01 f303 	lsl.w	r3, r1, r3
 800034e:	43db      	mvns	r3, r3
 8000350:	ea02 0103 	and.w	r1, r2, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	f100 0208 	add.w	r2, r0, #8
 800035a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800035e:	887b      	ldrh	r3, [r7, #2]
 8000360:	08db      	lsrs	r3, r3, #3
 8000362:	b29b      	uxth	r3, r3
 8000364:	461a      	mov	r2, r3
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	3208      	adds	r2, #8
 800036a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	4313      	orrs	r3, r2
 8000372:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000374:	887b      	ldrh	r3, [r7, #2]
 8000376:	08db      	lsrs	r3, r3, #3
 8000378:	b29b      	uxth	r3, r3
 800037a:	461a      	mov	r2, r3
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	3208      	adds	r2, #8
 8000380:	68b9      	ldr	r1, [r7, #8]
 8000382:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000386:	bf00      	nop
 8000388:	3714      	adds	r7, #20
 800038a:	46bd      	mov	sp, r7
 800038c:	bc80      	pop	{r7}
 800038e:	4770      	bx	lr

08000390 <RCC_MCOConfig>:
  *     @arg RCC_MCODiv_8: division by 8 applied to MCO clock
  *     @arg RCC_MCODiv_16: division by 16 applied to MCO clock             
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCOSource, uint8_t RCC_MCODiv)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	460a      	mov	r2, r1
 800039a:	71fb      	strb	r3, [r7, #7]
 800039c:	4613      	mov	r3, r2
 800039e:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_MCO_SOURCE(RCC_MCOSource));
  assert_param(IS_RCC_MCO_DIV(RCC_MCODiv));
    
  /* Select MCO clock source and prescaler */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS =  RCC_MCOSource | RCC_MCODiv; 
 80003a0:	4905      	ldr	r1, [pc, #20]	; (80003b8 <RCC_MCOConfig+0x28>)
 80003a2:	79fa      	ldrb	r2, [r7, #7]
 80003a4:	79bb      	ldrb	r3, [r7, #6]
 80003a6:	4313      	orrs	r3, r2
 80003a8:	b2db      	uxtb	r3, r3
 80003aa:	700b      	strb	r3, [r1, #0]
}
 80003ac:	bf00      	nop
 80003ae:	370c      	adds	r7, #12
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bc80      	pop	{r7}
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	4002380b 	.word	0x4002380b

080003bc <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 80003bc:	b480      	push	{r7}
 80003be:	b083      	sub	sp, #12
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
 80003c4:	460b      	mov	r3, r1
 80003c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80003c8:	78fb      	ldrb	r3, [r7, #3]
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d006      	beq.n	80003dc <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80003ce:	4909      	ldr	r1, [pc, #36]	; (80003f4 <RCC_AHBPeriphClockCmd+0x38>)
 80003d0:	4b08      	ldr	r3, [pc, #32]	; (80003f4 <RCC_AHBPeriphClockCmd+0x38>)
 80003d2:	69da      	ldr	r2, [r3, #28]
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4313      	orrs	r3, r2
 80003d8:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 80003da:	e006      	b.n	80003ea <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80003dc:	4905      	ldr	r1, [pc, #20]	; (80003f4 <RCC_AHBPeriphClockCmd+0x38>)
 80003de:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <RCC_AHBPeriphClockCmd+0x38>)
 80003e0:	69da      	ldr	r2, [r3, #28]
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	43db      	mvns	r3, r3
 80003e6:	4013      	ands	r3, r2
 80003e8:	61cb      	str	r3, [r1, #28]
  }
}
 80003ea:	bf00      	nop
 80003ec:	370c      	adds	r7, #12
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr
 80003f4:	40023800 	.word	0x40023800

080003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>:

Debug::~Debug() {
	// TODO Auto-generated destructor stub
}

void Debug::OutputClockOnPA8(OutputClock_t outputClock, OutputClockDivisor_t outputClockDivisor){
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b084      	sub	sp, #16
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	4603      	mov	r3, r0
 8000400:	460a      	mov	r2, r1
 8000402:	71fb      	strb	r3, [r7, #7]
 8000404:	4613      	mov	r3, r2
 8000406:	71bb      	strb	r3, [r7, #6]

/*
 * Choose output Clock
 */
	RCC_MCOConfig(outputClock, outputClockDivisor);
 8000408:	79ba      	ldrb	r2, [r7, #6]
 800040a:	79fb      	ldrb	r3, [r7, #7]
 800040c:	4611      	mov	r1, r2
 800040e:	4618      	mov	r0, r3
 8000410:	f7ff ffbe 	bl	8000390 <RCC_MCOConfig>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource8, GPIO_AF_MCO);
 8000414:	2200      	movs	r2, #0
 8000416:	2108      	movs	r1, #8
 8000418:	480d      	ldr	r0, [pc, #52]	; (8000450 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE+0x58>)
 800041a:	f7ff ff71 	bl	8000300 <GPIO_PinAFConfig>
/*
* PA8 pin configuration to be an MCO.
*/
   RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800041e:	2101      	movs	r1, #1
 8000420:	2001      	movs	r0, #1
 8000422:	f7ff ffcb 	bl	80003bc <RCC_AHBPeriphClockCmd>


   GPIO_InitTypeDef MCO_Pin;

   MCO_Pin.GPIO_Pin = GPIO_Pin_8;
 8000426:	f44f 7380 	mov.w	r3, #256	; 0x100
 800042a:	60bb      	str	r3, [r7, #8]
   MCO_Pin.GPIO_Mode = GPIO_Mode_AF;
 800042c:	2302      	movs	r3, #2
 800042e:	733b      	strb	r3, [r7, #12]
   MCO_Pin.GPIO_Speed = GPIO_Speed_40MHz;
 8000430:	2303      	movs	r3, #3
 8000432:	737b      	strb	r3, [r7, #13]
   MCO_Pin.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000434:	2300      	movs	r3, #0
 8000436:	73fb      	strb	r3, [r7, #15]
   MCO_Pin.GPIO_OType = GPIO_OType_PP;
 8000438:	2300      	movs	r3, #0
 800043a:	73bb      	strb	r3, [r7, #14]

   GPIO_Init(GPIOA, &MCO_Pin);
 800043c:	f107 0308 	add.w	r3, r7, #8
 8000440:	4619      	mov	r1, r3
 8000442:	4803      	ldr	r0, [pc, #12]	; (8000450 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE+0x58>)
 8000444:	f7ff fe9a 	bl	800017c <GPIO_Init>
}
 8000448:	bf00      	nop
 800044a:	3710      	adds	r7, #16
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	40020000 	.word	0x40020000

08000454 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b084      	sub	sp, #16
 8000458:	af00      	add	r7, sp, #0
  int i = 0;
 800045a:	2300      	movs	r3, #0
 800045c:	60fb      	str	r3, [r7, #12]
  *  To reconfigure the default setting of SystemInit() function, refer to
  *  system_stm32l1xx.c file
  */

  /* TODO - Add your application code here */
  Debug::OutputClockOnPA8(Debug::HSI, Debug::Div1);
 800045e:	2100      	movs	r1, #0
 8000460:	2002      	movs	r0, #2
 8000462:	f7ff ffc9 	bl	80003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>
  Debug::OutputClockOnPA8(Debug::HSI, Debug::Div2);
 8000466:	2110      	movs	r1, #16
 8000468:	2002      	movs	r0, #2
 800046a:	f7ff ffc5 	bl	80003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>
  Debug::OutputClockOnPA8(Debug::HSI, Debug::Div4);
 800046e:	2120      	movs	r1, #32
 8000470:	2002      	movs	r0, #2
 8000472:	f7ff ffc1 	bl	80003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>
  Debug::OutputClockOnPA8(Debug::HSI, Debug::Div8);
 8000476:	2130      	movs	r1, #48	; 0x30
 8000478:	2002      	movs	r0, #2
 800047a:	f7ff ffbd 	bl	80003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>
  Debug::OutputClockOnPA8(Debug::HSI, Debug::Div16);
 800047e:	2140      	movs	r1, #64	; 0x40
 8000480:	2002      	movs	r0, #2
 8000482:	f7ff ffb9 	bl	80003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>
  Debug::OutputClockOnPA8(Debug::PLLCLK, Debug::Div1);
 8000486:	2100      	movs	r1, #0
 8000488:	2005      	movs	r0, #5
 800048a:	f7ff ffb5 	bl	80003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>
  Debug::OutputClockOnPA8(Debug::LSI, Debug::Div1);
 800048e:	2100      	movs	r1, #0
 8000490:	2006      	movs	r0, #6
 8000492:	f7ff ffb1 	bl	80003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>
  Debug::OutputClockOnPA8(Debug::MSI, Debug::Div1);
 8000496:	2100      	movs	r1, #0
 8000498:	2003      	movs	r0, #3
 800049a:	f7ff ffad 	bl	80003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>
  Debug::OutputClockOnPA8(Debug::SYSCLK, Debug::Div1);
 800049e:	2100      	movs	r1, #0
 80004a0:	2001      	movs	r0, #1
 80004a2:	f7ff ffa9 	bl	80003f8 <_ZN5Debug16OutputClockOnPA8ENS_13OutputClock_tENS_20OutputClockDivisor_tE>
   /*
    * Inicjalizacja diody.
    */
   GPIO_InitTypeDef LD2_Pin;

   GPIO_StructInit(&LD2_Pin);
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	4618      	mov	r0, r3
 80004aa:	f7ff ff01 	bl	80002b0 <GPIO_StructInit>
   LD2_Pin.GPIO_Pin = GPIO_Pin_5;
 80004ae:	2320      	movs	r3, #32
 80004b0:	607b      	str	r3, [r7, #4]
   LD2_Pin.GPIO_Mode = GPIO_Mode_OUT;
 80004b2:	2301      	movs	r3, #1
 80004b4:	723b      	strb	r3, [r7, #8]

   GPIO_Init(GPIOA, &LD2_Pin);
 80004b6:	1d3b      	adds	r3, r7, #4
 80004b8:	4619      	mov	r1, r3
 80004ba:	4805      	ldr	r0, [pc, #20]	; (80004d0 <main+0x7c>)
 80004bc:	f7ff fe5e 	bl	800017c <GPIO_Init>

   GPIO_SetBits(GPIOA, GPIO_Pin_5);
 80004c0:	2120      	movs	r1, #32
 80004c2:	4803      	ldr	r0, [pc, #12]	; (80004d0 <main+0x7c>)
 80004c4:	f7ff ff0e 	bl	80002e4 <GPIO_SetBits>


  /* Infinite loop */
  while (1)
  {
	i++;
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	3301      	adds	r3, #1
 80004cc:	60fb      	str	r3, [r7, #12]

   GPIO_SetBits(GPIOA, GPIO_Pin_5);


  /* Infinite loop */
  while (1)
 80004ce:	e7fb      	b.n	80004c8 <main+0x74>
 80004d0:	40020000 	.word	0x40020000

080004d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80004d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80004d6:	e003      	b.n	80004e0 <LoopCopyDataInit>

080004d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80004da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80004dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80004de:	3104      	adds	r1, #4

080004e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80004e0:	480a      	ldr	r0, [pc, #40]	; (800050c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80004e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80004e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80004e8:	d3f6      	bcc.n	80004d8 <CopyDataInit>
  ldr r2, =_sbss
 80004ea:	4a0a      	ldr	r2, [pc, #40]	; (8000514 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80004ec:	e002      	b.n	80004f4 <LoopFillZerobss>

080004ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80004ee:	2300      	movs	r3, #0
  str r3, [r2], #4
 80004f0:	f842 3b04 	str.w	r3, [r2], #4

080004f4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80004f4:	4b08      	ldr	r3, [pc, #32]	; (8000518 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80004f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80004f8:	d3f9      	bcc.n	80004ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004fa:	f000 f83f 	bl	800057c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004fe:	f000 f901 	bl	8000704 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000502:	f7ff ffa7 	bl	8000454 <main>
  bx lr
 8000506:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8000508:	08000770 	.word	0x08000770
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 800050c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000510:	20000000 	.word	0x20000000
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8000514:	20000000 	.word	0x20000000
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8000518:	2000001c 	.word	0x2000001c

0800051c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800051c:	e7fe      	b.n	800051c <ADC1_IRQHandler>
	...

08000520 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr

0800052c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000530:	e7fe      	b.n	8000530 <HardFault_Handler+0x4>
 8000532:	bf00      	nop

08000534 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000538:	e7fe      	b.n	8000538 <MemManage_Handler+0x4>
 800053a:	bf00      	nop

0800053c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000540:	e7fe      	b.n	8000540 <BusFault_Handler+0x4>
 8000542:	bf00      	nop

08000544 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000548:	e7fe      	b.n	8000548 <UsageFault_Handler+0x4>
 800054a:	bf00      	nop

0800054c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
}
 8000550:	bf00      	nop
 8000552:	46bd      	mov	sp, r7
 8000554:	bc80      	pop	{r7}
 8000556:	4770      	bx	lr

08000558 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr

08000564 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
}
 8000568:	bf00      	nop
 800056a:	46bd      	mov	sp, r7
 800056c:	bc80      	pop	{r7}
 800056e:	4770      	bx	lr

08000570 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
}
 8000574:	bf00      	nop
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr

0800057c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000580:	4a15      	ldr	r2, [pc, #84]	; (80005d8 <SystemInit+0x5c>)
 8000582:	4b15      	ldr	r3, [pc, #84]	; (80005d8 <SystemInit+0x5c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800058a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800058c:	4912      	ldr	r1, [pc, #72]	; (80005d8 <SystemInit+0x5c>)
 800058e:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <SystemInit+0x5c>)
 8000590:	689a      	ldr	r2, [r3, #8]
 8000592:	4b12      	ldr	r3, [pc, #72]	; (80005dc <SystemInit+0x60>)
 8000594:	4013      	ands	r3, r2
 8000596:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000598:	4a0f      	ldr	r2, [pc, #60]	; (80005d8 <SystemInit+0x5c>)
 800059a:	4b0f      	ldr	r3, [pc, #60]	; (80005d8 <SystemInit+0x5c>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80005a2:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80005a6:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80005a8:	4a0b      	ldr	r2, [pc, #44]	; (80005d8 <SystemInit+0x5c>)
 80005aa:	4b0b      	ldr	r3, [pc, #44]	; (80005d8 <SystemInit+0x5c>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005b2:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80005b4:	4a08      	ldr	r2, [pc, #32]	; (80005d8 <SystemInit+0x5c>)
 80005b6:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <SystemInit+0x5c>)
 80005b8:	689b      	ldr	r3, [r3, #8]
 80005ba:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80005be:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005c0:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <SystemInit+0x5c>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	60da      	str	r2, [r3, #12]
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80005c6:	f000 f80d 	bl	80005e4 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80005ca:	4b05      	ldr	r3, [pc, #20]	; (80005e0 <SystemInit+0x64>)
 80005cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005d0:	609a      	str	r2, [r3, #8]
#endif
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40023800 	.word	0x40023800
 80005dc:	88ffc00c 	.word	0x88ffc00c
 80005e0:	e000ed00 	.word	0xe000ed00

080005e4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSIStatus = 0, HSEStatus = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	2300      	movs	r3, #0
 80005f0:	60bb      	str	r3, [r7, #8]
 80005f2:	2300      	movs	r3, #0
 80005f4:	607b      	str	r3, [r7, #4]
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  
#ifdef PLL_SOURCE_HSI  

    /* Enable HSI */
  RCC->CR |= ((uint32_t)RCC_CR_HSION);
 80005f6:	4a40      	ldr	r2, [pc, #256]	; (80006f8 <SetSysClock+0x114>)
 80005f8:	4b3f      	ldr	r3, [pc, #252]	; (80006f8 <SetSysClock+0x114>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	6013      	str	r3, [r2, #0]
   
   /* Wait till HSI is ready and if Time out is reached exit */
  do
  {
    HSIStatus = RCC->CR & RCC_CR_HSIRDY;
 8000602:	4b3d      	ldr	r3, [pc, #244]	; (80006f8 <SetSysClock+0x114>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	f003 0302 	and.w	r3, r3, #2
 800060a:	60bb      	str	r3, [r7, #8]
  } while((HSIStatus == 0) && (StartUpCounter != HSI_STARTUP_TIMEOUT));
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d103      	bne.n	800061a <SetSysClock+0x36>
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8000618:	d1f3      	bne.n	8000602 <SetSysClock+0x1e>

  if ((RCC->CR & RCC_CR_HSIRDY) != RESET)
 800061a:	4b37      	ldr	r3, [pc, #220]	; (80006f8 <SetSysClock+0x114>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f003 0302 	and.w	r3, r3, #2
 8000622:	2b00      	cmp	r3, #0
 8000624:	d002      	beq.n	800062c <SetSysClock+0x48>
  {
    HSIStatus = (uint32_t)0x01;
 8000626:	2301      	movs	r3, #1
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	e001      	b.n	8000630 <SetSysClock+0x4c>
  }
  else
  {
    HSIStatus = (uint32_t)0x00;
 800062c:	2300      	movs	r3, #0
 800062e:	60bb      	str	r3, [r7, #8]
  }
    
  if (HSIStatus == (uint32_t)0x01)
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d10b      	bne.n	800064e <SetSysClock+0x6a>
  {
    /*  PLL configuration: PLLCLK = (HSI * 6)/3 = 32 MHz */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |RCC_CFGR_PLLDIV));
 8000636:	4a30      	ldr	r2, [pc, #192]	; (80006f8 <SetSysClock+0x114>)
 8000638:	4b2f      	ldr	r3, [pc, #188]	; (80006f8 <SetSysClock+0x114>)
 800063a:	689b      	ldr	r3, [r3, #8]
 800063c:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000640:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI | RCC_CFGR_PLLMUL4 | RCC_CFGR_PLLDIV2 );
 8000642:	4a2d      	ldr	r2, [pc, #180]	; (80006f8 <SetSysClock+0x114>)
 8000644:	4b2c      	ldr	r3, [pc, #176]	; (80006f8 <SetSysClock+0x114>)
 8000646:	689b      	ldr	r3, [r3, #8]
 8000648:	f443 0388 	orr.w	r3, r3, #4456448	; 0x440000
 800064c:	6093      	str	r3, [r2, #8]

  
#endif /*PLL_SOURCE_HSI*/
  
    /* Enable 64-bit access */
  FLASH->ACR |= FLASH_ACR_ACC64;
 800064e:	4a2b      	ldr	r2, [pc, #172]	; (80006fc <SetSysClock+0x118>)
 8000650:	4b2a      	ldr	r3, [pc, #168]	; (80006fc <SetSysClock+0x118>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f043 0304 	orr.w	r3, r3, #4
 8000658:	6013      	str	r3, [r2, #0]
  
  /* Enable Prefetch Buffer */
  FLASH->ACR |= FLASH_ACR_PRFTEN;
 800065a:	4a28      	ldr	r2, [pc, #160]	; (80006fc <SetSysClock+0x118>)
 800065c:	4b27      	ldr	r3, [pc, #156]	; (80006fc <SetSysClock+0x118>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	f043 0302 	orr.w	r3, r3, #2
 8000664:	6013      	str	r3, [r2, #0]
  
  /* Flash 1 wait state */
  FLASH->ACR |= FLASH_ACR_LATENCY;
 8000666:	4a25      	ldr	r2, [pc, #148]	; (80006fc <SetSysClock+0x118>)
 8000668:	4b24      	ldr	r3, [pc, #144]	; (80006fc <SetSysClock+0x118>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6013      	str	r3, [r2, #0]
  
  /* Power enable */
  RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000672:	4a21      	ldr	r2, [pc, #132]	; (80006f8 <SetSysClock+0x114>)
 8000674:	4b20      	ldr	r3, [pc, #128]	; (80006f8 <SetSysClock+0x114>)
 8000676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800067c:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Select the Voltage Range 1 (1.8 V) */
  PWR->CR = PWR_CR_VOS_0;
 800067e:	4b20      	ldr	r3, [pc, #128]	; (8000700 <SetSysClock+0x11c>)
 8000680:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000684:	601a      	str	r2, [r3, #0]
  
  /* Wait Until the Voltage Regulator is ready */
  while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8000686:	bf00      	nop
 8000688:	4b1d      	ldr	r3, [pc, #116]	; (8000700 <SetSysClock+0x11c>)
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	f003 0310 	and.w	r3, r3, #16
 8000690:	2b00      	cmp	r3, #0
 8000692:	d1f9      	bne.n	8000688 <SetSysClock+0xa4>
  {
  }
  
  /* HCLK = SYSCLK /1*/
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000694:	4a18      	ldr	r2, [pc, #96]	; (80006f8 <SetSysClock+0x114>)
 8000696:	4b18      	ldr	r3, [pc, #96]	; (80006f8 <SetSysClock+0x114>)
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	6093      	str	r3, [r2, #8]
  
  /* PCLK2 = HCLK /1*/
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800069c:	4a16      	ldr	r2, [pc, #88]	; (80006f8 <SetSysClock+0x114>)
 800069e:	4b16      	ldr	r3, [pc, #88]	; (80006f8 <SetSysClock+0x114>)
 80006a0:	689b      	ldr	r3, [r3, #8]
 80006a2:	6093      	str	r3, [r2, #8]
  
  /* PCLK1 = HCLK /1*/
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 80006a4:	4a14      	ldr	r2, [pc, #80]	; (80006f8 <SetSysClock+0x114>)
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <SetSysClock+0x114>)
 80006a8:	689b      	ldr	r3, [r3, #8]
 80006aa:	6093      	str	r3, [r2, #8]
  
  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 80006ac:	4a12      	ldr	r2, [pc, #72]	; (80006f8 <SetSysClock+0x114>)
 80006ae:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <SetSysClock+0x114>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006b6:	6013      	str	r3, [r2, #0]
  
  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80006b8:	bf00      	nop
 80006ba:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <SetSysClock+0x114>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d0f9      	beq.n	80006ba <SetSysClock+0xd6>
  {
  }
  
  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80006c6:	4a0c      	ldr	r2, [pc, #48]	; (80006f8 <SetSysClock+0x114>)
 80006c8:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <SetSysClock+0x114>)
 80006ca:	689b      	ldr	r3, [r3, #8]
 80006cc:	f023 0303 	bic.w	r3, r3, #3
 80006d0:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80006d2:	4a09      	ldr	r2, [pc, #36]	; (80006f8 <SetSysClock+0x114>)
 80006d4:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <SetSysClock+0x114>)
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	f043 0303 	orr.w	r3, r3, #3
 80006dc:	6093      	str	r3, [r2, #8]
  
  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80006de:	bf00      	nop
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <SetSysClock+0x114>)
 80006e2:	689b      	ldr	r3, [r3, #8]
 80006e4:	f003 030c 	and.w	r3, r3, #12
 80006e8:	2b0c      	cmp	r3, #12
 80006ea:	d1f9      	bne.n	80006e0 <SetSysClock+0xfc>
  {
  }
  
}
 80006ec:	bf00      	nop
 80006ee:	3714      	adds	r7, #20
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bc80      	pop	{r7}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40023c00 	.word	0x40023c00
 8000700:	40007000 	.word	0x40007000

08000704 <__libc_init_array>:
 8000704:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <__libc_init_array+0x3c>)
 8000706:	b570      	push	{r4, r5, r6, lr}
 8000708:	461e      	mov	r6, r3
 800070a:	4c0e      	ldr	r4, [pc, #56]	; (8000744 <__libc_init_array+0x40>)
 800070c:	2500      	movs	r5, #0
 800070e:	1ae4      	subs	r4, r4, r3
 8000710:	10a4      	asrs	r4, r4, #2
 8000712:	42a5      	cmp	r5, r4
 8000714:	d004      	beq.n	8000720 <__libc_init_array+0x1c>
 8000716:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800071a:	4798      	blx	r3
 800071c:	3501      	adds	r5, #1
 800071e:	e7f8      	b.n	8000712 <__libc_init_array+0xe>
 8000720:	f000 f816 	bl	8000750 <_init>
 8000724:	4b08      	ldr	r3, [pc, #32]	; (8000748 <__libc_init_array+0x44>)
 8000726:	4c09      	ldr	r4, [pc, #36]	; (800074c <__libc_init_array+0x48>)
 8000728:	461e      	mov	r6, r3
 800072a:	1ae4      	subs	r4, r4, r3
 800072c:	10a4      	asrs	r4, r4, #2
 800072e:	2500      	movs	r5, #0
 8000730:	42a5      	cmp	r5, r4
 8000732:	d004      	beq.n	800073e <__libc_init_array+0x3a>
 8000734:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000738:	4798      	blx	r3
 800073a:	3501      	adds	r5, #1
 800073c:	e7f8      	b.n	8000730 <__libc_init_array+0x2c>
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	08000768 	.word	0x08000768
 8000744:	08000768 	.word	0x08000768
 8000748:	08000768 	.word	0x08000768
 800074c:	0800076c 	.word	0x0800076c

08000750 <_init>:
 8000750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000752:	bf00      	nop
 8000754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000756:	bc08      	pop	{r3}
 8000758:	469e      	mov	lr, r3
 800075a:	4770      	bx	lr

0800075c <_fini>:
 800075c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800075e:	bf00      	nop
 8000760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000762:	bc08      	pop	{r3}
 8000764:	469e      	mov	lr, r3
 8000766:	4770      	bx	lr
