============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 20:48:02 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(59)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(63)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(74)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(63)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net u_image_process/figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net u_image_process/figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net u_image_process/figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net u_image_process/figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net u_image_process/figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net u_image_process/figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net u_image_process/figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net u_image_process/figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4962 instances
RUN-0007 : 2081 luts, 1708 seqs, 651 mslices, 354 lslices, 144 pads, 10 brams, 5 dsps
RUN-1001 : There are total 6012 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4105 nets have 2 pins
RUN-1001 : 1308 nets have [3 - 5] pins
RUN-1001 : 442 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1140     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     58      
RUN-1001 :   Yes  |  No   |  Yes  |     367     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  28   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 202
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4960 instances, 2081 luts, 1708 seqs, 1005 slices, 189 macros(1004 instances: 650 mslices 354 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1329 pins
PHY-0007 : Cell area utilization is 20%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23145, tnet num: 6010, tinst num: 4960, tnode num: 28661, tedge num: 38294.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.069282s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (99.4%)

RUN-1004 : used memory is 245 MB, reserved memory is 222 MB, peak memory is 245 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.183354s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (99.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.45306e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4960.
PHY-3001 : End clustering;  0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 20%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.00567e+06, overlap = 31.5
PHY-3002 : Step(2): len = 845387, overlap = 34.5625
PHY-3002 : Step(3): len = 505678, overlap = 46.4375
PHY-3002 : Step(4): len = 469174, overlap = 48.9688
PHY-3002 : Step(5): len = 377519, overlap = 51.5938
PHY-3002 : Step(6): len = 346146, overlap = 64.4688
PHY-3002 : Step(7): len = 311348, overlap = 62.9062
PHY-3002 : Step(8): len = 285698, overlap = 58.5625
PHY-3002 : Step(9): len = 259494, overlap = 78.3125
PHY-3002 : Step(10): len = 224379, overlap = 99.7812
PHY-3002 : Step(11): len = 202980, overlap = 119.438
PHY-3002 : Step(12): len = 187401, overlap = 130.688
PHY-3002 : Step(13): len = 173177, overlap = 131.469
PHY-3002 : Step(14): len = 162463, overlap = 142.875
PHY-3002 : Step(15): len = 153626, overlap = 156.188
PHY-3002 : Step(16): len = 145738, overlap = 171.469
PHY-3002 : Step(17): len = 137314, overlap = 178.375
PHY-3002 : Step(18): len = 130997, overlap = 183.125
PHY-3002 : Step(19): len = 127092, overlap = 188.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.92793e-05
PHY-3002 : Step(20): len = 130804, overlap = 161.562
PHY-3002 : Step(21): len = 133467, overlap = 152.906
PHY-3002 : Step(22): len = 138418, overlap = 126.594
PHY-3002 : Step(23): len = 139577, overlap = 110
PHY-3002 : Step(24): len = 136376, overlap = 103.125
PHY-3002 : Step(25): len = 134888, overlap = 103.562
PHY-3002 : Step(26): len = 133376, overlap = 95.3438
PHY-3002 : Step(27): len = 129080, overlap = 92.3125
PHY-3002 : Step(28): len = 127704, overlap = 97.4688
PHY-3002 : Step(29): len = 122900, overlap = 91
PHY-3002 : Step(30): len = 122792, overlap = 92.8125
PHY-3002 : Step(31): len = 121107, overlap = 86.25
PHY-3002 : Step(32): len = 120399, overlap = 91.9062
PHY-3002 : Step(33): len = 115758, overlap = 86.9062
PHY-3002 : Step(34): len = 113978, overlap = 85.5312
PHY-3002 : Step(35): len = 113923, overlap = 79.8438
PHY-3002 : Step(36): len = 113405, overlap = 77.75
PHY-3002 : Step(37): len = 113213, overlap = 73.3125
PHY-3002 : Step(38): len = 111387, overlap = 79.5938
PHY-3002 : Step(39): len = 110321, overlap = 76.25
PHY-3002 : Step(40): len = 109947, overlap = 72.1875
PHY-3002 : Step(41): len = 110105, overlap = 71.3125
PHY-3002 : Step(42): len = 108848, overlap = 72.5312
PHY-3002 : Step(43): len = 107721, overlap = 73.6562
PHY-3002 : Step(44): len = 107303, overlap = 75.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.85587e-05
PHY-3002 : Step(45): len = 107374, overlap = 75.4688
PHY-3002 : Step(46): len = 107344, overlap = 75.0312
PHY-3002 : Step(47): len = 107239, overlap = 74.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.71174e-05
PHY-3002 : Step(48): len = 106777, overlap = 73.4688
PHY-3002 : Step(49): len = 106653, overlap = 74.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000154235
PHY-3002 : Step(50): len = 107216, overlap = 73.8438
PHY-3002 : Step(51): len = 107406, overlap = 73.3438
PHY-3002 : Step(52): len = 107485, overlap = 68.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000249552
PHY-3002 : Step(53): len = 107309, overlap = 73.5
PHY-3002 : Step(54): len = 107303, overlap = 73.5312
PHY-3002 : Step(55): len = 108015, overlap = 70.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016339s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.152502s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (92.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84135e-06
PHY-3002 : Step(56): len = 119702, overlap = 132.344
PHY-3002 : Step(57): len = 119955, overlap = 133.719
PHY-3002 : Step(58): len = 115740, overlap = 157.406
PHY-3002 : Step(59): len = 116042, overlap = 160.438
PHY-3002 : Step(60): len = 112890, overlap = 163.75
PHY-3002 : Step(61): len = 112708, overlap = 164.062
PHY-3002 : Step(62): len = 109857, overlap = 172.031
PHY-3002 : Step(63): len = 109991, overlap = 174.344
PHY-3002 : Step(64): len = 110356, overlap = 175.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.6827e-06
PHY-3002 : Step(65): len = 109051, overlap = 173.75
PHY-3002 : Step(66): len = 108966, overlap = 172.875
PHY-3002 : Step(67): len = 108815, overlap = 172
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13654e-05
PHY-3002 : Step(68): len = 110426, overlap = 167.719
PHY-3002 : Step(69): len = 110663, overlap = 167.188
PHY-3002 : Step(70): len = 112645, overlap = 158.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.27308e-05
PHY-3002 : Step(71): len = 115204, overlap = 141.75
PHY-3002 : Step(72): len = 115721, overlap = 141.719
PHY-3002 : Step(73): len = 118155, overlap = 135.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.54616e-05
PHY-3002 : Step(74): len = 121866, overlap = 137
PHY-3002 : Step(75): len = 122335, overlap = 134.812
PHY-3002 : Step(76): len = 129706, overlap = 148.469
PHY-3002 : Step(77): len = 129878, overlap = 137.375
PHY-3002 : Step(78): len = 130272, overlap = 129.781
PHY-3002 : Step(79): len = 127044, overlap = 117.469
PHY-3002 : Step(80): len = 126270, overlap = 117.25
PHY-3002 : Step(81): len = 124717, overlap = 113.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.09232e-05
PHY-3002 : Step(82): len = 124530, overlap = 114.469
PHY-3002 : Step(83): len = 124695, overlap = 115
PHY-3002 : Step(84): len = 124695, overlap = 115
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000181846
PHY-3002 : Step(85): len = 126968, overlap = 111.469
PHY-3002 : Step(86): len = 128123, overlap = 109.375
PHY-3002 : Step(87): len = 131181, overlap = 97.6562
PHY-3002 : Step(88): len = 127784, overlap = 103.5
PHY-3002 : Step(89): len = 127535, overlap = 104.375
PHY-3002 : Step(90): len = 124753, overlap = 107.688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 26%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.109366s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.15425e-05
PHY-3002 : Step(91): len = 125840, overlap = 259.5
PHY-3002 : Step(92): len = 126218, overlap = 254.688
PHY-3002 : Step(93): len = 127443, overlap = 232.781
PHY-3002 : Step(94): len = 127787, overlap = 228.688
PHY-3002 : Step(95): len = 129175, overlap = 209.906
PHY-3002 : Step(96): len = 127728, overlap = 208.844
PHY-3002 : Step(97): len = 127446, overlap = 208.562
PHY-3002 : Step(98): len = 126264, overlap = 202.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.3085e-05
PHY-3002 : Step(99): len = 127392, overlap = 203.156
PHY-3002 : Step(100): len = 127558, overlap = 206.688
PHY-3002 : Step(101): len = 128538, overlap = 206.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.617e-05
PHY-3002 : Step(102): len = 132504, overlap = 189.781
PHY-3002 : Step(103): len = 133584, overlap = 188.594
PHY-3002 : Step(104): len = 137685, overlap = 180.625
PHY-3002 : Step(105): len = 139103, overlap = 166.969
PHY-3002 : Step(106): len = 138740, overlap = 156.094
PHY-3002 : Step(107): len = 138677, overlap = 150.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00017234
PHY-3002 : Step(108): len = 139801, overlap = 138.125
PHY-3002 : Step(109): len = 140129, overlap = 137.219
PHY-3002 : Step(110): len = 141072, overlap = 127.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00034468
PHY-3002 : Step(111): len = 142319, overlap = 122.406
PHY-3002 : Step(112): len = 144259, overlap = 120.125
PHY-3002 : Step(113): len = 145695, overlap = 115.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00068936
PHY-3002 : Step(114): len = 146489, overlap = 116.156
PHY-3002 : Step(115): len = 147055, overlap = 114.281
PHY-3002 : Step(116): len = 147179, overlap = 108.594
PHY-3002 : Step(117): len = 147221, overlap = 108.406
PHY-3002 : Step(118): len = 147241, overlap = 107.531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00137872
PHY-3002 : Step(119): len = 147876, overlap = 108.062
PHY-3002 : Step(120): len = 148359, overlap = 107.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0024129
PHY-3002 : Step(121): len = 148736, overlap = 105.344
PHY-3002 : Step(122): len = 149066, overlap = 104.844
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23145, tnet num: 6010, tinst num: 4960, tnode num: 28661, tedge num: 38294.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.331796s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.7%)

RUN-1004 : used memory is 242 MB, reserved memory is 220 MB, peak memory is 253 MB
OPT-1001 : Total overflow 326.78 peak overflow 4.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6012.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 176064, over cnt = 725(2%), over = 2958, worst = 26
PHY-1001 : End global iterations;  0.389796s wall, 0.593750s user + 0.109375s system = 0.703125s CPU (180.4%)

PHY-1001 : Congestion index: top1 = 49.68, top5 = 36.82, top10 = 29.91, top15 = 25.67.
PHY-1001 : End incremental global routing;  0.481320s wall, 0.687500s user + 0.109375s system = 0.796875s CPU (165.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.143239s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.722426s wall, 0.921875s user + 0.109375s system = 1.031250s CPU (142.7%)

OPT-1001 : Current memory(MB): used = 279, reserve = 257, peak = 279.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4500/6012.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 176064, over cnt = 725(2%), over = 2958, worst = 26
PHY-1002 : len = 196464, over cnt = 456(1%), over = 1080, worst = 26
PHY-1002 : len = 204192, over cnt = 178(0%), over = 330, worst = 13
PHY-1002 : len = 207056, over cnt = 71(0%), over = 126, worst = 13
PHY-1002 : len = 209096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.447810s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (122.1%)

PHY-1001 : Congestion index: top1 = 40.99, top5 = 33.27, top10 = 28.70, top15 = 25.68.
OPT-1001 : End congestion update;  0.534753s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (119.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.109926s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.644826s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (116.3%)

OPT-1001 : Current memory(MB): used = 283, reserve = 261, peak = 283.
OPT-1001 : End physical optimization;  2.746685s wall, 3.234375s user + 0.140625s system = 3.375000s CPU (122.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2081 LUT to BLE ...
SYN-4008 : Packed 2081 LUT and 836 SEQ to BLE.
SYN-4003 : Packing 872 remaining SEQ's ...
SYN-4005 : Packed 524 SEQ with LUT/SLICE
SYN-4006 : 871 single LUT's are left
SYN-4006 : 348 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2429/4512 primitive instances ...
PHY-3001 : End packing;  0.229331s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2532 instances
RUN-1001 : 1182 mslices, 1182 lslices, 144 pads, 10 brams, 5 dsps
RUN-1001 : There are total 5229 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3322 nets have 2 pins
RUN-1001 : 1304 nets have [3 - 5] pins
RUN-1001 : 452 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 2530 instances, 2364 slices, 189 macros(1004 instances: 650 mslices 354 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : After packing: Len = 150282, Over = 145.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 20336, tnet num: 5227, tinst num: 2530, tnode num: 24410, tedge num: 35012.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.204980s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.8%)

RUN-1004 : used memory is 288 MB, reserved memory is 268 MB, peak memory is 288 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.312913s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.47262e-05
PHY-3002 : Step(123): len = 146415, overlap = 147.75
PHY-3002 : Step(124): len = 144836, overlap = 150
PHY-3002 : Step(125): len = 141074, overlap = 153.5
PHY-3002 : Step(126): len = 138707, overlap = 156.5
PHY-3002 : Step(127): len = 138429, overlap = 156.5
PHY-3002 : Step(128): len = 136736, overlap = 160
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.94523e-05
PHY-3002 : Step(129): len = 139020, overlap = 155.5
PHY-3002 : Step(130): len = 139805, overlap = 158
PHY-3002 : Step(131): len = 143775, overlap = 146
PHY-3002 : Step(132): len = 144125, overlap = 143.75
PHY-3002 : Step(133): len = 144174, overlap = 142.5
PHY-3002 : Step(134): len = 143928, overlap = 139.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.89046e-05
PHY-3002 : Step(135): len = 146472, overlap = 136
PHY-3002 : Step(136): len = 146913, overlap = 135.25
PHY-3002 : Step(137): len = 150692, overlap = 123.5
PHY-3002 : Step(138): len = 151942, overlap = 117.25
PHY-3002 : Step(139): len = 152299, overlap = 114.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.311379s wall, 0.343750s user + 0.593750s system = 0.937500s CPU (301.1%)

PHY-3001 : Trial Legalized: Len = 187888
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.096941s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000245577
PHY-3002 : Step(140): len = 176387, overlap = 10.75
PHY-3002 : Step(141): len = 168318, overlap = 32
PHY-3002 : Step(142): len = 164517, overlap = 38
PHY-3002 : Step(143): len = 162846, overlap = 41.75
PHY-3002 : Step(144): len = 161906, overlap = 41
PHY-3002 : Step(145): len = 161518, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008229s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.9%)

PHY-3001 : Legalized: Len = 172591, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017814s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.7%)

PHY-3001 : 48 instances has been re-located, deltaX = 8, deltaY = 38, maxDist = 2.
PHY-3001 : Final: Len = 173693, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 20336, tnet num: 5227, tinst num: 2530, tnode num: 24410, tedge num: 35012.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.228633s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.2%)

RUN-1004 : used memory is 284 MB, reserved memory is 265 MB, peak memory is 292 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 207/5229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 214120, over cnt = 555(1%), over = 946, worst = 9
PHY-1002 : len = 218616, over cnt = 316(0%), over = 438, worst = 4
PHY-1002 : len = 222368, over cnt = 110(0%), over = 150, worst = 4
PHY-1002 : len = 224096, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 224224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.681777s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (142.1%)

PHY-1001 : Congestion index: top1 = 35.80, top5 = 29.93, top10 = 26.60, top15 = 24.36.
PHY-1001 : End incremental global routing;  0.806515s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (133.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.135555s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (103.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.044637s wall, 1.218750s user + 0.093750s system = 1.312500s CPU (125.6%)

OPT-1001 : Current memory(MB): used = 293, reserve = 272, peak = 293.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4433/5229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 224224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027289s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.3%)

PHY-1001 : Congestion index: top1 = 35.80, top5 = 29.93, top10 = 26.60, top15 = 24.36.
OPT-1001 : End congestion update;  0.126071s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (111.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.097297s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.4%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.223508s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (104.9%)

OPT-1001 : Current memory(MB): used = 294, reserve = 274, peak = 294.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.095738s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4433/5229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 224224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026995s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.8%)

PHY-1001 : Congestion index: top1 = 35.80, top5 = 29.93, top10 = 26.60, top15 = 24.36.
PHY-1001 : End incremental global routing;  0.126934s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125367s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4433/5229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 224224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028311s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.4%)

PHY-1001 : Congestion index: top1 = 35.80, top5 = 29.93, top10 = 26.60, top15 = 24.36.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.097014s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 35.413793
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.111781s wall, 3.500000s user + 0.109375s system = 3.609375s CPU (116.0%)

RUN-1003 : finish command "place" in  14.817685s wall, 23.484375s user + 6.156250s system = 29.640625s CPU (200.0%)

RUN-1004 : used memory is 285 MB, reserved memory is 264 MB, peak memory is 295 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2532 instances
RUN-1001 : 1182 mslices, 1182 lslices, 144 pads, 10 brams, 5 dsps
RUN-1001 : There are total 5229 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3322 nets have 2 pins
RUN-1001 : 1304 nets have [3 - 5] pins
RUN-1001 : 452 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 20336, tnet num: 5227, tinst num: 2530, tnode num: 24410, tedge num: 35012.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.209815s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (100.7%)

RUN-1004 : used memory is 290 MB, reserved memory is 270 MB, peak memory is 336 MB
PHY-1001 : 1182 mslices, 1182 lslices, 144 pads, 10 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 211544, over cnt = 555(1%), over = 944, worst = 9
PHY-1002 : len = 215504, over cnt = 322(0%), over = 483, worst = 6
PHY-1002 : len = 220576, over cnt = 51(0%), over = 76, worst = 4
PHY-1002 : len = 221616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 221664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.690056s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (124.5%)

PHY-1001 : Congestion index: top1 = 35.75, top5 = 29.84, top10 = 26.48, top15 = 24.23.
PHY-1001 : End global routing;  0.804937s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (122.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 323, reserve = 304, peak = 336.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 578, reserve = 562, peak = 579.
PHY-1001 : End build detailed router design. 3.988460s wall, 3.953125s user + 0.046875s system = 4.000000s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 63760, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.260288s wall, 4.218750s user + 0.015625s system = 4.234375s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 612, reserve = 597, peak = 612.
PHY-1001 : End phase 1; 4.266427s wall, 4.234375s user + 0.015625s system = 4.250000s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 2316 net; 2.990222s wall, 2.984375s user + 0.000000s system = 2.984375s CPU (99.8%)

PHY-1022 : len = 529968, over cnt = 228(0%), over = 228, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 616, reserve = 601, peak = 616.
PHY-1001 : End initial routed; 7.595742s wall, 10.234375s user + 0.078125s system = 10.312500s CPU (135.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4331(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.975     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.457611s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 623, reserve = 607, peak = 623.
PHY-1001 : End phase 2; 9.053420s wall, 11.687500s user + 0.078125s system = 11.765625s CPU (130.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 529968, over cnt = 228(0%), over = 228, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.020168s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 528984, over cnt = 50(0%), over = 50, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.247651s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (138.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 529232, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.073620s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (148.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 529248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.042141s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4331(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.975     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.480673s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 44 feed throughs used by 37 nets
PHY-1001 : End commit to database; 0.572075s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (101.1%)

PHY-1001 : Current memory(MB): used = 651, reserve = 637, peak = 651.
PHY-1001 : End phase 3; 2.603175s wall, 2.734375s user + 0.031250s system = 2.765625s CPU (106.2%)

PHY-1003 : Routed, final wirelength = 529248
PHY-1001 : Current memory(MB): used = 653, reserve = 639, peak = 653.
PHY-1001 : End export database. 0.019004s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.2%)

PHY-1001 : End detail routing;  20.193319s wall, 22.875000s user + 0.171875s system = 23.046875s CPU (114.1%)

RUN-1003 : finish command "route" in  22.426989s wall, 25.281250s user + 0.187500s system = 25.468750s CPU (113.6%)

RUN-1004 : used memory is 653 MB, reserved memory is 639 MB, peak memory is 653 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4154   out of  19600   21.19%
#reg                     1723   out of  19600    8.79%
#le                      4502
  #lut only              2779   out of   4502   61.73%
  #reg only               348   out of   4502    7.73%
  #lut&reg               1375   out of   4502   30.54%
#dsp                        5   out of     29   17.24%
#bram                       8   out of     64   12.50%
  #bram9k                   0
  #fifo9k                   8
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                 Type               DriverType         Driver                                                          Fanout
#1        u_image_process/u_Median_Gray/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_5.di                                               717
#2        u_pll/clk0_buf                                           GCLK               pll                u_pll/pll_inst.clkc0                                            175
#3        vga_clk_dup_1                                            GCLK               pll                u_pll/pll_inst.clkc2                                            43
#4        u_camera_init/u_i2c_write/clk                            GCLK               pll                u_pll/pll_inst.clkc4                                            36
#5        u_camera_init/divider2[8]                                GCLK               mslice             u_camera_init/sel2_syn_1639.q0                                  26
#6        u_camera_init/divider2[7]                                GCLK               mslice             u_camera_init/sel2_syn_1637.q0                                  18
#7        u_image_process/wrreq                                    GCLK               lslice             u_image_process/post_img_Sobel_Erosion_Dilation[5]_syn_13.f0    10
#8        u_image_select/mode[3]_syn_26                            GCLK               lslice             u_image_select/mode[3]_syn_33.f0                                10
#9        clk_24m_dup_1                                            GCLK               io                 clk_24m_syn_2.di                                                7
#10       Sdram_Control_4Port/SDRAM_CLK                            GCLK               pll                u_pll/pll_inst.clkc1                                            0
#11       clk_cam                                                  GCLK               pll                u_pll/pll_inst.clkc3                                            0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |4502   |3149    |1005    |1723    |10      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |804    |506     |189     |398     |2       |0       |
|    command1                          |command                                    |47     |47      |0       |41      |0       |0       |
|    control1                          |control_interface                          |101    |68      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |10     |10      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |133    |66      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |133    |66      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |17      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |26      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |73      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |73      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |42     |23      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |30      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |9      |9       |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |113    |69      |44      |23      |0       |0       |
|  u_camera_init                       |camera_init                                |577    |562     |13      |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |167    |167     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |88     |53      |17      |51      |0       |0       |
|  u_image_process                     |image_process                              |2686   |1744    |732     |1095    |8       |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |169    |119     |45      |72      |2       |0       |
|      u_three_martix_4                |three_martix                               |160    |110     |45      |64      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |167    |113     |45      |74      |2       |0       |
|      u_three_martix_3                |three_martix                               |159    |107     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |917    |628     |253     |303     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |728    |431     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |505    |310     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |25      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |17      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |223    |121     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |108    |58      |34      |52      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |432    |239     |120     |193     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |203    |124     |75      |53      |0       |0       |
|      u_three_martix_2                |three_martix                               |229    |115     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |56     |56      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |152    |133     |10      |25      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3241  
    #2          2       567   
    #3          3       499   
    #4          4       185   
    #5        5-10      465   
    #6        11-50     113   
    #7       51-100      10   
    #8       101-500     1    
    #9        >500       1    
  Average     2.73            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2530
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5229, pip num: 44039
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 44
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2196 valid insts, and 137739 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.492180s wall, 46.312500s user + 0.343750s system = 46.656250s CPU (1038.6%)

RUN-1004 : used memory is 623 MB, reserved memory is 607 MB, peak memory is 834 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_204802.log"
