vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/design_of_digital_circuits/pnand/pnand.vhd
source_file = 1, C:/Users/User/Desktop/design_of_digital_circuits/pnand/db/pnand.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = pnand
instance = comp, \s~output\, s~output, pnand, 1
instance = comp, \b~input\, b~input, pnand, 1
instance = comp, \a~input\, a~input, pnand, 1
instance = comp, \s~0\, s~0, pnand, 1
