/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [8:0] _05_;
  wire [5:0] _06_;
  wire [22:0] _07_;
  reg [3:0] _08_;
  wire [8:0] _09_;
  wire [10:0] _10_;
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [23:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [14:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire [16:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(_00_ ? celloutsig_0_0z[21] : celloutsig_0_9z[2]);
  assign celloutsig_0_39z = !(celloutsig_0_23z[1] ? celloutsig_0_27z[0] : celloutsig_0_11z);
  assign celloutsig_1_4z = !(celloutsig_1_1z[4] ? celloutsig_1_1z[0] : celloutsig_1_1z[5]);
  assign celloutsig_0_8z = !(celloutsig_0_2z ? celloutsig_0_0z[3] : celloutsig_0_3z);
  assign celloutsig_0_19z = !(celloutsig_0_18z[9] ? celloutsig_0_8z : celloutsig_0_8z);
  assign celloutsig_0_20z = !(celloutsig_0_15z[0] ? celloutsig_0_19z : _01_);
  assign celloutsig_0_31z = ~celloutsig_0_42z;
  assign celloutsig_0_3z = ~celloutsig_0_2z;
  assign celloutsig_0_37z = ~celloutsig_0_9z[0];
  assign celloutsig_0_22z = ~celloutsig_0_19z;
  assign celloutsig_0_50z = ~celloutsig_0_20z;
  assign celloutsig_1_11z = ~celloutsig_1_1z[8];
  assign celloutsig_0_6z = ~celloutsig_0_4z;
  assign celloutsig_1_15z = ~_02_;
  assign celloutsig_1_18z = ~celloutsig_1_10z[3];
  assign celloutsig_0_11z = ~celloutsig_0_10z;
  assign celloutsig_0_26z = ~celloutsig_0_9z[1];
  assign celloutsig_0_30z = ~((celloutsig_0_15z[3] | celloutsig_0_24z) & (in_data[85] | celloutsig_0_24z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_1z[2]) & (in_data[18] | celloutsig_0_1z[2]));
  assign celloutsig_1_14z = ~((celloutsig_1_2z[1] | celloutsig_1_2z[5]) & (celloutsig_1_1z[7] | _03_));
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_8z) & (celloutsig_0_0z[16] | celloutsig_0_3z));
  assign celloutsig_0_13z = ~((celloutsig_0_6z | in_data[81]) & (celloutsig_0_10z | celloutsig_0_6z));
  assign celloutsig_0_16z = ~((celloutsig_0_1z[0] | in_data[31]) & (_04_ | celloutsig_0_4z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[2] | celloutsig_0_0z[9]) & (celloutsig_0_0z[2] | in_data[74]));
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_29z[8:5], celloutsig_0_1z };
  reg [5:0] _36_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _36_ <= 6'h00;
    else _36_ <= in_data[130:125];
  assign { _06_[5:4], _02_, _06_[2:0] } = _36_;
  reg [22:0] _37_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _37_ <= 23'h000000;
    else _37_ <= { in_data[111:108], _06_[5:4], _02_, _06_[2:0], celloutsig_1_5z, _06_[5:4], _02_, _06_[2:0] };
  assign { _07_[22:4], _03_, _07_[2:0] } = _37_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _08_ <= 4'h0;
    else _08_ <= celloutsig_1_5z[5:2];
  reg [8:0] _39_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _39_ <= 9'h000;
    else _39_ <= { in_data[8:1], celloutsig_0_6z };
  assign { _09_[8], _00_, _09_[6:4], celloutsig_0_42z, _09_[2:1], _01_ } = _39_;
  reg [10:0] _40_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _40_ <= 11'h000;
    else _40_ <= { celloutsig_0_0z[8:6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z };
  assign { _10_[10:2], _04_, _10_[0] } = _40_;
  assign celloutsig_0_4z = celloutsig_0_0z[17:14] == { celloutsig_0_0z[10], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_41z = { celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_39z } == { celloutsig_0_33z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_38z, celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_47z = { celloutsig_0_18z[10:7], celloutsig_0_37z } == _05_[8:4];
  assign celloutsig_1_17z = celloutsig_1_2z[5:1] == { celloutsig_1_1z[6:3], celloutsig_1_14z };
  assign celloutsig_0_14z = { _09_[8], _00_, _09_[6:4], celloutsig_0_11z } == { celloutsig_0_0z[22:20], celloutsig_0_9z };
  assign celloutsig_0_24z = celloutsig_0_0z[12:10] == { celloutsig_0_0z[1], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_36z = { celloutsig_0_18z[16:11], celloutsig_0_4z, celloutsig_0_11z } * _10_[9:2];
  assign celloutsig_1_7z = { in_data[136:130], celloutsig_1_5z } * { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_7z[7:1] * celloutsig_1_7z[13:7];
  assign celloutsig_1_19z = { _06_[1:0], celloutsig_1_11z } * { _08_[3], celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_0_17z = { celloutsig_0_0z[6], celloutsig_0_6z, celloutsig_0_4z } * celloutsig_0_0z[4:2];
  assign celloutsig_0_28z = { celloutsig_0_15z, celloutsig_0_16z } * in_data[45:41];
  assign celloutsig_0_29z = { _00_, _09_[6:4], celloutsig_0_28z, celloutsig_0_22z } * { celloutsig_0_0z[20:12], celloutsig_0_19z };
  assign celloutsig_0_38z = { celloutsig_0_36z[5:2], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_8z } - { in_data[72], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_37z };
  assign celloutsig_1_1z = { _06_[4], _02_, _06_[2:1], _06_[5:4], _02_, _06_[2:0] } - in_data[133:124];
  assign celloutsig_1_5z = in_data[119:113] - { _06_[4], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[19:15] - celloutsig_0_0z[10:6];
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, _09_[8], _00_, _09_[6:4], celloutsig_0_42z, _09_[2:1], _01_ } - { celloutsig_0_0z[5:0], _09_[8], _00_, _09_[6:4], celloutsig_0_42z, _09_[2:1], _01_, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_23z = { in_data[12:7], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_5z } - { in_data[31:14], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[83:61] ~^ in_data[78:56];
  assign celloutsig_0_43z = { _00_, _09_[6:4], celloutsig_0_42z, _09_[2], celloutsig_0_1z, celloutsig_0_15z } ~^ { celloutsig_0_23z[9:5], celloutsig_0_41z, celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_9z };
  assign celloutsig_0_49z = celloutsig_0_23z[19:3] ~^ { celloutsig_0_43z[13:3], celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_11z };
  assign celloutsig_0_51z = { _09_[5:4], celloutsig_0_42z, celloutsig_0_39z, celloutsig_0_47z, celloutsig_0_30z } ~^ celloutsig_0_49z[15:10];
  assign celloutsig_1_2z = celloutsig_1_1z[5:0] ~^ celloutsig_1_1z[8:3];
  assign celloutsig_0_9z = celloutsig_0_0z[4:2] ~^ { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_0z[1], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z } ~^ { celloutsig_0_0z[19], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_27z = celloutsig_0_15z[2:0] ~^ { celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_6z };
  assign _06_[3] = _02_;
  assign _07_[3] = _03_;
  assign { _09_[7], _09_[3], _09_[0] } = { _00_, celloutsig_0_42z, _01_ };
  assign _10_[1] = _04_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
