# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: /home/john/documents/ddchisel/counter/counter.csv
# Generated on: Fri Nov  4 14:58:22 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clock,Input,PIN_P11,3,B3_N0,PIN_P11,2.5 V,,,,,
io_outSeg[7],Output,PIN_D15,7,B7_N0,PIN_D15,2.5 V,,,,,
io_outSeg[6],Output,PIN_C17,7,B7_N0,PIN_C17,2.5 V,,,,,
io_outSeg[5],Output,PIN_D17,7,B7_N0,PIN_D17,2.5 V,,,,,
io_outSeg[4],Output,PIN_E16,7,B7_N0,PIN_E16,2.5 V,,,,,
io_outSeg[3],Output,PIN_C16,7,B7_N0,PIN_C16,2.5 V,,,,,
io_outSeg[2],Output,PIN_C15,7,B7_N0,PIN_C15,2.5 V,,,,,
io_outSeg[1],Output,PIN_E15,7,B7_N0,PIN_E15,2.5 V,,,,,
io_outSeg[0],Output,PIN_C14,7,B7_N0,PIN_C14,2.5 V,,,,,
reset,Input,,,,PIN_A19,,,,,,
