#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5577aaf29f50 .scope module, "kb_controller" "kb_controller" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_rst_n"
    .port_info 1 /INPUT 1 "i_data"
    .port_info 2 /INPUT 1 "i_sclk"
    .port_info 3 /OUTPUT 8 "o_frame_data"
    .port_info 4 /OUTPUT 8 "o_last_data"
v0x5577aafaac10_0 .net "data_out", 7 0, v0x5577aafaa9b0_0;  1 drivers
v0x5577aafaacf0_0 .net "done", 0 0, L_0x5577aafb6c10;  1 drivers
o0x7fefbfdba108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5577aafaad90_0 .net "i_data", 0 0, o0x7fefbfdba108;  0 drivers
o0x7fefbfdba138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5577aafaae60_0 .net "i_rst_n", 0 0, o0x7fefbfdba138;  0 drivers
o0x7fefbfdba168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5577aafaaf30_0 .net "i_sclk", 0 0, o0x7fefbfdba168;  0 drivers
v0x5577aafaafd0_0 .var "o_frame_data", 7 0;
v0x5577aafab070_0 .var "o_last_data", 7 0;
E_0x5577aaf348e0/0 .event negedge, v0x5577aaf86820_0;
E_0x5577aaf348e0/1 .event posedge, v0x5577aafaa8f0_0;
E_0x5577aaf348e0 .event/or E_0x5577aaf348e0/0, E_0x5577aaf348e0/1;
S_0x5577aaf6eb10 .scope module, "kbdriver" "kb_driver" 2 24, 3 1 0, S_0x5577aaf29f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_rst_n"
    .port_info 1 /INPUT 1 "i_data"
    .port_info 2 /INPUT 1 "i_sclk"
    .port_info 3 /OUTPUT 1 "o_done"
    .port_info 4 /OUTPUT 8 "o_frame_data"
L_0x7fefbfd71018 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5577aaf8e840_0 .net/2u *"_s0", 3 0, L_0x7fefbfd71018;  1 drivers
v0x5577aaf8f2b0_0 .net *"_s2", 0 0, L_0x5577aafb6930;  1 drivers
L_0x7fefbfd71060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5577aaf8f350_0 .net/2u *"_s4", 3 0, L_0x7fefbfd71060;  1 drivers
L_0x7fefbfd710a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577aaf7ff30_0 .net/2u *"_s6", 3 0, L_0x7fefbfd710a8;  1 drivers
v0x5577aaf80030_0 .net *"_s8", 3 0, L_0x5577aafb6a50;  1 drivers
v0x5577aaf86750_0 .net "i_data", 0 0, o0x7fefbfdba108;  alias, 0 drivers
v0x5577aaf86820_0 .net "i_rst_n", 0 0, o0x7fefbfdba138;  alias, 0 drivers
v0x5577aafaa830_0 .net "i_sclk", 0 0, o0x7fefbfdba168;  alias, 0 drivers
v0x5577aafaa8f0_0 .net "o_done", 0 0, L_0x5577aafb6c10;  alias, 1 drivers
v0x5577aafaa9b0_0 .var "o_frame_data", 7 0;
v0x5577aafaaa90_0 .var "read_cnt", 3 0;
E_0x5577aaf34cf0 .event negedge, v0x5577aaf86820_0, v0x5577aafaa830_0;
L_0x5577aafb6930 .cmp/ge 4, v0x5577aafaaa90_0, L_0x7fefbfd71018;
L_0x5577aafb6a50 .functor MUXZ 4, L_0x7fefbfd710a8, L_0x7fefbfd71060, L_0x5577aafb6930, C4<>;
L_0x5577aafb6c10 .part L_0x5577aafb6a50, 0, 1;
S_0x5577aaf8d790 .scope module, "top_tb" "top_tb" 4 1;
 .timescale 0 0;
v0x5577aafb5ff0_0 .var/i "i", 31 0;
v0x5577aafb60f0_0 .var "i_clk", 0 0;
v0x5577aafb61b0_0 .var "i_ps2_data", 0 0;
v0x5577aafb6250_0 .var "i_ps2_sclk", 0 0;
v0x5577aafb62f0_0 .var "i_rst_n", 0 0;
v0x5577aafb63e0_0 .net "o_data", 12 0, v0x5577aafadae0_0;  1 drivers
v0x5577aafb6480_0 .net "o_servo0", 0 0, L_0x5577aafc77f0;  1 drivers
v0x5577aafb6570_0 .net "vga_adv_clk", 0 0, L_0x5577aaf36240;  1 drivers
L_0x7fefbfd710f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5577aafb6610_0 .net "vga_blank_n", 0 0, L_0x7fefbfd710f0;  1 drivers
v0x5577aafb66b0_0 .net "vga_hs", 0 0, v0x5577aafb46b0_0;  1 drivers
v0x5577aafb6750_0 .net "vga_rgb", 11 0, L_0x5577aafc85a0;  1 drivers
v0x5577aafb6840_0 .net "vga_vs", 0 0, v0x5577aafb4830_0;  1 drivers
S_0x5577aafab1a0 .scope module, "inst" "top" 4 21, 5 1 0, S_0x5577aaf8d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_rst_n"
    .port_info 1 /INPUT 1 "i_clk"
    .port_info 2 /OUTPUT 13 "o_data"
    .port_info 3 /INPUT 1 "i_ps2_data"
    .port_info 4 /INPUT 1 "i_ps2_sclk"
    .port_info 5 /OUTPUT 1 "o_servo0"
    .port_info 6 /OUTPUT 1 "vga_adv_clk"
    .port_info 7 /OUTPUT 1 "vga_blank_n"
    .port_info 8 /OUTPUT 1 "vga_sync_n"
    .port_info 9 /OUTPUT 1 "vga_hs"
    .port_info 10 /OUTPUT 1 "vga_vs"
    .port_info 11 /OUTPUT 12 "vga_rgb"
P_0x5577aafab390 .param/l "DIVIDE_DATA" 0 5 30, +C4<00000000000000000000000000000010>;
P_0x5577aafab3d0 .param/l "DUTY_CYCLE" 0 5 29, +C4<00000000000000000000000000110010>;
P_0x5577aafab410 .param/l "H_BACK" 0 5 35, C4<00000110000>;
P_0x5577aafab450 .param/l "H_DISP" 0 5 32, C4<01010000000>;
P_0x5577aafab490 .param/l "H_FRONT" 0 5 33, C4<00000010000>;
P_0x5577aafab4d0 .param/l "H_SYNC" 0 5 34, C4<00001100000>;
P_0x5577aafab510 .param/l "H_TOTAL" 0 5 36, C4<01100100000>;
P_0x5577aafab550 .param/l "MULTIPLY_DATA" 0 5 31, +C4<00000000000000000000000000000001>;
P_0x5577aafab590 .param/l "V_BACK" 0 5 40, C4<0000100001>;
P_0x5577aafab5d0 .param/l "V_DISP" 0 5 37, C4<0111100000>;
P_0x5577aafab610 .param/l "V_FRONT" 0 5 38, C4<0000001010>;
P_0x5577aafab650 .param/l "V_SYNC" 0 5 39, C4<0000000010>;
P_0x5577aafab690 .param/l "V_TOTAL" 0 5 41, C4<1000001101>;
L_0x5577aaf36240 .functor NOT 1, v0x5577aafae3c0_0, C4<0>, C4<0>, C4<0>;
L_0x5577aaf36070 .functor NOT 1, v0x5577aafb62f0_0, C4<0>, C4<0>, C4<0>;
v0x5577aafb4bb0_0 .net "clk_vga", 0 0, v0x5577aafae3c0_0;  1 drivers
v0x5577aafb4c70_0 .net "current_state", 4 0, v0x5577aafad6d0_0;  1 drivers
v0x5577aafb4d60_0 .net "i_clk", 0 0, v0x5577aafb60f0_0;  1 drivers
v0x5577aafb4e30_0 .net "i_ps2_data", 0 0, v0x5577aafb61b0_0;  1 drivers
v0x5577aafb4ed0_0 .net "i_ps2_sclk", 0 0, v0x5577aafb6250_0;  1 drivers
v0x5577aafb5010_0 .net "i_rst_n", 0 0, v0x5577aafb62f0_0;  1 drivers
v0x5577aafb50b0_0 .net "kb_state", 9 0, v0x5577aafb0190_0;  1 drivers
v0x5577aafb51a0_0 .net "o_data", 12 0, v0x5577aafadae0_0;  alias, 1 drivers
v0x5577aafb5290_0 .net "o_servo0", 0 0, L_0x5577aafc77f0;  alias, 1 drivers
o0x7fefbfdba678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5577aafb5330_0 .net "replaying", 0 0, o0x7fefbfdba678;  0 drivers
v0x5577aafb53d0_0 .net "servo1", 12 0, v0x5577aafadbc0_0;  1 drivers
v0x5577aafb5470_0 .net "servo2", 12 0, v0x5577aafadca0_0;  1 drivers
v0x5577aafb5510_0 .net "servo3", 12 0, v0x5577aafadd80_0;  1 drivers
v0x5577aafb55b0_0 .net "tot_state", 4 0, v0x5577aafade60_0;  1 drivers
v0x5577aafb5680_0 .net "vga_adv_clk", 0 0, L_0x5577aaf36240;  alias, 1 drivers
v0x5577aafb5720_0 .net "vga_blank_n", 0 0, L_0x7fefbfd710f0;  alias, 1 drivers
v0x5577aafb57c0_0 .net "vga_data", 11 0, v0x5577aafb2630_0;  1 drivers
v0x5577aafb5990_0 .net "vga_hs", 0 0, v0x5577aafb46b0_0;  alias, 1 drivers
v0x5577aafb5a30_0 .net "vga_rgb", 11 0, L_0x5577aafc85a0;  alias, 1 drivers
L_0x7fefbfd71138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5577aafb5b00_0 .net "vga_sync_n", 0 0, L_0x7fefbfd71138;  1 drivers
v0x5577aafb5ba0_0 .net "vga_vs", 0 0, v0x5577aafb4830_0;  alias, 1 drivers
v0x5577aafb5c70_0 .net "vga_xpos", 9 0, L_0x5577aafc7c00;  1 drivers
v0x5577aafb5d60_0 .net "vga_ypos", 9 0, L_0x5577aafc8140;  1 drivers
S_0x5577aafabdf0 .scope module, "data_ctr_ist" "data_controller" 5 69, 6 1 0, S_0x5577aafab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_rst_n"
    .port_info 2 /INPUT 10 "i_keyboard_status"
    .port_info 3 /OUTPUT 13 "servo0"
    .port_info 4 /OUTPUT 13 "servo1"
    .port_info 5 /OUTPUT 13 "servo2"
    .port_info 6 /OUTPUT 13 "servo3"
    .port_info 7 /OUTPUT 1 "replaying"
    .port_info 8 /OUTPUT 5 "tot_state"
    .port_info 9 /OUTPUT 5 "current_state"
P_0x5577aafabfe0 .param/l "kb_a" 1 6 28, +C4<00000000000000000000000000000010>;
P_0x5577aafac020 .param/l "kb_d" 1 6 29, +C4<00000000000000000000000000000011>;
P_0x5577aafac060 .param/l "kb_enter" 1 6 35, +C4<00000000000000000000000000001001>;
P_0x5577aafac0a0 .param/l "kb_i" 1 6 30, +C4<00000000000000000000000000000100>;
P_0x5577aafac0e0 .param/l "kb_j" 1 6 32, +C4<00000000000000000000000000000110>;
P_0x5577aafac120 .param/l "kb_k" 1 6 31, +C4<00000000000000000000000000000101>;
P_0x5577aafac160 .param/l "kb_l" 1 6 33, +C4<00000000000000000000000000000111>;
P_0x5577aafac1a0 .param/l "kb_s" 1 6 27, +C4<00000000000000000000000000000001>;
P_0x5577aafac1e0 .param/l "kb_space" 1 6 34, +C4<00000000000000000000000000001000>;
P_0x5577aafac220 .param/l "kb_w" 1 6 26, +C4<00000000000000000000000000000000>;
P_0x5577aafac260 .param/l "servo_default" 1 6 21, +C4<00000000000000000000000010010110>;
P_0x5577aafac2a0 .param/l "servo_lower_limit" 1 6 24, +C4<00000000000000000000000000110010>;
P_0x5577aafac2e0 .param/l "servo_step" 1 6 22, +C4<00000000000000000000000000000101>;
P_0x5577aafac320 .param/l "servo_upper_limit" 1 6 23, +C4<00000000000000000000001111000101>;
P_0x5577aafac360 .param/l "state_replay" 1 6 19, +C4<00000000000000000000000000000001>;
P_0x5577aafac3a0 .param/l "state_update" 1 6 18, +C4<00000000000000000000000000000000>;
v0x5577aafad570_0 .net "controller_clk", 0 0, v0x5577aafad320_0;  1 drivers
v0x5577aafad610_0 .var "controller_state", 4 0;
v0x5577aafad6d0_0 .var "current_state", 4 0;
v0x5577aafad7c0_0 .net "i_clk", 0 0, v0x5577aafb60f0_0;  alias, 1 drivers
v0x5577aafad890_0 .net "i_keyboard_status", 9 0, v0x5577aafb0190_0;  alias, 1 drivers
v0x5577aafad9a0_0 .net "i_rst_n", 0 0, v0x5577aafb62f0_0;  alias, 1 drivers
v0x5577aafada40_0 .net "replaying", 0 0, o0x7fefbfdba678;  alias, 0 drivers
v0x5577aafadae0_0 .var "servo0", 12 0;
v0x5577aafadbc0_0 .var "servo1", 12 0;
v0x5577aafadca0_0 .var "servo2", 12 0;
v0x5577aafadd80_0 .var "servo3", 12 0;
v0x5577aafade60_0 .var "tot_state", 4 0;
E_0x5577aaf35120/0 .event negedge, v0x5577aafad3e0_0;
E_0x5577aaf35120/1 .event posedge, v0x5577aafad320_0;
E_0x5577aaf35120 .event/or E_0x5577aaf35120/0, E_0x5577aaf35120/1;
S_0x5577aafacd00 .scope module, "time_generator" "time_divider" 6 41, 7 1 0, S_0x5577aafabdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 1 "o_clk"
P_0x5577aafacef0 .param/l "ratio" 0 7 3, +C4<00000000100110001001011010000000>;
v0x5577aafad070_0 .var "count", 31 0;
v0x5577aafad170_0 .net "i_clk", 0 0, v0x5577aafb60f0_0;  alias, 1 drivers
v0x5577aafad230_0 .var/i "lim", 31 0;
v0x5577aafad320_0 .var "o_clk", 0 0;
v0x5577aafad3e0_0 .net "rst_n", 0 0, v0x5577aafb62f0_0;  alias, 1 drivers
E_0x5577aaf35530/0 .event negedge, v0x5577aafad3e0_0;
E_0x5577aaf35530/1 .event posedge, v0x5577aafad170_0;
E_0x5577aaf35530 .event/or E_0x5577aaf35530/0, E_0x5577aaf35530/1;
S_0x5577aafae080 .scope module, "div_inst" "div" 5 115, 8 7 0, S_0x5577aafab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "clk_out"
v0x5577aafae2b0_0 .net "clk", 0 0, v0x5577aafb60f0_0;  alias, 1 drivers
v0x5577aafae3c0_0 .var "clk_out", 0 0;
v0x5577aafae480_0 .var "cnt", 31 0;
v0x5577aafae540_0 .net "rst", 0 0, L_0x5577aaf36070;  1 drivers
E_0x5577aaf35b40 .event posedge, v0x5577aafae540_0, v0x5577aafad170_0;
S_0x5577aafae680 .scope module, "kb_controller_inst" "kb_controller_advanced" 5 61, 9 1 0, S_0x5577aafab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_rst_n"
    .port_info 1 /INPUT 1 "i_data"
    .port_info 2 /INPUT 1 "i_sclk"
    .port_info 3 /OUTPUT 10 "o_keyboard_status"
P_0x5577aafae880 .param/l "kb_code_A" 1 9 18, C4<00011100>;
P_0x5577aafae8c0 .param/l "kb_code_BREAK" 1 9 26, C4<11110000>;
P_0x5577aafae900 .param/l "kb_code_D" 1 9 19, C4<00100011>;
P_0x5577aafae940 .param/l "kb_code_ENTER" 1 9 25, C4<01011010>;
P_0x5577aafae980 .param/l "kb_code_I" 1 9 20, C4<01000011>;
P_0x5577aafae9c0 .param/l "kb_code_J" 1 9 22, C4<00111011>;
P_0x5577aafaea00 .param/l "kb_code_K" 1 9 21, C4<01000010>;
P_0x5577aafaea40 .param/l "kb_code_L" 1 9 23, C4<01001011>;
P_0x5577aafaea80 .param/l "kb_code_S" 1 9 17, C4<00011011>;
P_0x5577aafaeac0 .param/l "kb_code_SPACE" 1 9 24, C4<00101001>;
P_0x5577aafaeb00 .param/l "kb_code_W" 1 9 16, C4<00011101>;
v0x5577aafafdd0_0 .net "data_out", 7 0, v0x5577aafafb70_0;  1 drivers
v0x5577aafafeb0_0 .net "done", 0 0, L_0x5577aafb7070;  1 drivers
v0x5577aafaff50_0 .net "i_data", 0 0, v0x5577aafb61b0_0;  alias, 1 drivers
v0x5577aafb0050_0 .net "i_rst_n", 0 0, v0x5577aafb62f0_0;  alias, 1 drivers
v0x5577aafb00f0_0 .net "i_sclk", 0 0, v0x5577aafb6250_0;  alias, 1 drivers
v0x5577aafb0190_0 .var "o_keyboard_status", 9 0;
v0x5577aafb0260_0 .var "release_flag", 0 0;
E_0x5577aaf90af0/0 .event negedge, v0x5577aafad3e0_0;
E_0x5577aaf90af0/1 .event posedge, v0x5577aafafa20_0;
E_0x5577aaf90af0 .event/or E_0x5577aaf90af0/0, E_0x5577aaf90af0/1;
S_0x5577aafaf050 .scope module, "kbdriver" "kb_driver" 9 38, 3 1 0, S_0x5577aafae680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_rst_n"
    .port_info 1 /INPUT 1 "i_data"
    .port_info 2 /INPUT 1 "i_sclk"
    .port_info 3 /OUTPUT 1 "o_done"
    .port_info 4 /OUTPUT 8 "o_frame_data"
L_0x7fefbfd71180 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5577aafaf2f0_0 .net/2u *"_s0", 3 0, L_0x7fefbfd71180;  1 drivers
v0x5577aafaf3f0_0 .net *"_s2", 0 0, L_0x5577aafb6df0;  1 drivers
L_0x7fefbfd711c8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5577aafaf4b0_0 .net/2u *"_s4", 3 0, L_0x7fefbfd711c8;  1 drivers
L_0x7fefbfd71210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577aafaf5a0_0 .net/2u *"_s6", 3 0, L_0x7fefbfd71210;  1 drivers
v0x5577aafaf680_0 .net *"_s8", 3 0, L_0x5577aafb6ee0;  1 drivers
v0x5577aafaf7b0_0 .net "i_data", 0 0, v0x5577aafb61b0_0;  alias, 1 drivers
v0x5577aafaf870_0 .net "i_rst_n", 0 0, v0x5577aafb62f0_0;  alias, 1 drivers
v0x5577aafaf960_0 .net "i_sclk", 0 0, v0x5577aafb6250_0;  alias, 1 drivers
v0x5577aafafa20_0 .net "o_done", 0 0, L_0x5577aafb7070;  alias, 1 drivers
v0x5577aafafb70_0 .var "o_frame_data", 7 0;
v0x5577aafafc50_0 .var "read_cnt", 3 0;
E_0x5577aafaf270 .event negedge, v0x5577aafad3e0_0, v0x5577aafaf960_0;
L_0x5577aafb6df0 .cmp/ge 4, v0x5577aafafc50_0, L_0x7fefbfd71180;
L_0x5577aafb6ee0 .functor MUXZ 4, L_0x7fefbfd71210, L_0x7fefbfd711c8, L_0x5577aafb6df0, C4<>;
L_0x5577aafb7070 .part L_0x5577aafb6ee0, 0, 1;
S_0x5577aafb0330 .scope module, "servo_driver0" "pwm_driver" 5 82, 10 1 0, S_0x5577aafab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_rst_n"
    .port_info 2 /INPUT 13 "data"
    .port_info 3 /OUTPUT 1 "o_signal"
L_0x5577aaf36160 .functor AND 1, L_0x5577aafc7370, L_0x5577aafc7460, C4<1>, C4<1>;
v0x5577aafb0e00_0 .net *"_s0", 31 0, L_0x5577aafb71b0;  1 drivers
v0x5577aafb0ee0_0 .net *"_s10", 0 0, L_0x5577aaf36160;  1 drivers
L_0x7fefbfd712e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577aafb0fa0_0 .net/2s *"_s12", 1 0, L_0x7fefbfd712e8;  1 drivers
L_0x7fefbfd71330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577aafb1060_0 .net/2s *"_s14", 1 0, L_0x7fefbfd71330;  1 drivers
v0x5577aafb1140_0 .net *"_s16", 1 0, L_0x5577aafc7630;  1 drivers
L_0x7fefbfd71258 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577aafb1220_0 .net *"_s3", 18 0, L_0x7fefbfd71258;  1 drivers
L_0x7fefbfd712a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577aafb1300_0 .net/2u *"_s4", 31 0, L_0x7fefbfd712a0;  1 drivers
v0x5577aafb13e0_0 .net *"_s6", 0 0, L_0x5577aafc7370;  1 drivers
v0x5577aafb14a0_0 .net *"_s8", 0 0, L_0x5577aafc7460;  1 drivers
v0x5577aafb15f0_0 .var "counter", 12 0;
v0x5577aafb16d0_0 .net "data", 12 0, v0x5577aafadae0_0;  alias, 1 drivers
v0x5577aafb1790_0 .net "gen_clk", 0 0, v0x5577aafb0bd0_0;  1 drivers
v0x5577aafb1860_0 .net "i_clk", 0 0, v0x5577aafb60f0_0;  alias, 1 drivers
v0x5577aafb1990_0 .net "i_rst_n", 0 0, v0x5577aafb62f0_0;  alias, 1 drivers
v0x5577aafb1a30_0 .net "o_signal", 0 0, L_0x5577aafc77f0;  alias, 1 drivers
E_0x5577aafb0500/0 .event negedge, v0x5577aafad3e0_0;
E_0x5577aafb0500/1 .event posedge, v0x5577aafb0bd0_0;
E_0x5577aafb0500 .event/or E_0x5577aafb0500/0, E_0x5577aafb0500/1;
L_0x5577aafb71b0 .concat [ 13 19 0 0], v0x5577aafb15f0_0, L_0x7fefbfd71258;
L_0x5577aafc7370 .cmp/ge 32, L_0x5577aafb71b0, L_0x7fefbfd712a0;
L_0x5577aafc7460 .cmp/ge 13, v0x5577aafadae0_0, v0x5577aafb15f0_0;
L_0x5577aafc7630 .functor MUXZ 2, L_0x7fefbfd71330, L_0x7fefbfd712e8, L_0x5577aaf36160, C4<>;
L_0x5577aafc77f0 .part L_0x5577aafc7630, 0, 1;
S_0x5577aafb0580 .scope module, "div_inst" "time_divider" 10 11, 7 1 0, S_0x5577aafb0330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 1 "o_clk"
P_0x5577aafb0770 .param/l "ratio" 0 7 3, +C4<00000000000000000000000000000100>;
v0x5577aafb0940_0 .var "count", 31 0;
v0x5577aafb0a40_0 .net "i_clk", 0 0, v0x5577aafb60f0_0;  alias, 1 drivers
v0x5577aafb0b00_0 .var/i "lim", 31 0;
v0x5577aafb0bd0_0 .var "o_clk", 0 0;
v0x5577aafb0c90_0 .net "rst_n", 0 0, v0x5577aafb62f0_0;  alias, 1 drivers
S_0x5577aafb1b60 .scope module, "vga_display_inst" "vga_display" 5 96, 11 10 0, S_0x5577aafab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 10 "vga_xpos"
    .port_info 3 /INPUT 10 "vga_ypos"
    .port_info 4 /OUTPUT 12 "vga_data"
P_0x5577aafb1ce0 .param/l "BLACK" 1 11 28, C4<000000000000>;
P_0x5577aafb1d20 .param/l "BLUE" 1 11 26, C4<000000001111>;
P_0x5577aafb1d60 .param/l "CYAN" 1 11 30, C4<101010101010>;
P_0x5577aafb1da0 .param/l "GREEN" 1 11 25, C4<000011110000>;
P_0x5577aafb1de0 .param/l "H_DISP" 0 11 12, C4<01010000000>;
P_0x5577aafb1e20 .param/l "RED" 1 11 24, C4<111100000000>;
P_0x5577aafb1e60 .param/l "ROYAL" 1 11 31, C4<111111110000>;
P_0x5577aafb1ea0 .param/l "V_DISP" 0 11 13, C4<0111100000>;
P_0x5577aafb1ee0 .param/l "WHITE" 1 11 27, C4<111111111111>;
P_0x5577aafb1f20 .param/l "YELLOW" 1 11 29, C4<000011111111>;
v0x5577aafb24d0_0 .net "clk", 0 0, v0x5577aafae3c0_0;  alias, 1 drivers
v0x5577aafb2590_0 .net "rst_n", 0 0, v0x5577aafb62f0_0;  alias, 1 drivers
v0x5577aafb2630_0 .var "vga_data", 11 0;
v0x5577aafb2700_0 .net "vga_xpos", 9 0, L_0x5577aafc7c00;  alias, 1 drivers
v0x5577aafb27e0_0 .net "vga_ypos", 9 0, L_0x5577aafc8140;  alias, 1 drivers
E_0x5577aafb1fc0/0 .event negedge, v0x5577aafad3e0_0;
E_0x5577aafb1fc0/1 .event posedge, v0x5577aafae3c0_0;
E_0x5577aafb1fc0 .event/or E_0x5577aafb1fc0/0, E_0x5577aafb1fc0/1;
S_0x5577aafb29b0 .scope module, "vga_driver_inst" "vga_driver" 5 130, 12 10 0, S_0x5577aafab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_vga"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 12 "vga_data"
    .port_info 3 /OUTPUT 12 "vga_rgb"
    .port_info 4 /OUTPUT 1 "vga_hs"
    .port_info 5 /OUTPUT 1 "vga_vs"
    .port_info 6 /OUTPUT 10 "vga_xpos"
    .port_info 7 /OUTPUT 10 "vga_ypos"
P_0x5577aafb2b80 .param/l "H_BACK" 0 12 17, C4<00000110000>;
P_0x5577aafb2bc0 .param/l "H_DISP" 0 12 14, C4<01010000000>;
P_0x5577aafb2c00 .param/l "H_FRONT" 0 12 15, C4<00000010000>;
P_0x5577aafb2c40 .param/l "H_SYNC" 0 12 16, C4<00001100000>;
P_0x5577aafb2c80 .param/l "H_TOTAL" 0 12 18, C4<01100100000>;
P_0x5577aafb2cc0 .param/l "V_BACK" 0 12 23, C4<0000100001>;
P_0x5577aafb2d00 .param/l "V_DISP" 0 12 20, C4<0111100000>;
P_0x5577aafb2d40 .param/l "V_FRONT" 0 12 21, C4<0000001010>;
P_0x5577aafb2d80 .param/l "V_SYNC" 0 12 22, C4<0000000010>;
P_0x5577aafb2dc0 .param/l "V_TOTAL" 0 12 24, C4<1000001101>;
L_0x5577aaf25250 .functor AND 1, L_0x5577aafc82d0, L_0x5577aafc8410, C4<1>, C4<1>;
L_0x7fefbfd71378 .functor BUFT 1, C4<01010000000>, C4<0>, C4<0>, C4<0>;
v0x5577aafb33d0_0 .net/2u *"_s0", 10 0, L_0x7fefbfd71378;  1 drivers
L_0x7fefbfd71408 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5577aafb34d0_0 .net/2u *"_s10", 9 0, L_0x7fefbfd71408;  1 drivers
L_0x7fefbfd71450 .functor BUFT 1, C4<0111100000>, C4<0>, C4<0>, C4<0>;
v0x5577aafb35b0_0 .net/2u *"_s14", 9 0, L_0x7fefbfd71450;  1 drivers
v0x5577aafb3670_0 .net *"_s16", 0 0, L_0x5577aafc7dc0;  1 drivers
L_0x7fefbfd71498 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5577aafb3730_0 .net/2u *"_s18", 9 0, L_0x7fefbfd71498;  1 drivers
v0x5577aafb3860_0 .net *"_s2", 0 0, L_0x5577aafc78e0;  1 drivers
v0x5577aafb3920_0 .net *"_s20", 9 0, L_0x5577aafc7fc0;  1 drivers
L_0x7fefbfd714e0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5577aafb3a00_0 .net/2u *"_s22", 9 0, L_0x7fefbfd714e0;  1 drivers
L_0x7fefbfd71528 .functor BUFT 1, C4<01010000000>, C4<0>, C4<0>, C4<0>;
v0x5577aafb3ae0_0 .net/2u *"_s26", 10 0, L_0x7fefbfd71528;  1 drivers
v0x5577aafb3c50_0 .net *"_s28", 0 0, L_0x5577aafc82d0;  1 drivers
L_0x7fefbfd71570 .functor BUFT 1, C4<0111100000>, C4<0>, C4<0>, C4<0>;
v0x5577aafb3d10_0 .net/2u *"_s30", 9 0, L_0x7fefbfd71570;  1 drivers
v0x5577aafb3df0_0 .net *"_s32", 0 0, L_0x5577aafc8410;  1 drivers
v0x5577aafb3eb0_0 .net *"_s34", 0 0, L_0x5577aaf25250;  1 drivers
L_0x7fefbfd715b8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577aafb3f70_0 .net/2u *"_s36", 11 0, L_0x7fefbfd715b8;  1 drivers
v0x5577aafb4050_0 .net *"_s5", 9 0, L_0x5577aafc79d0;  1 drivers
L_0x7fefbfd713c0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5577aafb4130_0 .net/2u *"_s6", 9 0, L_0x7fefbfd713c0;  1 drivers
v0x5577aafb4210_0 .net *"_s8", 9 0, L_0x5577aafc7ac0;  1 drivers
v0x5577aafb42f0_0 .net "clk_vga", 0 0, v0x5577aafae3c0_0;  alias, 1 drivers
v0x5577aafb4390_0 .var "hcnt", 10 0;
v0x5577aafb4470_0 .net "rst_n", 0 0, v0x5577aafb62f0_0;  alias, 1 drivers
v0x5577aafb4510_0 .var "vcnt", 9 0;
v0x5577aafb45f0_0 .net "vga_data", 11 0, v0x5577aafb2630_0;  alias, 1 drivers
v0x5577aafb46b0_0 .var "vga_hs", 0 0;
v0x5577aafb4750_0 .net "vga_rgb", 11 0, L_0x5577aafc85a0;  alias, 1 drivers
v0x5577aafb4830_0 .var "vga_vs", 0 0;
v0x5577aafb48f0_0 .net "vga_xpos", 9 0, L_0x5577aafc7c00;  alias, 1 drivers
v0x5577aafb49b0_0 .net "vga_ypos", 9 0, L_0x5577aafc8140;  alias, 1 drivers
L_0x5577aafc78e0 .cmp/gt 11, L_0x7fefbfd71378, v0x5577aafb4390_0;
L_0x5577aafc79d0 .part v0x5577aafb4390_0, 0, 10;
L_0x5577aafc7ac0 .arith/sum 10, L_0x5577aafc79d0, L_0x7fefbfd713c0;
L_0x5577aafc7c00 .functor MUXZ 10, L_0x7fefbfd71408, L_0x5577aafc7ac0, L_0x5577aafc78e0, C4<>;
L_0x5577aafc7dc0 .cmp/gt 10, L_0x7fefbfd71450, v0x5577aafb4510_0;
L_0x5577aafc7fc0 .arith/sum 10, v0x5577aafb4510_0, L_0x7fefbfd71498;
L_0x5577aafc8140 .functor MUXZ 10, L_0x7fefbfd714e0, L_0x5577aafc7fc0, L_0x5577aafc7dc0, C4<>;
L_0x5577aafc82d0 .cmp/gt 11, L_0x7fefbfd71528, v0x5577aafb4390_0;
L_0x5577aafc8410 .cmp/gt 10, L_0x7fefbfd71570, v0x5577aafb4510_0;
L_0x5577aafc85a0 .functor MUXZ 12, L_0x7fefbfd715b8, v0x5577aafb2630_0, L_0x5577aaf25250, C4<>;
    .scope S_0x5577aaf6eb10;
T_0 ;
    %wait E_0x5577aaf34cf0;
    %load/vec4 v0x5577aaf86820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577aafaaa90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577aafaa9b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5577aafaaa90_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5577aaf86750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5577aafaaa90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5577aafaaa90_0, 0;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5577aafaaa90_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafaaa90_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5577aaf86750_0;
    %load/vec4 v0x5577aafaaa90_0;
    %subi 1, 0, 4;
    %ix/vec4 4;
    %store/vec4 v0x5577aafaa9b0_0, 4, 1;
    %load/vec4 v0x5577aafaaa90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5577aafaaa90_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577aafaaa90_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5577aaf29f50;
T_1 ;
    %wait E_0x5577aaf348e0;
    %load/vec4 v0x5577aafaae60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577aafaafd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5577aafaafd0_0;
    %store/vec4 v0x5577aafab070_0, 0, 8;
    %load/vec4 v0x5577aafaac10_0;
    %store/vec4 v0x5577aafaafd0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5577aafaf050;
T_2 ;
    %wait E_0x5577aafaf270;
    %load/vec4 v0x5577aafaf870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577aafafc50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577aafafb70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5577aafafc50_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5577aafaf7b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5577aafafc50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5577aafafc50_0, 0;
T_2.4 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5577aafafc50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafafc50_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x5577aafaf7b0_0;
    %load/vec4 v0x5577aafafc50_0;
    %subi 1, 0, 4;
    %ix/vec4 4;
    %store/vec4 v0x5577aafafb70_0, 4, 1;
    %load/vec4 v0x5577aafafc50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5577aafafc50_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577aafafc50_0, 0;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5577aafae680;
T_3 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5577aafb0190_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577aafb0260_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5577aafae680;
T_4 ;
    %wait E_0x5577aaf90af0;
    %load/vec4 v0x5577aafb0050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5577aafb0190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577aafb0260_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5577aafb0260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5577aafafdd0_0;
    %dup/vec4;
    %pushi/vec4 29, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 8;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 8;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 90, 0, 8;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 8;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 6, 4;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 7, 4;
    %inv;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 8, 5;
    %inv;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x5577aafb0190_0;
    %parti/s 1, 9, 5;
    %inv;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577aafb0190_0, 4, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577aafb0260_0, 0;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577aafb0260_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5577aafb0190_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5577aafacd00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577aafad320_0, 0, 1;
    %pushi/vec4 5000000, 0, 32;
    %store/vec4 v0x5577aafad230_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5577aafacd00;
T_6 ;
    %wait E_0x5577aaf35530;
    %load/vec4 v0x5577aafad3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577aafad070_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5577aafad070_0;
    %load/vec4 v0x5577aafad230_0;
    %cmp/u;
    %jmp/0xz  T_6.2, 5;
    %load/vec4 v0x5577aafad070_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577aafad070_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577aafad070_0, 0;
    %load/vec4 v0x5577aafad320_0;
    %inv;
    %assign/vec4 v0x5577aafad320_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5577aafabdf0;
T_7 ;
    %wait E_0x5577aaf35120;
    %load/vec4 v0x5577aafad9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 150, 0, 13;
    %assign/vec4 v0x5577aafadae0_0, 0;
    %pushi/vec4 150, 0, 13;
    %assign/vec4 v0x5577aafadbc0_0, 0;
    %pushi/vec4 150, 0, 13;
    %assign/vec4 v0x5577aafadca0_0, 0;
    %pushi/vec4 150, 0, 13;
    %assign/vec4 v0x5577aafadd80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577aafade60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577aafad6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577aafad610_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5577aafad890_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5577aafadae0_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %pad/u 13;
    %store/vec4 v0x5577aafadae0_0, 0, 13;
    %pushi/vec4 965, 0, 32;
    %load/vec4 v0x5577aafadae0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.4, 5;
    %pushi/vec4 965, 0, 13;
    %store/vec4 v0x5577aafadae0_0, 0, 13;
T_7.4 ;
T_7.2 ;
    %load/vec4 v0x5577aafad890_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5577aafadae0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %pad/u 13;
    %store/vec4 v0x5577aafadae0_0, 0, 13;
    %load/vec4 v0x5577aafadae0_0;
    %pad/u 32;
    %cmpi/u 50, 0, 32;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 50, 0, 13;
    %store/vec4 v0x5577aafadae0_0, 0, 13;
T_7.8 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5577aafb0580;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577aafb0bd0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5577aafb0b00_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x5577aafb0580;
T_9 ;
    %wait E_0x5577aaf35530;
    %load/vec4 v0x5577aafb0c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577aafb0940_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5577aafb0940_0;
    %load/vec4 v0x5577aafb0b00_0;
    %cmp/u;
    %jmp/0xz  T_9.2, 5;
    %load/vec4 v0x5577aafb0940_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577aafb0940_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577aafb0940_0, 0;
    %load/vec4 v0x5577aafb0bd0_0;
    %inv;
    %assign/vec4 v0x5577aafb0bd0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5577aafb0330;
T_10 ;
    %wait E_0x5577aafb0500;
    %load/vec4 v0x5577aafb1990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5577aafb15f0_0, 0, 13;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5577aafb15f0_0;
    %pad/u 32;
    %cmpi/e 2000, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5577aafb15f0_0, 0, 13;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5577aafb15f0_0;
    %addi 1, 0, 13;
    %store/vec4 v0x5577aafb15f0_0, 0, 13;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5577aafb1b60;
T_11 ;
    %wait E_0x5577aafb1fc0;
    %load/vec4 v0x5577aafb2590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5577aafb2630_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 11;
    %cmpi/u 80, 0, 11;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 3840, 0, 12;
    %assign/vec4 v0x5577aafb2630_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmpi/u 160, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 240, 0, 12;
    %assign/vec4 v0x5577aafb2630_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmpi/u 240, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 15, 0, 12;
    %assign/vec4 v0x5577aafb2630_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmpi/u 320, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 4095, 0, 12;
    %assign/vec4 v0x5577aafb2630_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 320, 0, 32;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmpi/u 400, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5577aafb2630_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 400, 0, 32;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 255, 0, 12;
    %assign/vec4 v0x5577aafb2630_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 480, 0, 32;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafb2700_0;
    %pad/u 32;
    %cmpi/u 560, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %pushi/vec4 2730, 0, 12;
    %assign/vec4 v0x5577aafb2630_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %pushi/vec4 4080, 0, 12;
    %assign/vec4 v0x5577aafb2630_0, 0;
T_11.15 ;
T_11.13 ;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5577aafae080;
T_12 ;
    %wait E_0x5577aaf35b40;
    %load/vec4 v0x5577aafae540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577aafae480_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5577aafae480_0;
    %addi 1073741824, 0, 32;
    %assign/vec4 v0x5577aafae480_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5577aafae080;
T_13 ;
    %wait E_0x5577aaf35b40;
    %load/vec4 v0x5577aafae540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577aafae3c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5577aafae480_0;
    %cmpi/u 2147483647, 0, 32;
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577aafae3c0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577aafae3c0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5577aafb29b0;
T_14 ;
    %wait E_0x5577aafb1fc0;
    %load/vec4 v0x5577aafb4470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5577aafb4390_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5577aafb4390_0;
    %cmpi/u 799, 0, 11;
    %jmp/0xz  T_14.2, 5;
    %load/vec4 v0x5577aafb4390_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5577aafb4390_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5577aafb4390_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5577aafb29b0;
T_15 ;
    %wait E_0x5577aafb1fc0;
    %load/vec4 v0x5577aafb4470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577aafb46b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 655, 0, 11;
    %load/vec4 v0x5577aafb4390_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafb4390_0;
    %cmpi/u 751, 0, 11;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577aafb46b0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577aafb46b0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5577aafb29b0;
T_16 ;
    %wait E_0x5577aafb1fc0;
    %load/vec4 v0x5577aafb4470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5577aafb4510_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5577aafb4390_0;
    %pad/u 32;
    %cmpi/e 639, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x5577aafb4510_0;
    %cmpi/u 524, 0, 10;
    %jmp/0xz  T_16.4, 5;
    %load/vec4 v0x5577aafb4510_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5577aafb4510_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5577aafb4510_0, 0;
T_16.5 ;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5577aafb4510_0;
    %assign/vec4 v0x5577aafb4510_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5577aafb29b0;
T_17 ;
    %wait E_0x5577aafb1fc0;
    %load/vec4 v0x5577aafb4470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577aafb4830_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 489, 0, 10;
    %load/vec4 v0x5577aafb4510_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5577aafb4510_0;
    %cmpi/u 491, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577aafb4830_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577aafb4830_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5577aaf8d790;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577aafb62f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577aafb60f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577aafb62f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577aafb62f0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5577aaf8d790;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577aafb5ff0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x5577aafb5ff0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_19.1, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577aafb60f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577aafb60f0_0, 0, 1;
    %load/vec4 v0x5577aafb5ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5577aafb5ff0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x5577aaf8d790;
T_20 ;
    %vpi_call 4 53 "$dumpfile", "./build/wave2.vcd" {0 0 0};
    %vpi_call 4 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5577aaf8d790 {0 0 0};
    %delay 100000, 0;
    %vpi_call 4 55 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./src/kb_controller.v";
    "./src/kb_driver.v";
    "./src/top_tb.v";
    "./src/top.v";
    "./src/data_controller.v";
    "./src/time_divider.v";
    "./src/vga_time_divider.v";
    "./src/kb_controller_advanced.v";
    "./src/pwm_driver.v";
    "./src/vga_display.v";
    "./src/vga_driver.v";
