==27955== Cachegrind, a cache and branch-prediction profiler
==27955== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27955== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27955== Command: ./mser .
==27955== 
--27955-- warning: L3 cache found, using its data for the LL simulation.
--27955-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27955-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
Random cache replacement will be used
==27955== 
==27955== Process terminating with default action of signal 15 (SIGTERM)
==27955==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27955==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27955== 
==27955== I   refs:      2,076,329,347
==27955== I1  misses:            1,214
==27955== LLi misses:            1,203
==27955== I1  miss rate:          0.00%
==27955== LLi miss rate:          0.00%
==27955== 
==27955== D   refs:        846,607,422  (572,834,724 rd   + 273,772,698 wr)
==27955== D1  misses:        2,221,895  (    956,135 rd   +   1,265,760 wr)
==27955== LLd misses:        1,433,797  (    321,063 rd   +   1,112,734 wr)
==27955== D1  miss rate:           0.3% (        0.2%     +         0.5%  )
==27955== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27955== 
==27955== LL refs:           2,223,109  (    957,349 rd   +   1,265,760 wr)
==27955== LL misses:         1,435,000  (    322,266 rd   +   1,112,734 wr)
==27955== LL miss rate:            0.0% (        0.0%     +         0.4%  )
