$date
	Wed Jul 27 18:10:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_TB $end
$var wire 1 ! mux_out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module DUT_mux $end
$var wire 2 % I [1:0] $end
$var wire 1 $ sel $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#10000
1!
b1 %
1"
#30000
b11 %
1#
#40000
0!
0#
b0 %
0"
#50000
1!
b1 %
1"
#60000
0!
1#
b10 %
0"
#70000
1!
0#
b1 %
1"
#80000
0!
1$
#100000
b0 %
0"
#110000
b1 %
1"
#140000
1!
1#
b10 %
0"
#150000
0!
0#
b1 %
1"
#160000
