%	MINIALU16	MINIALU16
VSS	VSS	0	x 0 0
VDD	VDD	0	x 0 0
COUT	COUT	0	x 0 0
INPUT2[7]	INPUT2[7]	0	x 0 0
INPUT2[8]	INPUT2[8]	0	x 0 0
INPUT1[2]	INPUT1[2]	0	x 0 0
OUTPUT[2]	OUTPUT[2]	0	x 0 0
OUTPUT[8]	OUTPUT[8]	0	x 0 0
INPUT2[2]	INPUT2[2]	0	x 0 0
INPUT1[1]	INPUT1[1]	0	x 0 0
INPUT1[13]	INPUT1[13]	0	x 0 0
INPUT1[8]	INPUT1[8]	0	x 0 0
INPUT1[7]	INPUT1[7]	0	x 0 0
INPUT2[13]	INPUT2[13]	0	x 0 0
OUTPUT[7]	OUTPUT[7]	0	x 0 0
OUTPUT[1]	OUTPUT[1]	0	x 0 0
INPUT2[10]	INPUT2[10]	0	x 0 0
OUTPUT[13]	OUTPUT[13]	0	x 0 0
INPUT2[1]	INPUT2[1]	0	x 0 0
INPUT1[10]	INPUT1[10]	0	x 0 0
OUTPUT[10]	OUTPUT[10]	0	x 0 0
INPUT1[9]	INPUT1[9]	0	x 0 0
INPUT2[4]	INPUT2[4]	0	x 0 0
OUTPUT[9]	OUTPUT[9]	0	x 0 0
INPUT2[9]	INPUT2[9]	0	x 0 0
INPUT2[3]	INPUT2[3]	0	x 0 0
INPUT1[3]	INPUT1[3]	0	x 0 0
INPUT1[12]	INPUT1[12]	0	x 0 0
OUTPUT[3]	OUTPUT[3]	0	x 0 0
INPUT1[4]	INPUT1[4]	0	x 0 0
INPUT2[12]	INPUT2[12]	0	x 0 0
CONTROL[0]	CONTROL[0]	0	x 0 0
OUTPUT[4]	OUTPUT[4]	0	x 0 0
INPUT1[11]	INPUT1[11]	0	x 0 0
CONTROL[1]	CONTROL[1]	0	x 0 0
INPUT2[0]	INPUT2[0]	0	x 0 0
OUTPUT[12]	OUTPUT[12]	0	x 0 0
INPUT2[5]	INPUT2[5]	0	x 0 0
OUTPUT[0]	OUTPUT[0]	0	x 0 0
INPUT1[0]	INPUT1[0]	0	x 0 0
INPUT1[15]	INPUT1[15]	0	x 0 0
INPUT1[6]	INPUT1[6]	0	x 0 0
INPUT2[11]	INPUT2[11]	0	x 0 0
INPUT2[6]	INPUT2[6]	0	x 0 0
INPUT1[14]	INPUT1[14]	0	x 0 0
OUTPUT[15]	OUTPUT[15]	0	x 0 0
INPUT1[5]	INPUT1[5]	0	x 0 0
INPUT2[14]	INPUT2[14]	0	x 0 0
OUTPUT[14]	OUTPUT[14]	0	x 0 0
OUTPUT[5]	OUTPUT[5]	0	x 0 0
OUTPUT[6]	OUTPUT[6]	0	x 0 0
INPUT2[15]	INPUT2[15]	0	x 0 0
OUTPUT[11]	OUTPUT[11]	0	x 0 0
