// Seed: 1906178830
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd95,
    parameter id_18 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  if (id_4 & 1) begin
    defparam id_17.id_18 = id_15;
    assign id_2 = id_16 - id_14;
  end
  tri id_19 = {1'd0, 1};
  module_0();
  assign id_10 = 1;
endmodule
