
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={10,rS,rT,imm}                         Premise(F2)
	S3= ICache[addr]={10,rS,rT,imm}                             Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F8)
	S16= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={10,rS,rT,imm}                              ICache-Search(S18,S3)
	S21= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S22= IR_IMMU.In={10,rS,rT,imm}                              Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={10,rS,rT,imm}                            Path(S20,S23)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S26= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S25)
	S27= ICache.Out=>IR_ID.In                                   Premise(F13)
	S28= IR_ID.In={10,rS,rT,imm}                                Path(S20,S27)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S33)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S37= CtrlASIDIn=0                                           Premise(F21)
	S38= CtrlCP0=0                                              Premise(F22)
	S39= CP0[ASID]=pid                                          CP0-Hold(S0,S38)
	S40= CtrlEPCIn=0                                            Premise(F23)
	S41= CtrlExCodeIn=0                                         Premise(F24)
	S42= CtrlIMMU=0                                             Premise(F25)
	S43= CtrlPC=0                                               Premise(F26)
	S44= CtrlPCInc=1                                            Premise(F27)
	S45= PC[Out]=addr+4                                         PC-Inc(S1,S43,S44)
	S46= PC[CIA]=addr                                           PC-Inc(S1,S43,S44)
	S47= CtrlIAddrReg=0                                         Premise(F28)
	S48= CtrlICache=0                                           Premise(F29)
	S49= ICache[addr]={10,rS,rT,imm}                            ICache-Hold(S3,S48)
	S50= CtrlIR_IMMU=0                                          Premise(F30)
	S51= CtrlICacheReg=0                                        Premise(F31)
	S52= CtrlIR_ID=1                                            Premise(F32)
	S53= [IR_ID]={10,rS,rT,imm}                                 IR_ID-Write(S28,S52)
	S54= CtrlIMem=0                                             Premise(F33)
	S55= IMem[{pid,addr}]={10,rS,rT,imm}                        IMem-Hold(S2,S54)
	S56= CtrlIRMux=0                                            Premise(F34)
	S57= CtrlGPR=0                                              Premise(F35)
	S58= GPR[rS]=a                                              GPR-Hold(S4,S57)
	S59= CtrlA_EX=0                                             Premise(F36)
	S60= CtrlB_EX=0                                             Premise(F37)
	S61= CtrlIR_EX=0                                            Premise(F38)
	S62= CtrlALUOut_MEM=0                                       Premise(F39)
	S63= CtrlIR_MEM=0                                           Premise(F40)
	S64= CtrlIR_DMMU1=0                                         Premise(F41)
	S65= CtrlIR_WB=0                                            Premise(F42)
	S66= CtrlA_MEM=0                                            Premise(F43)
	S67= CtrlA_WB=0                                             Premise(F44)
	S68= CtrlB_MEM=0                                            Premise(F45)
	S69= CtrlB_WB=0                                             Premise(F46)
	S70= CtrlALUOut_DMMU1=0                                     Premise(F47)
	S71= CtrlALUOut_WB=0                                        Premise(F48)
	S72= CtrlIR_DMMU2=0                                         Premise(F49)
	S73= CtrlALUOut_DMMU2=0                                     Premise(F50)

ID	S74= CP0.ASID=pid                                           CP0-Read-ASID(S39)
	S75= PC.Out=addr+4                                          PC-Out(S45)
	S76= PC.CIA=addr                                            PC-Out(S46)
	S77= PC.CIA31_28=addr[31:28]                                PC-Out(S46)
	S78= IR_ID.Out={10,rS,rT,imm}                               IR-Out(S53)
	S79= IR_ID.Out31_26=10                                      IR-Out(S53)
	S80= IR_ID.Out25_21=rS                                      IR-Out(S53)
	S81= IR_ID.Out20_16=rT                                      IR-Out(S53)
	S82= IR_ID.Out15_0=imm                                      IR-Out(S53)
	S83= IR_ID.Out=>FU.IR_ID                                    Premise(F81)
	S84= FU.IR_ID={10,rS,rT,imm}                                Path(S78,S83)
	S85= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F82)
	S86= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F83)
	S87= IR_ID.Out31_26=>CU_ID.Op                               Premise(F84)
	S88= CU_ID.Op=10                                            Path(S79,S87)
	S89= CU_ID.Func=cmpu_cmpu                                   CU_ID(S88)
	S90= IR_ID.Out25_21=>GPR.RReg1                              Premise(F85)
	S91= GPR.RReg1=rS                                           Path(S80,S90)
	S92= GPR.Rdata1=a                                           GPR-Read(S91,S58)
	S93= IR_ID.Out15_0=>IMMEXT.In                               Premise(F86)
	S94= IMMEXT.In=imm                                          Path(S82,S93)
	S95= IMMEXT.Out={16{imm[15]},imm}                           IMMEXT(S94)
	S96= GPR.Rdata1=>FU.InID1                                   Premise(F87)
	S97= FU.InID1=a                                             Path(S92,S96)
	S98= FU.OutID1=FU(a)                                        FU-Forward(S97)
	S99= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F88)
	S100= FU.InID1_RReg=rS                                      Path(S80,S99)
	S101= FU.OutID1=>A_EX.In                                    Premise(F89)
	S102= A_EX.In=FU(a)                                         Path(S98,S101)
	S103= IMMEXT.Out=>B_EX.In                                   Premise(F90)
	S104= B_EX.In={16{imm[15]},imm}                             Path(S95,S103)
	S105= IR_ID.Out=>IR_EX.In                                   Premise(F91)
	S106= IR_EX.In={10,rS,rT,imm}                               Path(S78,S105)
	S107= FU.Halt_ID=>CU_ID.Halt                                Premise(F92)
	S108= FU.Bub_ID=>CU_ID.Bub                                  Premise(F93)
	S109= FU.InID2_RReg=5'b00000                                Premise(F94)
	S110= CtrlASIDIn=0                                          Premise(F95)
	S111= CtrlCP0=0                                             Premise(F96)
	S112= CP0[ASID]=pid                                         CP0-Hold(S39,S111)
	S113= CtrlEPCIn=0                                           Premise(F97)
	S114= CtrlExCodeIn=0                                        Premise(F98)
	S115= CtrlIMMU=0                                            Premise(F99)
	S116= CtrlPC=0                                              Premise(F100)
	S117= CtrlPCInc=0                                           Premise(F101)
	S118= PC[CIA]=addr                                          PC-Hold(S46,S117)
	S119= PC[Out]=addr+4                                        PC-Hold(S45,S116,S117)
	S120= CtrlIAddrReg=0                                        Premise(F102)
	S121= CtrlICache=0                                          Premise(F103)
	S122= ICache[addr]={10,rS,rT,imm}                           ICache-Hold(S49,S121)
	S123= CtrlIR_IMMU=0                                         Premise(F104)
	S124= CtrlICacheReg=0                                       Premise(F105)
	S125= CtrlIR_ID=0                                           Premise(F106)
	S126= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S53,S125)
	S127= CtrlIMem=0                                            Premise(F107)
	S128= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S55,S127)
	S129= CtrlIRMux=0                                           Premise(F108)
	S130= CtrlGPR=0                                             Premise(F109)
	S131= GPR[rS]=a                                             GPR-Hold(S58,S130)
	S132= CtrlA_EX=1                                            Premise(F110)
	S133= [A_EX]=FU(a)                                          A_EX-Write(S102,S132)
	S134= CtrlB_EX=1                                            Premise(F111)
	S135= [B_EX]={16{imm[15]},imm}                              B_EX-Write(S104,S134)
	S136= CtrlIR_EX=1                                           Premise(F112)
	S137= [IR_EX]={10,rS,rT,imm}                                IR_EX-Write(S106,S136)
	S138= CtrlALUOut_MEM=0                                      Premise(F113)
	S139= CtrlIR_MEM=0                                          Premise(F114)
	S140= CtrlIR_DMMU1=0                                        Premise(F115)
	S141= CtrlIR_WB=0                                           Premise(F116)
	S142= CtrlA_MEM=0                                           Premise(F117)
	S143= CtrlA_WB=0                                            Premise(F118)
	S144= CtrlB_MEM=0                                           Premise(F119)
	S145= CtrlB_WB=0                                            Premise(F120)
	S146= CtrlALUOut_DMMU1=0                                    Premise(F121)
	S147= CtrlALUOut_WB=0                                       Premise(F122)
	S148= CtrlIR_DMMU2=0                                        Premise(F123)
	S149= CtrlALUOut_DMMU2=0                                    Premise(F124)

EX	S150= CP0.ASID=pid                                          CP0-Read-ASID(S112)
	S151= PC.CIA=addr                                           PC-Out(S118)
	S152= PC.CIA31_28=addr[31:28]                               PC-Out(S118)
	S153= PC.Out=addr+4                                         PC-Out(S119)
	S154= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S126)
	S155= IR_ID.Out31_26=10                                     IR-Out(S126)
	S156= IR_ID.Out25_21=rS                                     IR-Out(S126)
	S157= IR_ID.Out20_16=rT                                     IR-Out(S126)
	S158= IR_ID.Out15_0=imm                                     IR-Out(S126)
	S159= A_EX.Out=FU(a)                                        A_EX-Out(S133)
	S160= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S133)
	S161= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S133)
	S162= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S135)
	S163= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S135)
	S164= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S135)
	S165= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S137)
	S166= IR_EX.Out31_26=10                                     IR_EX-Out(S137)
	S167= IR_EX.Out25_21=rS                                     IR_EX-Out(S137)
	S168= IR_EX.Out20_16=rT                                     IR_EX-Out(S137)
	S169= IR_EX.Out15_0=imm                                     IR_EX-Out(S137)
	S170= IR_EX.Out=>FU.IR_EX                                   Premise(F125)
	S171= FU.IR_EX={10,rS,rT,imm}                               Path(S165,S170)
	S172= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F126)
	S173= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F127)
	S174= IR_EX.Out31_26=>CU_EX.Op                              Premise(F128)
	S175= CU_EX.Op=10                                           Path(S166,S174)
	S176= CU_EX.Func=cmpu_cmpu                                  CU_EX(S175)
	S177= A_EX.Out=>ALU.A                                       Premise(F129)
	S178= ALU.A=FU(a)                                           Path(S159,S177)
	S179= B_EX.Out=>ALU.B                                       Premise(F130)
	S180= ALU.B={16{imm[15]},imm}                               Path(S162,S179)
	S181= ALU.Func=6'b010111                                    Premise(F131)
	S182= ALU.Out={31{0},(FU(a)<{16{imm[15]},imm})}             ALU(S178,S180)
	S183= ALU.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]   ALU(S178,S180)
	S184= ALU.CMP=Compare0({31{0},(FU(a)<{16{imm[15]},imm})})   ALU(S178,S180)
	S185= ALU.OV=OverFlow({31{0},(FU(a)<{16{imm[15]},imm})})    ALU(S178,S180)
	S186= ALU.CA=Carry({31{0},(FU(a)<{16{imm[15]},imm})})       ALU(S178,S180)
	S187= ALU.Out=>ALUOut_MEM.In                                Premise(F132)
	S188= ALUOut_MEM.In={31{0},(FU(a)<{16{imm[15]},imm})}       Path(S182,S187)
	S189= ALU.Out=>FU.InEX                                      Premise(F133)
	S190= FU.InEX={31{0},(FU(a)<{16{imm[15]},imm})}             Path(S182,S189)
	S191= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F134)
	S192= FU.InEX_WReg=rT                                       Path(S168,S191)
	S193= IR_EX.Out=>IR_MEM.In                                  Premise(F135)
	S194= IR_MEM.In={10,rS,rT,imm}                              Path(S165,S193)
	S195= CtrlASIDIn=0                                          Premise(F136)
	S196= CtrlCP0=0                                             Premise(F137)
	S197= CP0[ASID]=pid                                         CP0-Hold(S112,S196)
	S198= CtrlEPCIn=0                                           Premise(F138)
	S199= CtrlExCodeIn=0                                        Premise(F139)
	S200= CtrlIMMU=0                                            Premise(F140)
	S201= CtrlPC=0                                              Premise(F141)
	S202= CtrlPCInc=0                                           Premise(F142)
	S203= PC[CIA]=addr                                          PC-Hold(S118,S202)
	S204= PC[Out]=addr+4                                        PC-Hold(S119,S201,S202)
	S205= CtrlIAddrReg=0                                        Premise(F143)
	S206= CtrlICache=0                                          Premise(F144)
	S207= ICache[addr]={10,rS,rT,imm}                           ICache-Hold(S122,S206)
	S208= CtrlIR_IMMU=0                                         Premise(F145)
	S209= CtrlICacheReg=0                                       Premise(F146)
	S210= CtrlIR_ID=0                                           Premise(F147)
	S211= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S126,S210)
	S212= CtrlIMem=0                                            Premise(F148)
	S213= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S128,S212)
	S214= CtrlIRMux=0                                           Premise(F149)
	S215= CtrlGPR=0                                             Premise(F150)
	S216= GPR[rS]=a                                             GPR-Hold(S131,S215)
	S217= CtrlA_EX=0                                            Premise(F151)
	S218= [A_EX]=FU(a)                                          A_EX-Hold(S133,S217)
	S219= CtrlB_EX=0                                            Premise(F152)
	S220= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S135,S219)
	S221= CtrlIR_EX=0                                           Premise(F153)
	S222= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S137,S221)
	S223= CtrlALUOut_MEM=1                                      Premise(F154)
	S224= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Write(S188,S223)
	S225= CtrlIR_MEM=1                                          Premise(F155)
	S226= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Write(S194,S225)
	S227= CtrlIR_DMMU1=0                                        Premise(F156)
	S228= CtrlIR_WB=0                                           Premise(F157)
	S229= CtrlA_MEM=0                                           Premise(F158)
	S230= CtrlA_WB=0                                            Premise(F159)
	S231= CtrlB_MEM=0                                           Premise(F160)
	S232= CtrlB_WB=0                                            Premise(F161)
	S233= CtrlALUOut_DMMU1=0                                    Premise(F162)
	S234= CtrlALUOut_WB=0                                       Premise(F163)
	S235= CtrlIR_DMMU2=0                                        Premise(F164)
	S236= CtrlALUOut_DMMU2=0                                    Premise(F165)

MEM	S237= CP0.ASID=pid                                          CP0-Read-ASID(S197)
	S238= PC.CIA=addr                                           PC-Out(S203)
	S239= PC.CIA31_28=addr[31:28]                               PC-Out(S203)
	S240= PC.Out=addr+4                                         PC-Out(S204)
	S241= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S211)
	S242= IR_ID.Out31_26=10                                     IR-Out(S211)
	S243= IR_ID.Out25_21=rS                                     IR-Out(S211)
	S244= IR_ID.Out20_16=rT                                     IR-Out(S211)
	S245= IR_ID.Out15_0=imm                                     IR-Out(S211)
	S246= A_EX.Out=FU(a)                                        A_EX-Out(S218)
	S247= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S218)
	S248= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S218)
	S249= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S220)
	S250= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S220)
	S251= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S220)
	S252= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S222)
	S253= IR_EX.Out31_26=10                                     IR_EX-Out(S222)
	S254= IR_EX.Out25_21=rS                                     IR_EX-Out(S222)
	S255= IR_EX.Out20_16=rT                                     IR_EX-Out(S222)
	S256= IR_EX.Out15_0=imm                                     IR_EX-Out(S222)
	S257= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_MEM-Out(S224)
	S258= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S224)
	S259= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S224)
	S260= IR_MEM.Out={10,rS,rT,imm}                             IR_MEM-Out(S226)
	S261= IR_MEM.Out31_26=10                                    IR_MEM-Out(S226)
	S262= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S226)
	S263= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S226)
	S264= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S226)
	S265= IR_MEM.Out=>FU.IR_MEM                                 Premise(F166)
	S266= FU.IR_MEM={10,rS,rT,imm}                              Path(S260,S265)
	S267= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F167)
	S268= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F168)
	S269= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F169)
	S270= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F170)
	S271= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F171)
	S272= CU_MEM.Op=10                                          Path(S261,S271)
	S273= CU_MEM.Func=cmpu_cmpu                                 CU_MEM(S272)
	S274= IR_MEM.Out=>IR_DMMU1.In                               Premise(F172)
	S275= IR_DMMU1.In={10,rS,rT,imm}                            Path(S260,S274)
	S276= IR_MEM.Out=>IR_WB.In                                  Premise(F173)
	S277= IR_WB.In={10,rS,rT,imm}                               Path(S260,S276)
	S278= A_MEM.Out=>A_WB.In                                    Premise(F174)
	S279= B_MEM.Out=>B_WB.In                                    Premise(F175)
	S280= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F176)
	S281= ALUOut_DMMU1.In={31{0},(FU(a)<{16{imm[15]},imm})}     Path(S257,S280)
	S282= ALUOut_MEM.Out=>FU.InMEM                              Premise(F177)
	S283= FU.InMEM={31{0},(FU(a)<{16{imm[15]},imm})}            Path(S257,S282)
	S284= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F178)
	S285= FU.InMEM_WReg=rT                                      Path(S263,S284)
	S286= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F179)
	S287= ALUOut_WB.In={31{0},(FU(a)<{16{imm[15]},imm})}        Path(S257,S286)
	S288= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F180)
	S289= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F181)
	S290= CtrlASIDIn=0                                          Premise(F182)
	S291= CtrlCP0=0                                             Premise(F183)
	S292= CP0[ASID]=pid                                         CP0-Hold(S197,S291)
	S293= CtrlEPCIn=0                                           Premise(F184)
	S294= CtrlExCodeIn=0                                        Premise(F185)
	S295= CtrlIMMU=0                                            Premise(F186)
	S296= CtrlPC=0                                              Premise(F187)
	S297= CtrlPCInc=0                                           Premise(F188)
	S298= PC[CIA]=addr                                          PC-Hold(S203,S297)
	S299= PC[Out]=addr+4                                        PC-Hold(S204,S296,S297)
	S300= CtrlIAddrReg=0                                        Premise(F189)
	S301= CtrlICache=0                                          Premise(F190)
	S302= ICache[addr]={10,rS,rT,imm}                           ICache-Hold(S207,S301)
	S303= CtrlIR_IMMU=0                                         Premise(F191)
	S304= CtrlICacheReg=0                                       Premise(F192)
	S305= CtrlIR_ID=0                                           Premise(F193)
	S306= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S211,S305)
	S307= CtrlIMem=0                                            Premise(F194)
	S308= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S213,S307)
	S309= CtrlIRMux=0                                           Premise(F195)
	S310= CtrlGPR=0                                             Premise(F196)
	S311= GPR[rS]=a                                             GPR-Hold(S216,S310)
	S312= CtrlA_EX=0                                            Premise(F197)
	S313= [A_EX]=FU(a)                                          A_EX-Hold(S218,S312)
	S314= CtrlB_EX=0                                            Premise(F198)
	S315= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S220,S314)
	S316= CtrlIR_EX=0                                           Premise(F199)
	S317= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S222,S316)
	S318= CtrlALUOut_MEM=0                                      Premise(F200)
	S319= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S224,S318)
	S320= CtrlIR_MEM=0                                          Premise(F201)
	S321= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S226,S320)
	S322= CtrlIR_DMMU1=1                                        Premise(F202)
	S323= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Write(S275,S322)
	S324= CtrlIR_WB=1                                           Premise(F203)
	S325= [IR_WB]={10,rS,rT,imm}                                IR_WB-Write(S277,S324)
	S326= CtrlA_MEM=0                                           Premise(F204)
	S327= CtrlA_WB=1                                            Premise(F205)
	S328= CtrlB_MEM=0                                           Premise(F206)
	S329= CtrlB_WB=1                                            Premise(F207)
	S330= CtrlALUOut_DMMU1=1                                    Premise(F208)
	S331= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Write(S281,S330)
	S332= CtrlALUOut_WB=1                                       Premise(F209)
	S333= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Write(S287,S332)
	S334= CtrlIR_DMMU2=0                                        Premise(F210)
	S335= CtrlALUOut_DMMU2=0                                    Premise(F211)

MEM(DMMU1)	S336= CP0.ASID=pid                                          CP0-Read-ASID(S292)
	S337= PC.CIA=addr                                           PC-Out(S298)
	S338= PC.CIA31_28=addr[31:28]                               PC-Out(S298)
	S339= PC.Out=addr+4                                         PC-Out(S299)
	S340= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S306)
	S341= IR_ID.Out31_26=10                                     IR-Out(S306)
	S342= IR_ID.Out25_21=rS                                     IR-Out(S306)
	S343= IR_ID.Out20_16=rT                                     IR-Out(S306)
	S344= IR_ID.Out15_0=imm                                     IR-Out(S306)
	S345= A_EX.Out=FU(a)                                        A_EX-Out(S313)
	S346= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S313)
	S347= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S313)
	S348= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S315)
	S349= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S315)
	S350= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S315)
	S351= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S317)
	S352= IR_EX.Out31_26=10                                     IR_EX-Out(S317)
	S353= IR_EX.Out25_21=rS                                     IR_EX-Out(S317)
	S354= IR_EX.Out20_16=rT                                     IR_EX-Out(S317)
	S355= IR_EX.Out15_0=imm                                     IR_EX-Out(S317)
	S356= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_MEM-Out(S319)
	S357= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S319)
	S358= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S319)
	S359= IR_MEM.Out={10,rS,rT,imm}                             IR_MEM-Out(S321)
	S360= IR_MEM.Out31_26=10                                    IR_MEM-Out(S321)
	S361= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S321)
	S362= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S321)
	S363= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S321)
	S364= IR_DMMU1.Out={10,rS,rT,imm}                           IR_DMMU1-Out(S323)
	S365= IR_DMMU1.Out31_26=10                                  IR_DMMU1-Out(S323)
	S366= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S323)
	S367= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S323)
	S368= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S323)
	S369= IR_WB.Out={10,rS,rT,imm}                              IR-Out(S325)
	S370= IR_WB.Out31_26=10                                     IR-Out(S325)
	S371= IR_WB.Out25_21=rS                                     IR-Out(S325)
	S372= IR_WB.Out20_16=rT                                     IR-Out(S325)
	S373= IR_WB.Out15_0=imm                                     IR-Out(S325)
	S374= ALUOut_DMMU1.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU1-Out(S331)
	S375= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU1-Out(S331)
	S376= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU1-Out(S331)
	S377= ALUOut_WB.Out={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_WB-Out(S333)
	S378= ALUOut_WB.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_WB-Out(S333)
	S379= ALUOut_WB.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_WB-Out(S333)
	S380= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F212)
	S381= FU.IR_DMMU1={10,rS,rT,imm}                            Path(S364,S380)
	S382= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F213)
	S383= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F214)
	S384= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F215)
	S385= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F216)
	S386= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F217)
	S387= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F218)
	S388= CU_DMMU1.Op=10                                        Path(S365,S387)
	S389= CU_DMMU1.Func=cmpu_cmpu                               CU_DMMU1(S388)
	S390= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F219)
	S391= IR_DMMU2.In={10,rS,rT,imm}                            Path(S364,S390)
	S392= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F220)
	S393= ALUOut_DMMU2.In={31{0},(FU(a)<{16{imm[15]},imm})}     Path(S374,S392)
	S394= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F221)
	S395= FU.InDMMU1={31{0},(FU(a)<{16{imm[15]},imm})}          Path(S374,S394)
	S396= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F222)
	S397= FU.InDMMU1_WReg=rT                                    Path(S367,S396)
	S398= CtrlASIDIn=0                                          Premise(F223)
	S399= CtrlCP0=0                                             Premise(F224)
	S400= CP0[ASID]=pid                                         CP0-Hold(S292,S399)
	S401= CtrlEPCIn=0                                           Premise(F225)
	S402= CtrlExCodeIn=0                                        Premise(F226)
	S403= CtrlIMMU=0                                            Premise(F227)
	S404= CtrlPC=0                                              Premise(F228)
	S405= CtrlPCInc=0                                           Premise(F229)
	S406= PC[CIA]=addr                                          PC-Hold(S298,S405)
	S407= PC[Out]=addr+4                                        PC-Hold(S299,S404,S405)
	S408= CtrlIAddrReg=0                                        Premise(F230)
	S409= CtrlICache=0                                          Premise(F231)
	S410= ICache[addr]={10,rS,rT,imm}                           ICache-Hold(S302,S409)
	S411= CtrlIR_IMMU=0                                         Premise(F232)
	S412= CtrlICacheReg=0                                       Premise(F233)
	S413= CtrlIR_ID=0                                           Premise(F234)
	S414= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S306,S413)
	S415= CtrlIMem=0                                            Premise(F235)
	S416= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S308,S415)
	S417= CtrlIRMux=0                                           Premise(F236)
	S418= CtrlGPR=0                                             Premise(F237)
	S419= GPR[rS]=a                                             GPR-Hold(S311,S418)
	S420= CtrlA_EX=0                                            Premise(F238)
	S421= [A_EX]=FU(a)                                          A_EX-Hold(S313,S420)
	S422= CtrlB_EX=0                                            Premise(F239)
	S423= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S315,S422)
	S424= CtrlIR_EX=0                                           Premise(F240)
	S425= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S317,S424)
	S426= CtrlALUOut_MEM=0                                      Premise(F241)
	S427= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S319,S426)
	S428= CtrlIR_MEM=0                                          Premise(F242)
	S429= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S321,S428)
	S430= CtrlIR_DMMU1=0                                        Premise(F243)
	S431= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Hold(S323,S430)
	S432= CtrlIR_WB=0                                           Premise(F244)
	S433= [IR_WB]={10,rS,rT,imm}                                IR_WB-Hold(S325,S432)
	S434= CtrlA_MEM=0                                           Premise(F245)
	S435= CtrlA_WB=0                                            Premise(F246)
	S436= CtrlB_MEM=0                                           Premise(F247)
	S437= CtrlB_WB=0                                            Premise(F248)
	S438= CtrlALUOut_DMMU1=0                                    Premise(F249)
	S439= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Hold(S331,S438)
	S440= CtrlALUOut_WB=0                                       Premise(F250)
	S441= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Hold(S333,S440)
	S442= CtrlIR_DMMU2=1                                        Premise(F251)
	S443= [IR_DMMU2]={10,rS,rT,imm}                             IR_DMMU2-Write(S391,S442)
	S444= CtrlALUOut_DMMU2=1                                    Premise(F252)
	S445= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU2-Write(S393,S444)

MEM(DMMU2)	S446= CP0.ASID=pid                                          CP0-Read-ASID(S400)
	S447= PC.CIA=addr                                           PC-Out(S406)
	S448= PC.CIA31_28=addr[31:28]                               PC-Out(S406)
	S449= PC.Out=addr+4                                         PC-Out(S407)
	S450= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S414)
	S451= IR_ID.Out31_26=10                                     IR-Out(S414)
	S452= IR_ID.Out25_21=rS                                     IR-Out(S414)
	S453= IR_ID.Out20_16=rT                                     IR-Out(S414)
	S454= IR_ID.Out15_0=imm                                     IR-Out(S414)
	S455= A_EX.Out=FU(a)                                        A_EX-Out(S421)
	S456= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S421)
	S457= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S421)
	S458= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S423)
	S459= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S423)
	S460= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S423)
	S461= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S425)
	S462= IR_EX.Out31_26=10                                     IR_EX-Out(S425)
	S463= IR_EX.Out25_21=rS                                     IR_EX-Out(S425)
	S464= IR_EX.Out20_16=rT                                     IR_EX-Out(S425)
	S465= IR_EX.Out15_0=imm                                     IR_EX-Out(S425)
	S466= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_MEM-Out(S427)
	S467= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S427)
	S468= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S427)
	S469= IR_MEM.Out={10,rS,rT,imm}                             IR_MEM-Out(S429)
	S470= IR_MEM.Out31_26=10                                    IR_MEM-Out(S429)
	S471= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S429)
	S472= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S429)
	S473= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S429)
	S474= IR_DMMU1.Out={10,rS,rT,imm}                           IR_DMMU1-Out(S431)
	S475= IR_DMMU1.Out31_26=10                                  IR_DMMU1-Out(S431)
	S476= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S431)
	S477= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S431)
	S478= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S431)
	S479= IR_WB.Out={10,rS,rT,imm}                              IR-Out(S433)
	S480= IR_WB.Out31_26=10                                     IR-Out(S433)
	S481= IR_WB.Out25_21=rS                                     IR-Out(S433)
	S482= IR_WB.Out20_16=rT                                     IR-Out(S433)
	S483= IR_WB.Out15_0=imm                                     IR-Out(S433)
	S484= ALUOut_DMMU1.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU1-Out(S439)
	S485= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU1-Out(S439)
	S486= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU1-Out(S439)
	S487= ALUOut_WB.Out={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_WB-Out(S441)
	S488= ALUOut_WB.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_WB-Out(S441)
	S489= ALUOut_WB.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_WB-Out(S441)
	S490= IR_DMMU2.Out={10,rS,rT,imm}                           IR_DMMU2-Out(S443)
	S491= IR_DMMU2.Out31_26=10                                  IR_DMMU2-Out(S443)
	S492= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S443)
	S493= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S443)
	S494= IR_DMMU2.Out15_0=imm                                  IR_DMMU2-Out(S443)
	S495= ALUOut_DMMU2.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU2-Out(S445)
	S496= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU2-Out(S445)
	S497= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU2-Out(S445)
	S498= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F253)
	S499= FU.IR_DMMU2={10,rS,rT,imm}                            Path(S490,S498)
	S500= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F254)
	S501= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F255)
	S502= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F256)
	S503= CU_DMMU2.Op=10                                        Path(S491,S502)
	S504= CU_DMMU2.Func=cmpu_cmpu                               CU_DMMU2(S503)
	S505= IR_DMMU2.Out=>IR_WB.In                                Premise(F257)
	S506= IR_WB.In={10,rS,rT,imm}                               Path(S490,S505)
	S507= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F258)
	S508= ALUOut_WB.In={31{0},(FU(a)<{16{imm[15]},imm})}        Path(S495,S507)
	S509= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F259)
	S510= FU.InDMMU2={31{0},(FU(a)<{16{imm[15]},imm})}          Path(S495,S509)
	S511= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F260)
	S512= FU.InDMMU2_WReg=rT                                    Path(S493,S511)
	S513= CtrlASIDIn=0                                          Premise(F261)
	S514= CtrlCP0=0                                             Premise(F262)
	S515= CP0[ASID]=pid                                         CP0-Hold(S400,S514)
	S516= CtrlEPCIn=0                                           Premise(F263)
	S517= CtrlExCodeIn=0                                        Premise(F264)
	S518= CtrlIMMU=0                                            Premise(F265)
	S519= CtrlPC=0                                              Premise(F266)
	S520= CtrlPCInc=0                                           Premise(F267)
	S521= PC[CIA]=addr                                          PC-Hold(S406,S520)
	S522= PC[Out]=addr+4                                        PC-Hold(S407,S519,S520)
	S523= CtrlIAddrReg=0                                        Premise(F268)
	S524= CtrlICache=0                                          Premise(F269)
	S525= ICache[addr]={10,rS,rT,imm}                           ICache-Hold(S410,S524)
	S526= CtrlIR_IMMU=0                                         Premise(F270)
	S527= CtrlICacheReg=0                                       Premise(F271)
	S528= CtrlIR_ID=0                                           Premise(F272)
	S529= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S414,S528)
	S530= CtrlIMem=0                                            Premise(F273)
	S531= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S416,S530)
	S532= CtrlIRMux=0                                           Premise(F274)
	S533= CtrlGPR=0                                             Premise(F275)
	S534= GPR[rS]=a                                             GPR-Hold(S419,S533)
	S535= CtrlA_EX=0                                            Premise(F276)
	S536= [A_EX]=FU(a)                                          A_EX-Hold(S421,S535)
	S537= CtrlB_EX=0                                            Premise(F277)
	S538= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S423,S537)
	S539= CtrlIR_EX=0                                           Premise(F278)
	S540= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S425,S539)
	S541= CtrlALUOut_MEM=0                                      Premise(F279)
	S542= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S427,S541)
	S543= CtrlIR_MEM=0                                          Premise(F280)
	S544= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S429,S543)
	S545= CtrlIR_DMMU1=0                                        Premise(F281)
	S546= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Hold(S431,S545)
	S547= CtrlIR_WB=1                                           Premise(F282)
	S548= [IR_WB]={10,rS,rT,imm}                                IR_WB-Write(S506,S547)
	S549= CtrlA_MEM=0                                           Premise(F283)
	S550= CtrlA_WB=0                                            Premise(F284)
	S551= CtrlB_MEM=0                                           Premise(F285)
	S552= CtrlB_WB=0                                            Premise(F286)
	S553= CtrlALUOut_DMMU1=0                                    Premise(F287)
	S554= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Hold(S439,S553)
	S555= CtrlALUOut_WB=1                                       Premise(F288)
	S556= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Write(S508,S555)
	S557= CtrlIR_DMMU2=0                                        Premise(F289)
	S558= [IR_DMMU2]={10,rS,rT,imm}                             IR_DMMU2-Hold(S443,S557)
	S559= CtrlALUOut_DMMU2=0                                    Premise(F290)
	S560= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU2-Hold(S445,S559)

WB	S561= CP0.ASID=pid                                          CP0-Read-ASID(S515)
	S562= PC.CIA=addr                                           PC-Out(S521)
	S563= PC.CIA31_28=addr[31:28]                               PC-Out(S521)
	S564= PC.Out=addr+4                                         PC-Out(S522)
	S565= IR_ID.Out={10,rS,rT,imm}                              IR-Out(S529)
	S566= IR_ID.Out31_26=10                                     IR-Out(S529)
	S567= IR_ID.Out25_21=rS                                     IR-Out(S529)
	S568= IR_ID.Out20_16=rT                                     IR-Out(S529)
	S569= IR_ID.Out15_0=imm                                     IR-Out(S529)
	S570= A_EX.Out=FU(a)                                        A_EX-Out(S536)
	S571= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S536)
	S572= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S536)
	S573= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S538)
	S574= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S538)
	S575= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S538)
	S576= IR_EX.Out={10,rS,rT,imm}                              IR_EX-Out(S540)
	S577= IR_EX.Out31_26=10                                     IR_EX-Out(S540)
	S578= IR_EX.Out25_21=rS                                     IR_EX-Out(S540)
	S579= IR_EX.Out20_16=rT                                     IR_EX-Out(S540)
	S580= IR_EX.Out15_0=imm                                     IR_EX-Out(S540)
	S581= ALUOut_MEM.Out={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_MEM-Out(S542)
	S582= ALUOut_MEM.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_MEM-Out(S542)
	S583= ALUOut_MEM.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_MEM-Out(S542)
	S584= IR_MEM.Out={10,rS,rT,imm}                             IR_MEM-Out(S544)
	S585= IR_MEM.Out31_26=10                                    IR_MEM-Out(S544)
	S586= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S544)
	S587= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S544)
	S588= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S544)
	S589= IR_DMMU1.Out={10,rS,rT,imm}                           IR_DMMU1-Out(S546)
	S590= IR_DMMU1.Out31_26=10                                  IR_DMMU1-Out(S546)
	S591= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S546)
	S592= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S546)
	S593= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S546)
	S594= IR_WB.Out={10,rS,rT,imm}                              IR-Out(S548)
	S595= IR_WB.Out31_26=10                                     IR-Out(S548)
	S596= IR_WB.Out25_21=rS                                     IR-Out(S548)
	S597= IR_WB.Out20_16=rT                                     IR-Out(S548)
	S598= IR_WB.Out15_0=imm                                     IR-Out(S548)
	S599= ALUOut_DMMU1.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU1-Out(S554)
	S600= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU1-Out(S554)
	S601= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU1-Out(S554)
	S602= ALUOut_WB.Out={31{0},(FU(a)<{16{imm[15]},imm})}       ALUOut_WB-Out(S556)
	S603= ALUOut_WB.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_WB-Out(S556)
	S604= ALUOut_WB.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_WB-Out(S556)
	S605= IR_DMMU2.Out={10,rS,rT,imm}                           IR_DMMU2-Out(S558)
	S606= IR_DMMU2.Out31_26=10                                  IR_DMMU2-Out(S558)
	S607= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S558)
	S608= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S558)
	S609= IR_DMMU2.Out15_0=imm                                  IR_DMMU2-Out(S558)
	S610= ALUOut_DMMU2.Out={31{0},(FU(a)<{16{imm[15]},imm})}    ALUOut_DMMU2-Out(S560)
	S611= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[1:0]ALUOut_DMMU2-Out(S560)
	S612= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<{16{imm[15]},imm})}}[4:0]ALUOut_DMMU2-Out(S560)
	S613= IR_WB.Out=>FU.IR_WB                                   Premise(F291)
	S614= FU.IR_WB={10,rS,rT,imm}                               Path(S594,S613)
	S615= IR_WB.Out31_26=>CU_WB.Op                              Premise(F292)
	S616= CU_WB.Op=10                                           Path(S595,S615)
	S617= CU_WB.Func=cmpu_cmpu                                  CU_WB(S616)
	S618= IR_WB.Out20_16=>GPR.WReg                              Premise(F293)
	S619= GPR.WReg=rT                                           Path(S597,S618)
	S620= ALUOut_WB.Out=>GPR.WData                              Premise(F294)
	S621= GPR.WData={31{0},(FU(a)<{16{imm[15]},imm})}           Path(S602,S620)
	S622= ALUOut_WB.Out=>FU.InWB                                Premise(F295)
	S623= FU.InWB={31{0},(FU(a)<{16{imm[15]},imm})}             Path(S602,S622)
	S624= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F296)
	S625= FU.InWB_WReg=rT                                       Path(S597,S624)
	S626= CtrlASIDIn=0                                          Premise(F297)
	S627= CtrlCP0=0                                             Premise(F298)
	S628= CP0[ASID]=pid                                         CP0-Hold(S515,S627)
	S629= CtrlEPCIn=0                                           Premise(F299)
	S630= CtrlExCodeIn=0                                        Premise(F300)
	S631= CtrlIMMU=0                                            Premise(F301)
	S632= CtrlPC=0                                              Premise(F302)
	S633= CtrlPCInc=0                                           Premise(F303)
	S634= PC[CIA]=addr                                          PC-Hold(S521,S633)
	S635= PC[Out]=addr+4                                        PC-Hold(S522,S632,S633)
	S636= CtrlIAddrReg=0                                        Premise(F304)
	S637= CtrlICache=0                                          Premise(F305)
	S638= ICache[addr]={10,rS,rT,imm}                           ICache-Hold(S525,S637)
	S639= CtrlIR_IMMU=0                                         Premise(F306)
	S640= CtrlICacheReg=0                                       Premise(F307)
	S641= CtrlIR_ID=0                                           Premise(F308)
	S642= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S529,S641)
	S643= CtrlIMem=0                                            Premise(F309)
	S644= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S531,S643)
	S645= CtrlIRMux=0                                           Premise(F310)
	S646= CtrlGPR=1                                             Premise(F311)
	S647= GPR[rT]={31{0},(FU(a)<{16{imm[15]},imm})}             GPR-Write(S619,S621,S646)
	S648= CtrlA_EX=0                                            Premise(F312)
	S649= [A_EX]=FU(a)                                          A_EX-Hold(S536,S648)
	S650= CtrlB_EX=0                                            Premise(F313)
	S651= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S538,S650)
	S652= CtrlIR_EX=0                                           Premise(F314)
	S653= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S540,S652)
	S654= CtrlALUOut_MEM=0                                      Premise(F315)
	S655= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S542,S654)
	S656= CtrlIR_MEM=0                                          Premise(F316)
	S657= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S544,S656)
	S658= CtrlIR_DMMU1=0                                        Premise(F317)
	S659= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Hold(S546,S658)
	S660= CtrlIR_WB=0                                           Premise(F318)
	S661= [IR_WB]={10,rS,rT,imm}                                IR_WB-Hold(S548,S660)
	S662= CtrlA_MEM=0                                           Premise(F319)
	S663= CtrlA_WB=0                                            Premise(F320)
	S664= CtrlB_MEM=0                                           Premise(F321)
	S665= CtrlB_WB=0                                            Premise(F322)
	S666= CtrlALUOut_DMMU1=0                                    Premise(F323)
	S667= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Hold(S554,S666)
	S668= CtrlALUOut_WB=0                                       Premise(F324)
	S669= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Hold(S556,S668)
	S670= CtrlIR_DMMU2=0                                        Premise(F325)
	S671= [IR_DMMU2]={10,rS,rT,imm}                             IR_DMMU2-Hold(S558,S670)
	S672= CtrlALUOut_DMMU2=0                                    Premise(F326)
	S673= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU2-Hold(S560,S672)

POST	S628= CP0[ASID]=pid                                         CP0-Hold(S515,S627)
	S634= PC[CIA]=addr                                          PC-Hold(S521,S633)
	S635= PC[Out]=addr+4                                        PC-Hold(S522,S632,S633)
	S638= ICache[addr]={10,rS,rT,imm}                           ICache-Hold(S525,S637)
	S642= [IR_ID]={10,rS,rT,imm}                                IR_ID-Hold(S529,S641)
	S644= IMem[{pid,addr}]={10,rS,rT,imm}                       IMem-Hold(S531,S643)
	S647= GPR[rT]={31{0},(FU(a)<{16{imm[15]},imm})}             GPR-Write(S619,S621,S646)
	S649= [A_EX]=FU(a)                                          A_EX-Hold(S536,S648)
	S651= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S538,S650)
	S653= [IR_EX]={10,rS,rT,imm}                                IR_EX-Hold(S540,S652)
	S655= [ALUOut_MEM]={31{0},(FU(a)<{16{imm[15]},imm})}        ALUOut_MEM-Hold(S542,S654)
	S657= [IR_MEM]={10,rS,rT,imm}                               IR_MEM-Hold(S544,S656)
	S659= [IR_DMMU1]={10,rS,rT,imm}                             IR_DMMU1-Hold(S546,S658)
	S661= [IR_WB]={10,rS,rT,imm}                                IR_WB-Hold(S548,S660)
	S667= [ALUOut_DMMU1]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU1-Hold(S554,S666)
	S669= [ALUOut_WB]={31{0},(FU(a)<{16{imm[15]},imm})}         ALUOut_WB-Hold(S556,S668)
	S671= [IR_DMMU2]={10,rS,rT,imm}                             IR_DMMU2-Hold(S558,S670)
	S673= [ALUOut_DMMU2]={31{0},(FU(a)<{16{imm[15]},imm})}      ALUOut_DMMU2-Hold(S560,S672)

