.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001110000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100011000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000001110000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000111000000000
000000001000000001
000000000000011110
000011010000010000
001100111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000011110
000000000000111000
001100000000000000
000001110000000000
000000000000000000
000100000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000010001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000001010000000000
000000001000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000001110001
000000000011110000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
010010000000000000
000010010000000000
000000000000000000
000000000000000001
000000111000000000
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
110000000000000010
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000011010110000000000000000
000000000000000000000000000000011010110000000001000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001100000010000000000
000000000000000000000000001101001000010000100000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000011100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000010000000001000000100100000000
000000000000000000000010000000001111000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000000000001100000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
100000000000001000000111001011001010101001110100000000
000000000000001111000111101111011001101000100010000000
001000000000000000000000000001101111110000010100000000
000000000000000000000011101101111110111001100000000000
010000000000000000000111101011011101101101010100000000
110000000000000000000010001101111010100100010010000000
000000000000000001000011101101101100101000100100000000
000000000000000000000100000011011111111100100000000000
000000000100000111000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000011100010100111011100111001000100000000
000000000000000000000110011001011011110101000000000000
000000000000010101000111001000000000100000010000000000
000000000000010000100110110111001000010000100000100000
000000000000000001000111000000000000000000000000000000
000000000000001001100000000000000000000000000000000000

.logic_tile 5 2
100001000000010000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000011000001010000010000100000000
110000000000100000000011100101011000000001000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110110000000000000000
000000000000000000000000000000001001110000000000100000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000001111000000101001010000100000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000011001110101000000000000000
000000000000000000000000000000000000101000000000000010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110000000000000001100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000010110101100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001001100000000000011100000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000010010000010000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000011100110100001100000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000000101100000010000000001000000100100000000
100000000000000000000010100000001010000000000000000000
010000000000000101100000010000001000000100000100000000
100000000000000000000010100000010000000000000000000000
000000000000001000000000000001100000000000000100000000
000000000000000101000000000000100000000001000000000000
000001000000000000000000000000000000000000100100000001
000000000000000000000000000000001010000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000

.ramb_tile 3 3
010000000000001000000000000001111110000001
001000001010010111000011111001000000000000
001000000000000101100110110001011110000000
100000000000001111000011110111000000000000
110000000010000101100110101111011110000000
111000000000000001000010000001100000000000
000010000000000000000000000011011110000000
001001000000000000000010000101000000000001
000000000000100000000000001011111110100000
001000000000001101000011111001000000000000
000000000000000001100000000101011110000000
001000001100001111100000001101100000000001
000000000100001000000011110001111110001000
001000000000000111000110011011100000000000
110000000000000001000000001101011110000000
011000000000000101000000001101000000000000

.logic_tile 4 3
000010100000010000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001010100000000000000000000000001100000100000110000000
100001000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000101000000000001000000000000000100000000
000000000000100000100000000000100000000001000010000000
000010100000001000000000000000000001000000100100000100
000000000000000101000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000010000000

.logic_tile 5 3
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
001000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000001000000000000000000001101000000000000000100
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000011100000011110000011110000000000
000000000000000000000000000000010000000011110000100000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000101001011000001000000000001
000000000000000000000000000000101000000001000000000000
000000000000000111100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 7 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000001101110101000000000000000
000000000000000000000000000000000000101000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010100000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000001011000000000
000001110000000000
000100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000010010010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000010000000000000000100100000000
001000000000000000000010000000001001000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001011000000000000000000
110000000000001000000010100011100000000000000100000000
001000000000000001000010100000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000101000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000

.logic_tile 2 4
010000000000000000000000010000011100000100000100000000
001000000000000000000010100000010000000000000000000000
001000000000000000000110100101100000000000000100000000
100000000000001101000000000000000000000001000000000000
010000000000001101100000000000011000000100000100000000
101000000000000101000000000000010000000000000000000000
000000000000000101100000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000

.ramt_tile 3 4
000000000000000101100011101111011110000000
000000000000000000000100001111100000000000
111000000000001011000110111011011100000001
000000001100001011000011111011000000000000
010000000100000111000110100001011110000000
110000000010000000100100000101000000000001
000010000000001101100011010001111100000000
000001000000000011000010101001000000000001
000000000000001000000000001101111110000000
000000000000001001000000001001100000000000
000000000000001000000010011011111100000000
000000000000000101000010010001100000000001
000000000000000000000000011001111110000000
000000000000000000000010011101100000000001
110000000001011001000010001101111100000010
110000000000100101000000000101000000000000

.logic_tile 4 4
010000000000001000000000000000000000000000000000000000
001000000000001101000010000000000000000000000000000000
001000000000000101000000000011011110101001000000100000
100000000000000000100000000101101011110110010000000000
110000000000000111100000000000000000000000100100000000
001000000000001001100010010000001010000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000000000000000001100000010110100000000001
001000000000000000000010110000000000010110100000100100
000000000000000001100000000000000000000000100100000000
001000000000000111000000000000001111000000000000000000
000000000000000011100000010000000001001001000001000001
001000000000000000100010000001001100000110000000000000
110000000000000111000000000111001001111001010000000000
001000000000001101000000000101011110100010100000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000100000000
001000000000000101000000000001000000000010000000000000
001000000000000001100000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000000000000000010000011100000100000100000000
001000000000000000000010000000010000000000000000000000
000010100000000101000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000110000000000000000000100100000000
001000000000000000000000000000001011000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000
110000000000001000000000000000000001000000100100000000
001000000000000001000000000000001110000000000000000000

.logic_tile 6 4
010000000000000000000000000111100000000000001000000000
001000000000000000000000000000000000000000000000001000
111000000000001000000000000000000001000000001000000000
000000000000000001000000000000001111000000000000000000
110000000000000000000000010101001000001100111110000000
011000000000000000000010000000100000110011000001000100
000000000000000001100000010111001000001100111100000000
001000000000000000000010000000100000110011000001000100
000000000000000000000000000000001001001100111100000100
001000000000000000000010000000001000110011000011000000
000000000000000000000110000101101000001100111100100100
001000000000000000000000000000000000110011000000000101
000000000000000000000110000101101000001100111100100100
001000000000000000000000000000100000110011000010000100
110000000000100000000000000000001001001100110100000010
001000000000010101000010100000001101110011000001000101

.logic_tile 7 4
010001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000101000010
000000000100000000
110000000100000000
000000000100000001
000000000100110010
000000000100010001
001100000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
011000000000001111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000111100000010011001011101000010100000000
001000000000000000000010101011001010011101100010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000000000000000001001011111111001010000000000
001000000000000000000000000011011111100110000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000000000001
000000000000000000000110000111000000000000000100000000
001000000000000001000100000000000000000001000000000000
000000000000000001100000000000000001000000100100000000
001000000000000000100000000000001110000000000000000000
110000000000000001100010011000000000000000000100000000
001000000000000000000010101011000000000010000010000100

.ramb_tile 3 5
010000000000000001000000011111011010000000
001000000000000001100011110011100000000000
001010000000011000000000010111011000000000
100001000000101001000011110111000000000000
010000000000001000000010000101011010000000
111000000000000111000010011001000000000000
000000000000001111100000011011111000000000
001000000000001001100011100111100000000000
000000000000000000000000000101111010000000
001000000000000000000011111011100000000000
000000000000001000000011100111011000000000
001000000000000011000110111101100000000000
000000000001000101000110011011111010000000
001000000000101111100110011001100000000000
010000000000000000000000000001011000000000
111010000000001001000000000001000000000000

.logic_tile 4 5
110000000001000101100110100111001101110001010100000000
001000000000000000000000000101001111110010010000000010
001000000000001000000010100011001110101000000000000000
000000000000001011000000000011001000111001110000000010
010000100000001011100011100011001000100000010000100000
111000000000000101100000000011011111111110100000000000
000010100000000101100110101101101100101100010000100000
001001000000010000000000001011101100011100010000000000
000000000001010101000000000011011101101000000000000000
001000000000000101000000000011001010110110110000000010
000000000000001101000010101000000001001001000000000001
001000000000001001100100000111001111000110000010000000
000000000000001101000010101011011001101000100100000000
001000000010001001100100000011011110111100100010000000
000010100000001011100110010011011000101001000000000000
001001000000001101000011000101001100111001100000000000

.logic_tile 5 5
010000000000000000000011110001000000000000000100000000
001000000000000101000111000000100000000001000001000000
001001000000100000000010100000011010000100000100000000
100000100001000000000000000000000000000000000000100000
010000000000000000000000000101100000000000000100000000
101000100000000000000010100000000000000001000010000000
000000000000000101000000000000001000000100000100000000
001000000000000101000010100000010000000000000001000000
000000000000010000000000000000001010000100000110000000
001000000000100000000000000000010000000000000000000000
000000000110000000000000000001000000000000000110000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000100000000001000000000010
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000010000000

.logic_tile 6 5
010000000000000000000010100111100000000000001000000000
001000000000000000000010100000000000000000000000001000
000000000000000000000010100011100000000000001000000000
000000000000000101000010100000100000000000000000000000
000000100000000000000000000000001000001100111000000000
001001000000000000000000000000001001110011000000000000
000000000000000101000000000000001000001100111000000000
001000000000000000000000000000001001110011000000000000
000001000000000000000000000000001001001100111000000000
001000000000010000000000000000001000110011000000000000
000000001100000000000000010101101000001100111000000000
001000000001000000000010100000000000110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001001110011000000000000
000000000000101000000000000000001001001100111000000000
001000000001000101000000000000001001110011000000000000

.logic_tile 7 5
010000000000000000000111110000000000000000000000000000
001000001100000000000111100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
011000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
001000000000000000000000000000000000000011110001000100
000000000000000000000000000000001010111101010000000100
001000000000000000000000001001000000111110100010000000
000000000000000000000000000111111010001100110100000100
001000000000000000000000000000100000110011000001100010
110000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000010
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000101000000001000000000000000000100000000
100000000000000000000010100001000000000010000000000000
010000000000000000000000000000000000000000100100000001
100000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000111100111101010000000
000000000010000111000111100001000000000001
111000000000001111100111111101111100000000
000000000000001111000011011101010000000000
110000000001010111100000000011101010000010
010000000000000001100000000111000000000000
000000000000000001000000000001111100000000
000000000000000000000011111011110000000000
000000000000000000000111010111001010000000
000000000000000000000011101111000000000001
000000000000000011110000001001011100000000
000000000000000000100011111001110000000000
000000000000000011100111000001101010000000
000000001000001111000100000101000000000100
010000000000000000000111000111111100000000
010000000000001001000100001001110000000000

.logic_tile 4 6
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001100000000000000001000
000000000000000000000000000000011101001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001100110011000000000000
000010100000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000010100111001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000

.logic_tile 5 6
100000000000100001100110010111000000010110100100100000
000000000000000000000110100000000000010110101001000000
001000000000001001100010100000000000100110010100100000
000010000000000001100100000001001110011001101001000000
010000000000001000000010001111111001100001000000000000
110000000000001111000010000001011100000000000000000000
000000000000000000000000000011101001001000100000000000
000000000000001101000000000101111010100010000000000000
000000000000000101000010101011001010100010000000000000
000000000000001101100110111011011101001000100000000000
000000000010000000000010100000000000000000000000000000
000010000000000001000110000000000000000000000000000000
000000000000001101000110000001011000110011000000000000
000000000110000001100000001011101110000000000000000010
110000000010000000000000001011001110100000000000000000
000000000000000101000000001011011101000000000000000000

.logic_tile 6 6
000000000000001000000000000000001000111100001000000000
000000000000001111000010100000000000111100000000010000
111001000000101011100111011001011111100010000000000000
000000000000001001100110010101111100001000100000000000
000010000000000111100000011101001010101001010100000000
000000000000001101000010101011011000110110101010000000
000000000100000101000010100101011110000000000000000000
000000000000000101100010100111001100100000000000000000
000001000000000001100000001000000001001100110000000000
000000000000000000000000000001001001110011000000000000
000001000000000101000110011011101111110011000000000000
000000000000001101100010000111001011010010000000000000
000000000000001101000110001011111110100000010000000000
000000000000010001100000000011101111000000010000000000
110001000000001001100010101101111011100000000000000000
000010000000000001000100000001101001000100000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000001110000000110000100000
000000000000000000000100000000011011000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000111110000100000
100000000000000000
100000000000010001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000010000000000000
000001010000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000001001000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011011101011111000000000000
000000000000000000000000000111101101001111000000000000
000000000000000000000010011011101111001001010100000000
000000000000000000000111111001001000001001000000000000
000000000000001101000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110001000000000010110100000000000
000000000000000101000000000001000000101001010000000000
110000000000000101000000000111111000001000000000000000
000000000000000000000000000111011101001110000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000100000000000101000010111101111001100010000000000000
000100000000000000100011100011101011000100010000000000
001000000000000101000010110000011010000100000100100000
100000000000001101000111110000000000000000000000000000
010000000000001101000010100000000000000000100100100000
010000000000001101000100000000001011000000000000100000
000000000000000101000111100011101010000000100000000000
000000000000000101100110101111101010100000000000000000
000010000000001000000111000001001100100010000000000000
000000000000000111000000001101011100001000100000000000
000000000000000111000000000000000001000000100110000000
000000000000000001100010000000001001000000000001100000
000000100000000000000000001001111101100010000000000000
000001000000000000000010000001101011000100010000000000
110000000000000111000000000111111001110011000000000000
000000000000000000100000001001011010000000000000000000

.logic_tile 5 7
000000000000000000000110010001011011100000000000000000
000000000000000000000010001001101001000000000000000000
001000000000000000000000011000000000000000000100100000
100000000000001111000010101111000000000010000000000001
110000000000000001000110100011011111000000100000000000
010000000000000000000100001101011000100000000000000000
000000000000001000000010000101011011110011000000000000
000000000000000101000000001111011100000000000000000000
000000000100000001000000000000000000000000000100000000
000000000000000000000010010111000000000010000000100100
000000000000000101000000010011100000000000000100000000
000000000000001101100010000000000000000001000000000110
000000000110000101000000000000000001001111000110000000
000000000100000000100010110000001101001111000000000000
110000000000000000000000000000000000000000000110000001
000000000000000000000010111111000000000010000000000000

.logic_tile 6 7
000000000000011011100000011001111110111100000000000000
000000000000100101100011110101010000000000000000000000
001010000000001101100000010001000001111001110000000000
100001000000000101000010100000101010111001110001000100
000000000000000101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000101011100111100000011100000100000100000000
000000000000001101000100000000000000000000000010000000
000000000000000011000000000001001101110011000000000000
000000000000000000000000000101001011000000000000000000
000000000000000001100110000001100000011001100000000000
000000000000011101000100000000101010011001100000000000
000000000000000000000000001111101011110011000000000000
000000000000000000000000000001001001000000000000000000
110000000000000000000000011001000001111001110100000000
000000000000000001000010000011001101100000010010000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000001111000000000
000000001000000001
000000000000010010
000000000000110001
001000000000000000
000011110000100000
010000000000000000
001000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000001100
000000000000000100
000100011000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001001000000000000001000
001000000000000000000000000001011001001100111000000000
100000000000000000000010100000111110110011000000000000
010000000000000000000010100000001001110011000000000000
110000000000000000000000001001001010001100110000000000
000000000000000001100000001011101100001000000100000000
000000000000000101000000000011101100000110000000000000
000000000000001001100110000000001100000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000101100000011011101100001000000100000000
000000000000000000000010000011101111000110000000000000
000000000000000000000000010101101101100000000000000000
000000000000000000000010000000011010100000000010000000
110000000000001000000000001011101101001000000000000000
000000000000000001000010000011101111000000000000000000

.logic_tile 2 8
000000000000000101000000000011111100010000000100000000
000000000000000000100000000011101111000000000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110000000000000000000000001101111010101001010000000000
010000000000000000000000000101010000111101010000000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000001000000000011001011100101001010000000000
000000000000000001000010001001001100010111100000000000
000000000000000001100011101111001101010111100100000000
000000000000000000000100000011101101101001010010000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000001000000001100000000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
000000000000000001100110010000011001001100111000000000
000000000000000000100110010000011010110011000000000000
000000000000000101000000000001101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000001101000000000000001000001100111000000000
000000000000001001000000000000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 5 8
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000001000011101000000010100000000
000000000000000000000000001111001110000000100000000000
000000000000000001000010101111111111111010110000000000
000000000000000000100100000101011101110010110010000000
000000000000000000000000000011100001111001110000000000
000000000000000000000000000000101111111001110000000010
110000000000000111100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001010000100000110000000
010000000000001001000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000001101100000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000001000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000100000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000001100
000000000000000100
000101010000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001001001111000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101110010100000000000000
000000000000000000000000000000110000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000100000000000000000000011000000010110100000000000
000000000000000000000010010000100000010110100000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000110000101
010000000000000001000000000111000000000010001000000110

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000001000000000000000000000000010000010000001
000000000001000001000000000000000000000000000010000111
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000000000000001110000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000110010000011000000100000100000000
000000000000000000000111110000000000000000000000000000
111000000000000101000000000111111100011010100010000000
000000000000000000100000000111011001010101110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000111001001111110110000000000
000001000000000000000000000000011101111110110000000001
000000000000000000000000010000011110000011110000000000
000001000000000000000011000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010101011101000000000000000000000
110000000000000000000000000111010000000010100000000100
000000000000001101100000001000011111101001000000000000
000000000000000101000000000001001010010110000000000000
000000000000000000000000000000011100111110100110000000
000000000000000000000000001101000000111101010000000100
000000000000000101000000001101011111001111110000000000
000000000000000000100000001001101100001011110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 8 9
000000000000000101000010101001001111010100100000000000
000000000000000000100110000111101010101001010000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001111000101000010000000000
000000000000000000000000000111011101000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000001000001100111001000100000000
000000000000000000000011101111001000110110000010000000

.logic_tile 9 9
000000000000000000000010100001000000000000001000000000
000000000001001101000111110000100000000000000000001000
111000000000000111000111100001000001000000001000000000
000000000000100101100010100000001000000000000000000000
110000000000100000000000010101001000001100110100000000
010000000000010000000010000000101001110011001000000000
000000000000000101000000000001111000000000000000000000
000000000000000000100000001001101011000001000000000000
000000000000000000000000011001100001111001110010000000
000000000000000000000011000001101001101001010000000000
000000000000000000000000000001111001000100000000000001
000000000000000000000000000000011001000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
111000000000000000000000000011100000000000001000000000
000001000000000000000000000000100000000000000000000000
010011000000000000000011100111001000001100110100000000
110011000000000000000100000000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000011000000001001100110100000000
000000000000000000000010001011001111110011000000000000
110000000000000000000110000111100000010110100100000000
010000000000000000000000000000100000010110100000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000001000000010100000001011111100110000000001
000000000000000111000100000000011001111100110010000000
010000000000000000000110010000000000000000000000000000
010000000000000000000111110000000000000000000000000000
000000000000000000000010100111000000010110100100000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000101111001010000000000000000
000000000000000001000000001101101110000100000001100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000

.logic_tile 5 10
000000000000100000000000010111100000000000000100000001
000000001011000000000010110000100000000001000010000000
111000000000000000000000001111011111111101000000000000
000000000000000000000000001011011110111100000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
010000000000000000000110010000000000000000000000000000
110000000000000111000110100000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000111100001001001000000000001
000000000000000101000000000001101000000000000000000000
111000000000001000000111101001011001001111010010000000
000000000000001001000100001011001010001111000000000000
110000000000001000000010100000000000000000000010000000
110000000000000101000100000000000000000000000010000000
000000000000001011100111100101111001010000000000000010
000000000000001011100000000000101111010000000000000100
000000000000000000000000000001100000000000000100000100
000000000000000000000000000000100000000001001000000000
000000000000001000000011100101000000101001010000000000
000000000000001011000010000101100000111111110000000000
000000000000000000000111001000001010101110110000000000
000000000000000000000000001011001011011101110000000000
110000000000000000000000010101100000000000000100000000
010000000000000000000010100000000000000001000000000000

.logic_tile 7 10
000000000000000000000000000011101110000010100000100000
000000000000000000000010100000110000000010100010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000111011100101000000100000000
010000000000000000000000000000110000101000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000011101110000001010100000000
000000000000001001000000000000110000000001010000000000
000000001110000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100111011100000001010100000000
000000000000001111000110100000110000000001010000000000
010000000000000000000000000111001101011100000001000000
110000000000000000000000000111101011000011000000000100

.logic_tile 8 10
000000000000000101000010110000000000000000000100000000
000000000000000000100110011011000000000010000000000000
111000000000001000000000001000000001000110000000000000
000000000000001001000010111011001100001001000000000010
010000000000000000000011110011000000000000000100000000
110000000000001101000110010000100000000001000000000000
000000000000000101000000000101101111111000000000000000
000000000000001101100000001101011010100000000000000000
000000000000000000000111000111001011010111000000000000
000000000000000000000111100000111001010111000000000000
000000000000000001000111000111001000010000000000000000
000000000000000000000100000101111000010010100000000000
000000000000001000000110110111001000010111110000000000
000000000000000001000010001001010000000010100000000000
110000000000000111100000001000011000111101010000000000
110000000000000000100000001011000000111110100010000010

.logic_tile 9 10
000000000000000101100010100011100000001100110100000000
000000000000000000000000000011101011110011001000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000001000000000000001000000000000000000000000
000000000000000001000000000000000000000001000000000000
000000000000000000000111000000000000001111000000000000
000000000000010000000100000000001000001111000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000010000001100000000000001100001111010000000000
110000000000000000000000001001001000001111100010100000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000101101001100000000000000000
000000000000000000000000000000111011100000000000000000
110000000000000000000000000011111111100001010000000000
010000000000000000000000000000011101100001010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100010000011000000000010000000000000
000000000000000000000000001101100000011111100000000000
000000000000000000000000001101101001110110110000000000
110000000000000001000000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
010000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
101100000000000000
010000000000000000
001000000000000000
000100000000100100
000000000000000100
000011110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000110010000000000000000001000000000
000000000000000000000010000000001011000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
110000000000000000000010101000001000001000011100000000
110000000000000000000000001101001001000100100000000000
000000000000001000000110000101101000001000010100000000
000000000000000001000000000000101001001000010000000000
000001000000000000000000000000011011010000010100000000
000000100000000000000000001101001011100000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000011100000000101001001011111110000000000
110000000000000000000000001001111010111111110000000001

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110001001011011111001010100000001
000000000000000000000100000111011100110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000001010101100000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 6 11
000000000000000111000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000001011100010101001001011000000000000000000
000000000000001001100110101101101010000001000000000001
110000000000000011100000010101101011000110100000000000
110000000000000001000010010101111000000011000010000000
000000000000001000000000010111011001100110000100100000
000000000000001001000010010001011000010110000000000000
000000000000000000000000000101111010000100000000000000
000000000000000000000000000101011001000000000000000001
000000000000000000000000000001101011000000000000000000
000000000000000000000011111101001011000001000000000000
000000001110000001000010000101111010111001110000000001
000000000000000000000000001001011010111100110000100000
000000000000100000000000000011111001000000000000000000
000000001110000000000000000101101001010000000000100000

.logic_tile 7 11
000000000000100000000110100000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000011100000100000110000000
010000000000000000000000000000010000000000000000000010
000000000000000000000111100101011010000000000000000000
000000000100000000000100001001110000000010100000000001
000000000000000000000000000111101001000000000000000100
000000000000000000000000001101011011100000000000100000
000000000000000000000010000000011100000100000110000001
000000001010000000000010000000010000000000000000000000
000000000000000000000000000001100000000000000100000001
000000000000000000000000000000100000000001000000000011
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000001000000000000000000000000000000100000000
000000000110001001000000001011000000000010000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000001011000000000010000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000000000000101000111000111000000000000000100000000
000000000000000000100110100000000000000001000000000000
000000000000000101000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010100000000001000000100100000000
000000000000001101000100000000001011000000000000000000
010000000001000000000000000000000001000000100000000000
010000000000001101000000000000001100000000000000000000

.logic_tile 9 11
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000100
111000000001010011100000001000000000000000000100000000
000000000000100000100000000001000000000010000000000100
010000000000000001100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000000000000000000110000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000000101100000000000000100000000
000000000010000000000000000000100000000001000000000001
000000000000001000000000000000000001000000100100000100
000000000000000001000000000000001010000000000000000000
000000000000001000000000000000000000000000000100000001
000000000000000001000000001011000000000010000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000101100000101001010000000000
000000000000000000000010010101100000000000000001000001
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001111001100000000000000
000000000000000000000000000000011110001100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
100000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000100100000000
011000000001010000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000111010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
111000000000010000000000001111101110000000000000000000
000000001110100000000000000111011110000001000010000000
010000000000000001100011110001001010101000000000000000
011000000000001101100010101101100000000000000000000000
000000000000000101000000010000000000000000000000000000
001000000000000000100010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000110101011111010101001010000000000
001000000000000000000010001011100000000001010000000000
000000000000001000000110100101011010111110110100000000
001000000000000101000000001011111010111001110010000000
000000000000001101100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000010000000000000000000100000000
001001000000000000000010010101000000000010000000000000
111000000000000111000000010000001100000100000110000000
000000000000000101100011110000010000000000000000000000
110000000100000111100110101101101011010111100000000000
111000000010000111000100000101001000001011100000000000
000000000000000101000000001000000000000000000100000000
001000000000001111000000000001000000000010000000000100
000000000000000000000110000000000001000000100100000000
001000000000000000000010000000001001000000000000000000
000000000000000000000000000101000000000000000100000101
001000000000000000000000000000100000000001000000000101
000000001100000000000111100000000000000000100000000000
001000000000001101000100000000001001000000000000000000
000000000000100000000000000000000000010000100000000000
001000000001000000000000001011001110100000010000000000

.logic_tile 7 12
010000000000000000000000000001100000000000000100000000
001000000000000000000000000000100000000001000000000000
111000000000000000000111100011100000000000000100000000
000000000000000000000100000000000000000001000000000000
110000000000000011100010100101111110110001110000000000
011000000000000000000000000000001010110001110000000000
000000000000001000000000000000000000000000000100000000
001000000000000011000000000111000000000010000000000000
000000000000000000000000000111100000000000000100000000
001000000000000000000010100000100000000001000000000000
000000000000001000000000000111000000000000000100000000
001010000000000111000000000000000000000001000000000010
000000000000000101000000000000000000000000000000000000
001000001000001101100000000000000000000000000000000000
000000000000001000000000000101000001001001000000000000
001000000000000101000010110000101110001001000000000100

.logic_tile 8 12
010000000001000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
001000000000000000000000000001000000000010000000100000
000000000001010000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100111100000000000000000000000
001000000010000000000100000000100000000001000000000000

.logic_tile 9 12
010000000000000000000000010000000000000000000000000000
001000000000001101000011110000000000000000000000000000
111000000000000000000010100000011010000100000100000000
000000000000000000000100000000000000000000000001000000
010000000000000000000000000000000000000000100110000000
011000000000000000000010110000001000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000001101100010110000000000000000000000000000
000000000000000000000000000101000000000000000100000001
001000000000000000000000000000100000000001000001000000
000000000000000000000000001000000000000000000100000001
001000000000000000000000001001000000000010000000000000
000000000000000000000000000101100000000000000100000001
001000000000000000000000000000000000000001000001000000
000000000000100000000000001000000000000000000100000000
001000000000010000000000001101000000000010000011000010

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000101000000000001000000000000000100000000
001000000000000000000000000000000000000001000001000100
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000001000000100101000000
011000000000000000000000000000001000000000000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000001011100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000101000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000001100000000000011100001111110110000000
000000000000000000100000000000011101001111110000000000
110000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000001101000000001101000000000110000000000000
001000000000001111000010110001001010000000000000000001
111000000000001001100111110001000000000000000100000000
000000000000001001100010010000000000000001000000000000
010000000000001001100011101000000000000000000100000000
111000000000001001100000001001000000000010000000000000
000000000000000111100000001111011111000111010000000000
001000000000000000100010011101001001010111100000000000
000000000000000000000000010000000001000000100100000000
001000000000000000000010100000001010000000000000000000
000000000000000000000000000000011111000000100000000000
001000000000000000000000000001001011000000010000000000
000010000000000001100111010001011110010111110000000000
001001000000000000000011010101011111011111100000000000
000000000000000101100000010001001101010111110000000000
001000000000000000000011011111111000100111110000000001

.logic_tile 6 13
010000000000000101000010100011000000101001010100000000
001000000110000101100010111001101110111001110000000000
111000000000000101000000000001101110101001010100000000
000000000000001101000000001011000000111110100000000000
110000000000000101000000010001011010000000000000000001
011000000000000000000010000101101000000010000000000101
000000000000000001000000000111101110101000000100000000
001000000000000101000011110000000000101000000000000000
000000000000000000000010010111001100111100010100000000
001010000000000000000011010000111110111100010000000000
000000100000000000000000001000000000010000100000000100
001001000000000000000000000001001011100000010000100000
000000000000010001000000010001000000100000010100000000
001000000000000000000011110000001110100000010000000000
010000100000000011100000001111000000101001010100000000
111001000000000000100000001101000000000000000000000000

.logic_tile 7 13
010000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000110100000011000000100000100000000
001000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001001000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000100000000000000101100000000000000100100000
000000000001000101000000000000100000000001000000000000
110000000000000000000000000000011100000100000000000000
011000000000000000000000000000010000000000000000000000
000000000000100000000111000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000001000000000011000000000000000000100000000
001000000000001011000011011101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
011000000000000111000000001001000000000010000000000000
000000000000000000000010000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
001000000000000000000011000000001000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000010000000011010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
001000000000000000000000000000100000000001000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000010000000000000
000100010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000100000000110101000000000000000000100000000
110000000001001111000100000001000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000101100000000101000000000010000000000000
000000100000000000000010100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000011111011001111110000000000
000000000000000000000000001011101010000110100000000000

.logic_tile 6 14
000000000000001000000000000101101110010110100000000000
000000000000000111000010101001100000000001010010000000
111000000000001101000010100111100000010110100100000000
000000000000001111000100001101100000111111110000000000
010000000001001000000110000000001101001111110100000000
110000000000001111000010110000011110001111110000000000
000000000000000011100110111001001100000001010000000000
000000000000000000000011011111001110010010100000000000
000000000000101000000110111000000000011111100100000000
000000000001010001000010011101001111101111010000000000
000000000000000000000110101001101101010111100000000000
000000000000000000000010110001011001001011100000000000
000000000000001000000010100011111000101000000001000000
000000000000001001000010000000100000101000000010000000
010000000000000001100010100011100000110000110000000000
110000000000000000000011001111101010110110110000000110

.logic_tile 7 14
000000000000101000000000001000000000000000000100000001
000000000111010111000011101001000000000010000001000000
111000000000001000000010010000000000000000100100000001
000000000000000111000111100000001010000000000001000100
010000000000001000000111100000000000000000100100000001
110000000000001111000000000000001000000000000010000001
000000000000000000000011100101101111001011100000000000
000000001000000000000010001011111011010111100000000000
000000000000000000000010111000000000000000000110000101
000000000000000000000110010001000000000010000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000000000000
000001000000100000000010100000011000000100000110000001
000010100001010000000000000000010000000000000000000000
000000000000000000000000000001000001001001000000000000
000000000000000000000010000000101111001001000000000000

.logic_tile 8 14
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000100000
111000000000001000000111100000000000000000000100000000
000000000000001111000000000101000000000010000000100000
110000000000001000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000001000000000010000011001110000000000100000
000000000000000101000010100000001001110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000100000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000111100111010000000000000000000000000000
000000000000001111000111100000000000000000000000000000
010000100000001000000110111111100000001001000110000000
110000000000001111000110001001001001011111100000000000
000000000000001000000010000011100001100000010000000000
000000000000001011000010010011001011110000110000000000
000000000000000001000000001101001001001111100000000000
000000000000000000000000001101111100011111110000000000
000000000000000000000000001001011000010001110100000000
000000000000000001000000000111101010110100010000100000
000000000000000000000000000001111010111110100000000001
000000000000000000000000000000100000111110100000000000
000000000001001000000000001001011001101001110100000000
000000000000100101000000000001101110100110110001100000

.logic_tile 6 15
000000000000000000000111001000000000000000000100000000
000000000000000101000000001001000000000010000000000000
111010000000001000000110010001100000000000000100000000
000001000000001001000010010000000000000001000000000000
010000000000001011100011101101011000000110100000000000
110000000000000001100011100011111100001111110000000000
000000000000000000000111010101101010011111110000100000
000000000000000000000010100000101001011111110000100000
000000000000001000000000000101000000000110000000000000
000000000000000111000000000000001110000110000010000000
000000000000001101100000011001000000101001010000000000
000000000000001001000010101101000000000000000000000000
000000000000000001100000001101011100001111000011000000
000000000000000000000000001011001110001011000000000000
110000000000000000000000000101011010000001010000000000
000000000000000000000000001001010000000000000000000000

.logic_tile 7 15
000001000000001111100110110101111001111000110000000001
000010100000001111000011000000011111111000110000000000
111000000000000000000110110000011110000100000100000000
000000000000001001000011110000000000000000000011000000
010000000000000101000110000000001001000000110000000000
010000000000000000000110100000011011000000110000100000
000000000000001011100010110101011001000110100000000000
000000000000000011100011000001101001001111110000000000
000000000000000111000000001011011010011110100000000000
000000000000000000000000000101011000101111110000000000
000000000000000000000000000000001010000100000101000000
000000000000000000000000000000000000000000000011000000
000000000000000000000000010000001010000100000110000000
000000000010000000000010100000010000000000000010000000
110000000000000001000010000001101010000111010000000000
000000000000000000000000001001111111010111100000000000

.logic_tile 8 15
000000000000100011100010110000000000000000000000000000
000000000001010000000010100000000000000000000000000000
111000000000001111100000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
010000001100000000000110100111000000000000000100000000
010000000000000000000100000000000000000001000000000000
000001000000100111000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000001000110000000000000000001111101000111110010000000
000000100000000000000000001101001000101111110000000000
000000000000100001100110000000011010000100000100000000
000000000001000000100100000000000000000000000000000100
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000001100000010000000000
000000000000000000000000001001001101010000100010100000

.logic_tile 9 15
000000000000000000000111100000000000000000000100000000
000000000000000000000100000101000000000010000010000000
111000000000000000000111001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
110000000000000111100000000000000000000000000000000000
110000000000000000100010000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000101000000000000000101000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000100001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 11 15
000000000110000111100000011111101011101000010101000000
000000000000000000100011100101011110111101110010000000
111000000000000111000000001101111110000001000110000000
000000000000000000100000000101001011010111100010000000
110000000000100111000000001001011110011101000110000000
010000000000010000100011000101011010111000100000000001
000000000000101111100000000101111100000001010100000000
000000000000011101100000001111010000000011110010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000001000000010100000000000
000000000000000000000010000001010000000001010000000000
000000001010000000000000000001011001110000110000000000
000000000000001111000011110101001010010000010000000000
000001000000001001100000000011111010101001010100000000
000010000000000111000011110111100000101011110010000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000010001
000000111000100010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001110000010010
000000001000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 6 16
000000000000000101000000011001111101011111110100100000
000000000000000000000011010001011101101011110000000000
111000000000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
110000000000000000000000000111001011011110100100100000
110000000000000101000000001001101101111111111000000000
000000000000000101000000010011111101011111110100000000
000000000000000000000010010001011111011111100000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110110000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000110011101101101001111110100000000
000000000000000000000110101011111110101111110000100000
010000000000000011100000010000000000000000000000000000
110000000000000000100010100000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000011100000000000000100000000
000000000000000001000010100000000000000001000000000000
111000000000001000000000000000011010000100000100000000
000000000000010001000000000000000000000000000000000000
010000000000000001100000011111001100010110000000000000
010000000000000111000011011111011010111111000000000000
000000000000000001000000000011101101001011100000000000
000000000000000000000000001011001101010111100000000000
000000000000001000000110000000001010000100000100000000
000000000000000001000100000000000000000000000000000000
000000000000000001000110000000000000000000100100000000
000000000000001001000100000000001011000000000000000000
000000000000001000000110100011011101000111010000000000
000000000000000101000000001111111000101011010000000000
000000000000000001100110001001011110010010100000000000
000000000000000000000100001011001101110011110000000000

.logic_tile 8 16
000000000000000000000000010001100000000000000110000000
000000000000000000000011100000000000000001000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
001000000000100000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000010000000000000
000000010000000001
000000000000000010
000000000000110000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 2 lvds_clock_$glb_clk
.sym 4 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 6 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 7 w_clock_sys
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 52 lvds_rx_09_inst.r_data[0]
.sym 53 lvds_rx_09_inst.r_data[2]
.sym 54 lvds_rx_09_inst.r_data[4]
.sym 141 w_lvds_rx_09_d0
.sym 178 lvds_rx_09_inst.r_data[9]
.sym 179 lvds_rx_09_inst.r_data[11]
.sym 180 lvds_rx_09_inst.r_data[6]
.sym 181 lvds_rx_09_inst.r_data[5]
.sym 182 lvds_rx_09_inst.r_data[7]
.sym 183 lvds_rx_09_inst.r_data[3]
.sym 291 lvds_rx_09_inst.r_data[12]
.sym 292 lvds_rx_09_inst.r_data[13]
.sym 293 lvds_rx_09_inst.r_data[10]
.sym 296 lvds_rx_09_inst.r_data[8]
.sym 298 lvds_rx_09_inst.r_data[14]
.sym 366 w_rx_09_fifo_pulled_data[4]
.sym 371 w_lvds_rx_09_d0
.sym 409 w_smi_data_output[6]
.sym 433 rx_09_fifo.rd_addr[5]
.sym 435 rx_09_fifo.rd_addr[6]
.sym 522 lvds_rx_09_inst.r_data[1]
.sym 564 w_rx_09_fifo_pulled_data[6]
.sym 594 w_rx_09_fifo_pulled_data[14]
.sym 636 w_lvds_rx_09_d1_SB_LUT4_I1_O
.sym 637 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 639 lvds_rx_09_inst.r_phase_count[0]
.sym 640 w_lvds_rx_09_d1_SB_LUT4_I1_I3[3]
.sym 747 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 748 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 749 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 750 lvds_rx_09_inst.r_phase_count[1]
.sym 751 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 752 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 753 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 796 w_lvds_rx_09_d0
.sym 803 w_lvds_rx_09_d1
.sym 826 w_lvds_rx_09_d0
.sym 827 w_lvds_rx_09_d1
.sym 830 r_counter
.sym 851 r_counter
.sym 867 r_counter
.sym 893 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 937 w_lvds_rx_09_d1
.sym 941 w_lvds_rx_09_d1
.sym 944 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 965 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 977 w_lvds_rx_09_d1
.sym 1051 $PACKER_VCC_NET
.sym 1054 lvds_clock
.sym 1055 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1196 $PACKER_VCC_NET
.sym 1251 w_lvds_rx_09_d0
.sym 1253 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1510 lvds_clock
.sym 2065 w_rx_09_fifo_data[2]
.sym 2068 w_rx_09_fifo_data[4]
.sym 2105 w_lvds_rx_09_d0
.sym 2172 w_lvds_rx_09_d0
.sym 2173 lvds_rx_09_inst.r_data[0]
.sym 2182 lvds_rx_09_inst.r_data[2]
.sym 2216 w_lvds_rx_09_d0
.sym 2222 lvds_rx_09_inst.r_data[0]
.sym 2229 lvds_rx_09_inst.r_data[2]
.sym 2231 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2232 lvds_clock_$glb_clk
.sym 2233 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2234 w_rx_09_fifo_data[9]
.sym 2235 w_rx_09_fifo_data[7]
.sym 2236 w_rx_09_fifo_data[8]
.sym 2237 w_rx_09_fifo_data[5]
.sym 2238 w_rx_09_fifo_data[11]
.sym 2239 w_rx_09_fifo_data[0]
.sym 2240 w_rx_09_fifo_data[13]
.sym 2241 w_rx_09_fifo_data[6]
.sym 2271 smi_ctrl_ins.int_cnt_09[4]
.sym 2276 i_smi_a1_SB_LUT4_I1_O
.sym 2296 lvds_rx_09_inst.r_data[9]
.sym 2301 lvds_rx_09_inst.r_data[3]
.sym 2302 lvds_rx_09_inst.r_data[4]
.sym 2307 lvds_rx_09_inst.r_data[5]
.sym 2308 lvds_rx_09_inst.r_data[7]
.sym 2313 lvds_rx_09_inst.r_data[1]
.sym 2326 lvds_rx_09_inst.r_data[7]
.sym 2332 lvds_rx_09_inst.r_data[9]
.sym 2339 lvds_rx_09_inst.r_data[4]
.sym 2345 lvds_rx_09_inst.r_data[3]
.sym 2353 lvds_rx_09_inst.r_data[5]
.sym 2359 lvds_rx_09_inst.r_data[1]
.sym 2366 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2367 lvds_clock_$glb_clk
.sym 2368 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2369 w_rx_09_fifo_data[3]
.sym 2370 w_rx_09_fifo_data[10]
.sym 2371 w_rx_09_fifo_data[16]
.sym 2372 w_rx_09_fifo_data[21]
.sym 2374 w_rx_09_fifo_data[15]
.sym 2375 w_rx_09_fifo_data[12]
.sym 2376 w_rx_09_fifo_data[14]
.sym 2385 rx_09_fifo.wr_addr[6]
.sym 2386 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 2387 $PACKER_VCC_NET
.sym 2391 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 2399 lvds_rx_09_inst.r_data[1]
.sym 2424 lvds_rx_09_inst.r_data[10]
.sym 2430 lvds_rx_09_inst.r_data[12]
.sym 2432 lvds_rx_09_inst.r_data[11]
.sym 2433 lvds_rx_09_inst.r_data[6]
.sym 2443 lvds_rx_09_inst.r_data[8]
.sym 2457 lvds_rx_09_inst.r_data[10]
.sym 2463 lvds_rx_09_inst.r_data[11]
.sym 2468 lvds_rx_09_inst.r_data[8]
.sym 2486 lvds_rx_09_inst.r_data[6]
.sym 2499 lvds_rx_09_inst.r_data[12]
.sym 2501 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2503 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 2508 lvds_rx_09_inst.r_data[19]
.sym 2509 lvds_rx_09_inst.r_data[15]
.sym 2510 lvds_rx_09_inst.r_data[17]
.sym 2511 lvds_rx_09_inst.r_data[16]
.sym 2534 w_lvds_rx_09_d1
.sym 2535 lvds_rx_09_inst.r_data[16]
.sym 2559 i_smi_a1_SB_LUT4_I1_O
.sym 2565 w_rx_09_fifo_pulled_data[14]
.sym 2570 smi_ctrl_ins.int_cnt_09[4]
.sym 2574 w_rx_09_fifo_pulled_data[6]
.sym 2575 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 2614 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 2615 w_rx_09_fifo_pulled_data[6]
.sym 2616 smi_ctrl_ins.int_cnt_09[4]
.sym 2617 w_rx_09_fifo_pulled_data[14]
.sym 2636 i_smi_a1_SB_LUT4_I1_O
.sym 2637 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 2640 w_rx_09_fifo_data[17]
.sym 2641 w_rx_09_fifo_data[1]
.sym 2645 w_rx_09_fifo_data[19]
.sym 2651 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 2655 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 2656 lvds_rx_09_inst.r_data[16]
.sym 2660 w_rx_09_fifo_data[22]
.sym 2661 w_smi_data_output[6]
.sym 2681 $PACKER_VCC_NET
.sym 2718 w_lvds_rx_09_d1
.sym 2745 w_lvds_rx_09_d1
.sym 2771 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2773 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2786 w_rx_09_fifo_data[28]
.sym 2788 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 2794 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 2795 smi_ctrl_ins.int_cnt_09[4]
.sym 2808 i_button_SB_LUT4_I3_I2[2]
.sym 2816 i_smi_a1_SB_LUT4_I1_O
.sym 2831 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 2833 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 2845 w_lvds_rx_09_d1
.sym 2846 i_button_SB_LUT4_I3_I2[2]
.sym 2847 w_lvds_rx_09_d0
.sym 2848 lvds_rx_09_inst.o_debug_state[0]
.sym 2850 w_lvds_rx_09_d1_SB_LUT4_I1_I3[3]
.sym 2851 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 2854 w_lvds_rx_09_d1_SB_LUT4_I1_O
.sym 2856 lvds_rx_09_inst.o_debug_state[0]
.sym 2878 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 2879 w_lvds_rx_09_d1
.sym 2880 w_lvds_rx_09_d1_SB_LUT4_I1_I3[3]
.sym 2881 w_lvds_rx_09_d0
.sym 2884 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 2885 lvds_rx_09_inst.o_debug_state[0]
.sym 2886 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 2887 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 2896 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 2902 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 2903 lvds_rx_09_inst.o_debug_state[0]
.sym 2904 i_button_SB_LUT4_I3_I2[2]
.sym 2905 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 2906 w_lvds_rx_09_d1_SB_LUT4_I1_O
.sym 2907 lvds_clock_$glb_clk
.sym 2908 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2909 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 2911 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 2913 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 2914 lvds_rx_09_inst.o_debug_state[0]
.sym 2930 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 2964 $PACKER_VCC_NET
.sym 2968 lvds_rx_09_inst.r_phase_count[0]
.sym 2973 w_lvds_rx_09_d1_SB_LUT4_I1_O
.sym 2974 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 2975 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 2978 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 2979 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 2981 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 2983 lvds_rx_09_inst.o_debug_state[0]
.sym 2984 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 2988 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 2990 lvds_rx_09_inst.r_phase_count[1]
.sym 2992 i_button_SB_LUT4_I3_I2[2]
.sym 2994 $nextpnr_ICESTORM_LC_4$O
.sym 2997 lvds_rx_09_inst.r_phase_count[0]
.sym 3000 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3002 $PACKER_VCC_NET
.sym 3003 lvds_rx_09_inst.r_phase_count[1]
.sym 3004 lvds_rx_09_inst.r_phase_count[0]
.sym 3007 $PACKER_VCC_NET
.sym 3009 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3010 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3013 lvds_rx_09_inst.o_debug_state[0]
.sym 3014 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3015 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3016 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 3022 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3025 lvds_rx_09_inst.o_debug_state[0]
.sym 3026 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3027 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3028 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 3032 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3033 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3034 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3037 lvds_rx_09_inst.o_debug_state[0]
.sym 3038 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3039 i_button_SB_LUT4_I3_I2[2]
.sym 3040 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 3041 w_lvds_rx_09_d1_SB_LUT4_I1_O
.sym 3042 lvds_clock_$glb_clk
.sym 3043 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3045 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 3075 w_lvds_rx_09_d0
.sym 3104 r_counter
.sym 3174 r_counter
.sym 3177 i_glob_clock$SB_IO_IN_$glb_clk
.sym 3195 $PACKER_VCC_NET
.sym 3261 w_lvds_rx_09_d1
.sym 3284 w_lvds_rx_09_d1
.sym 3335 i_smi_a1_SB_LUT4_I1_O
.sym 3469 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 3742 i_smi_a2$SB_IO_IN
.sym 3760 i_smi_a2$SB_IO_IN
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4166 o_shdn_tx_lna$SB_IO_OUT
.sym 4387 io_smi_data[5]$SB_IO_OUT
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4425 rx_09_fifo.rd_addr[7]
.sym 4447 lvds_rx_09_inst.r_data[0]
.sym 4448 lvds_rx_09_inst.r_data[2]
.sym 4488 lvds_rx_09_inst.r_data[0]
.sym 4508 lvds_rx_09_inst.r_data[2]
.sym 4521 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4548 w_rx_09_fifo_data[11]
.sym 4553 w_rx_09_fifo_pulled_data[6]
.sym 4558 i_smi_a3$SB_IO_IN
.sym 4566 w_lvds_rx_09_d0
.sym 4568 lvds_rx_09_inst.r_data[6]
.sym 4570 lvds_rx_09_inst.r_data[7]
.sym 4571 lvds_rx_09_inst.r_data[3]
.sym 4574 lvds_rx_09_inst.r_data[9]
.sym 4575 lvds_rx_09_inst.r_data[11]
.sym 4577 lvds_rx_09_inst.r_data[5]
.sym 4588 lvds_rx_09_inst.r_data[4]
.sym 4599 lvds_rx_09_inst.r_data[7]
.sym 4606 lvds_rx_09_inst.r_data[5]
.sym 4613 lvds_rx_09_inst.r_data[6]
.sym 4617 lvds_rx_09_inst.r_data[3]
.sym 4624 lvds_rx_09_inst.r_data[9]
.sym 4630 w_lvds_rx_09_d0
.sym 4635 lvds_rx_09_inst.r_data[11]
.sym 4642 lvds_rx_09_inst.r_data[4]
.sym 4644 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 w_rx_09_fifo_pulled_data[11]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 w_rx_09_fifo_pulled_data[13]
.sym 4653 w_rx_09_fifo_pulled_data[14]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4662 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 4667 lvds_rx_09_inst.r_data[16]
.sym 4671 smi_ctrl_ins.int_cnt_09[3]
.sym 4675 i_smi_a3$SB_IO_IN
.sym 4682 smi_ctrl_ins.int_cnt_09[4]
.sym 4690 lvds_rx_09_inst.r_data[10]
.sym 4692 lvds_rx_09_inst.r_data[19]
.sym 4695 lvds_rx_09_inst.r_data[14]
.sym 4696 lvds_rx_09_inst.r_data[12]
.sym 4697 lvds_rx_09_inst.r_data[13]
.sym 4701 lvds_rx_09_inst.r_data[8]
.sym 4711 lvds_rx_09_inst.r_data[1]
.sym 4724 lvds_rx_09_inst.r_data[1]
.sym 4728 lvds_rx_09_inst.r_data[8]
.sym 4736 lvds_rx_09_inst.r_data[14]
.sym 4740 lvds_rx_09_inst.r_data[19]
.sym 4754 lvds_rx_09_inst.r_data[13]
.sym 4759 lvds_rx_09_inst.r_data[10]
.sym 4763 lvds_rx_09_inst.r_data[12]
.sym 4767 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4770 w_rx_09_fifo_pulled_data[16]
.sym 4771 w_rx_09_fifo_pulled_data[17]
.sym 4772 w_rx_09_fifo_pulled_data[18]
.sym 4773 w_rx_09_fifo_pulled_data[19]
.sym 4774 w_rx_09_fifo_pulled_data[20]
.sym 4775 w_rx_09_fifo_pulled_data[21]
.sym 4776 w_rx_09_fifo_pulled_data[22]
.sym 4777 w_rx_09_fifo_pulled_data[23]
.sym 4778 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 4785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 4794 w_rx_09_fifo_pulled_data[30]
.sym 4796 w_rx_09_fifo_data[27]
.sym 4798 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 4799 rx_09_fifo.wr_addr[0]
.sym 4800 w_rx_09_fifo_data[29]
.sym 4802 rx_09_fifo.wr_addr[0]
.sym 4803 w_rx_09_fifo_data[1]
.sym 4804 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4812 w_rx_09_fifo_pulled_data[30]
.sym 4817 lvds_rx_09_inst.r_data[17]
.sym 4831 smi_ctrl_ins.int_cnt_09[3]
.sym 4834 lvds_rx_09_inst.r_data[14]
.sym 4836 lvds_rx_09_inst.r_data[13]
.sym 4840 lvds_rx_09_inst.r_data[15]
.sym 4841 w_rx_09_fifo_pulled_data[22]
.sym 4842 smi_ctrl_ins.int_cnt_09[4]
.sym 4856 smi_ctrl_ins.int_cnt_09[3]
.sym 4857 w_rx_09_fifo_pulled_data[30]
.sym 4858 smi_ctrl_ins.int_cnt_09[4]
.sym 4859 w_rx_09_fifo_pulled_data[22]
.sym 4870 lvds_rx_09_inst.r_data[17]
.sym 4875 lvds_rx_09_inst.r_data[13]
.sym 4882 lvds_rx_09_inst.r_data[15]
.sym 4886 lvds_rx_09_inst.r_data[14]
.sym 4890 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 4891 lvds_clock_$glb_clk
.sym 4892 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4893 w_rx_09_fifo_pulled_data[24]
.sym 4894 w_rx_09_fifo_pulled_data[25]
.sym 4895 w_rx_09_fifo_pulled_data[26]
.sym 4896 w_rx_09_fifo_pulled_data[27]
.sym 4897 w_rx_09_fifo_pulled_data[28]
.sym 4898 w_rx_09_fifo_pulled_data[29]
.sym 4899 w_rx_09_fifo_pulled_data[30]
.sym 4900 w_rx_09_fifo_pulled_data[31]
.sym 4908 rx_09_fifo.wr_addr[6]
.sym 4910 w_rx_09_fifo_data[20]
.sym 4914 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4915 $PACKER_VCC_NET
.sym 4917 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 4919 rx_09_fifo.rd_addr[3]
.sym 4922 lvds_rx_09_inst.r_data[19]
.sym 4927 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 4936 w_lvds_rx_09_d1
.sym 4939 lvds_rx_09_inst.r_data[15]
.sym 4940 lvds_rx_09_inst.r_data[17]
.sym 4973 lvds_rx_09_inst.r_data[15]
.sym 4981 w_lvds_rx_09_d1
.sym 5005 lvds_rx_09_inst.r_data[17]
.sym 5013 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5014 lvds_clock_$glb_clk
.sym 5028 w_rx_09_fifo_data[30]
.sym 5032 rx_09_fifo.rd_addr[5]
.sym 5034 rx_09_fifo.rd_addr[6]
.sym 5036 rx_09_fifo.rd_addr[7]
.sym 5039 $PACKER_VCC_NET
.sym 5041 w_rx_09_fifo_data[26]
.sym 5043 w_rx_09_fifo_data[31]
.sym 5049 i_smi_a3$SB_IO_IN
.sym 5155 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 5158 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 5161 rx_09_fifo.rd_addr[3]
.sym 5171 i_smi_a3$SB_IO_IN
.sym 5181 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5186 i_button_SB_LUT4_I3_I2[2]
.sym 5192 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5193 lvds_rx_09_inst.o_debug_state[0]
.sym 5194 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 5196 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 5198 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5201 lvds_rx_09_inst.o_debug_state[0]
.sym 5203 w_lvds_rx_09_d1
.sym 5207 w_lvds_rx_09_d0
.sym 5213 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 5214 w_lvds_rx_09_d1
.sym 5215 w_lvds_rx_09_d0
.sym 5216 lvds_rx_09_inst.o_debug_state[0]
.sym 5225 lvds_rx_09_inst.o_debug_state[0]
.sym 5226 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5228 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 5237 i_button_SB_LUT4_I3_I2[2]
.sym 5238 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5239 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 5240 lvds_rx_09_inst.o_debug_state[0]
.sym 5243 lvds_rx_09_inst.o_debug_state[0]
.sym 5244 w_lvds_rx_09_d0
.sym 5245 w_lvds_rx_09_d1
.sym 5246 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 5259 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5260 lvds_clock_$glb_clk
.sym 5261 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 5274 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 5276 lvds_rx_09_inst.o_debug_state[0]
.sym 5325 w_lvds_rx_09_d0
.sym 5330 w_lvds_rx_09_d1
.sym 5343 w_lvds_rx_09_d0
.sym 5345 w_lvds_rx_09_d1
.sym 5405 i_button_SB_LUT4_I3_I2[2]
.sym 5646 $PACKER_VCC_NET
.sym 5655 i_smi_a3$SB_IO_IN
.sym 5769 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 6138 o_shdn_tx_lna$SB_IO_OUT
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6303 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 io_smi_data[5]$SB_IO_OUT
.sym 6353 io_smi_data[1]$SB_IO_OUT
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6422 w_smi_data_output[3]
.sym 6423 w_smi_data_output[5]
.sym 6424 w_smi_data_output[7]
.sym 6425 w_smi_data_output[2]
.sym 6427 w_smi_data_output[1]
.sym 6428 io_smi_data[6]$SB_IO_OUT
.sym 6467 i_smi_a3$SB_IO_IN
.sym 6491 w_rx_09_fifo_pulled_data[9]
.sym 6493 rx_09_fifo.wr_addr[3]
.sym 6494 io_smi_data[6]$SB_IO_OUT
.sym 6495 rx_09_fifo.wr_addr[5]
.sym 6500 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 6501 w_rx_09_fifo_pulled_data[3]
.sym 6505 w_rx_09_fifo_pulled_data[5]
.sym 6509 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 6511 w_rx_09_fifo_pulled_data[10]
.sym 6513 w_rx_09_fifo_pulled_data[11]
.sym 6516 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6517 w_rx_09_fifo_pulled_data[13]
.sym 6561 w_rx_09_fifo_data[29]
.sym 6563 w_rx_09_fifo_data[23]
.sym 6564 w_rx_09_fifo_data[25]
.sym 6567 w_rx_09_fifo_data[27]
.sym 6609 i_smi_a3$SB_IO_IN
.sym 6615 w_rx_09_fifo_pulled_data[14]
.sym 6616 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6617 rx_09_fifo.rd_addr[1]
.sym 6619 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 6621 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 6622 w_rx_09_fifo_pulled_data[0]
.sym 6623 $PACKER_VCC_NET
.sym 6625 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 6630 w_rx_09_fifo_data[1]
.sym 6632 rx_09_fifo.wr_addr[0]
.sym 6634 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6635 w_rx_09_fifo_data[0]
.sym 6636 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6637 w_rx_09_fifo_data[6]
.sym 6638 rx_09_fifo.wr_addr[3]
.sym 6639 w_rx_09_fifo_data[7]
.sym 6640 rx_09_fifo.wr_addr[5]
.sym 6641 w_rx_09_fifo_data[5]
.sym 6644 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 6646 w_rx_09_fifo_data[3]
.sym 6648 rx_09_fifo.wr_addr[6]
.sym 6650 $PACKER_VCC_NET
.sym 6651 w_rx_09_fifo_data[4]
.sym 6654 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6656 w_rx_09_fifo_data[2]
.sym 6657 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6658 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6659 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6663 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 6664 lvds_rx_09_inst.r_data[21]
.sym 6665 lvds_rx_09_inst.r_data[25]
.sym 6666 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6667 lvds_rx_09_inst.r_data[23]
.sym 6668 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6669 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 6670 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6671 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6672 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6673 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6674 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6675 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6676 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6677 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6681 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 w_rx_09_fifo_data[2]
.sym 6694 w_rx_09_fifo_data[3]
.sym 6695 w_rx_09_fifo_data[4]
.sym 6696 w_rx_09_fifo_data[5]
.sym 6697 w_rx_09_fifo_data[6]
.sym 6698 w_rx_09_fifo_data[7]
.sym 6699 $PACKER_VCC_NET
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6708 rx_09_fifo.wr_addr[0]
.sym 6709 w_rx_09_fifo_data[27]
.sym 6710 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6713 w_rx_09_fifo_data[29]
.sym 6714 w_rx_09_fifo_data[1]
.sym 6716 w_rx_09_fifo_pulled_data[24]
.sym 6717 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6720 w_rx_09_fifo_data[25]
.sym 6722 w_rx_09_fifo_pulled_data[15]
.sym 6723 i_smi_a1_SB_LUT4_I1_O
.sym 6724 w_rx_09_fifo_pulled_data[28]
.sym 6726 w_rx_09_fifo_pulled_data[9]
.sym 6733 w_rx_09_fifo_data[10]
.sym 6735 rx_09_fifo.rd_addr[3]
.sym 6736 w_rx_09_fifo_data[11]
.sym 6737 rx_09_fifo.rd_addr[5]
.sym 6738 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 6739 w_rx_09_fifo_data[14]
.sym 6741 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6743 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6744 rx_09_fifo.rd_addr[7]
.sym 6745 w_rx_09_fifo_data[15]
.sym 6746 w_rx_09_fifo_data[12]
.sym 6747 rx_09_fifo.rd_addr[6]
.sym 6748 w_rx_09_fifo_data[9]
.sym 6752 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6754 w_rx_09_fifo_data[13]
.sym 6755 rx_09_fifo.rd_addr[1]
.sym 6758 w_rx_09_fifo_data[8]
.sym 6760 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6761 $PACKER_VCC_NET
.sym 6763 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 6764 io_smi_data[0]$SB_IO_OUT
.sym 6765 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 6766 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 6767 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 6768 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 6769 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6770 w_smi_data_output[4]
.sym 6771 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 6772 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6773 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6774 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6775 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6776 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6777 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6778 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6779 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6780 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 6786 rx_09_fifo.rd_addr[5]
.sym 6787 rx_09_fifo.rd_addr[6]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 w_clock_sys
.sym 6792 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6793 $PACKER_VCC_NET
.sym 6794 w_rx_09_fifo_data[10]
.sym 6795 w_rx_09_fifo_data[11]
.sym 6796 w_rx_09_fifo_data[12]
.sym 6797 w_rx_09_fifo_data[13]
.sym 6798 w_rx_09_fifo_data[14]
.sym 6799 w_rx_09_fifo_data[15]
.sym 6800 w_rx_09_fifo_data[8]
.sym 6801 w_rx_09_fifo_data[9]
.sym 6807 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6809 rx_09_fifo.rd_addr[7]
.sym 6811 rx_09_fifo.rd_addr[3]
.sym 6812 lvds_rx_09_inst.r_data[19]
.sym 6813 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 6819 w_rx_09_fifo_data[23]
.sym 6821 rx_09_fifo.wr_addr[5]
.sym 6822 w_rx_09_fifo_pulled_data[4]
.sym 6823 rx_09_fifo.wr_addr[3]
.sym 6825 i_button_SB_LUT4_I3_I2[2]
.sym 6826 i_button_SB_LUT4_I3_I2[2]
.sym 6827 w_rx_09_fifo_pulled_data[26]
.sym 6829 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 6834 w_rx_09_fifo_data[23]
.sym 6835 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 6836 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6838 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6840 rx_09_fifo.wr_addr[6]
.sym 6842 w_rx_09_fifo_data[18]
.sym 6844 rx_09_fifo.wr_addr[5]
.sym 6845 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6846 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6847 $PACKER_VCC_NET
.sym 6848 w_rx_09_fifo_data[20]
.sym 6852 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6854 rx_09_fifo.wr_addr[0]
.sym 6856 w_rx_09_fifo_data[19]
.sym 6857 w_rx_09_fifo_data[22]
.sym 6858 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6859 w_rx_09_fifo_data[17]
.sym 6860 w_rx_09_fifo_data[16]
.sym 6861 w_rx_09_fifo_data[21]
.sym 6862 rx_09_fifo.wr_addr[3]
.sym 6867 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6868 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 6869 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 6870 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 6871 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 6872 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 6873 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 6874 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6875 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6876 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6877 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6878 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6879 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6880 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6881 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6882 rx_09_fifo.wr_addr[0]
.sym 6883 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6885 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6886 rx_09_fifo.wr_addr[3]
.sym 6887 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6888 rx_09_fifo.wr_addr[5]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6895 w_rx_09_fifo_data[16]
.sym 6896 w_rx_09_fifo_data[17]
.sym 6897 w_rx_09_fifo_data[18]
.sym 6898 w_rx_09_fifo_data[19]
.sym 6899 w_rx_09_fifo_data[20]
.sym 6900 w_rx_09_fifo_data[21]
.sym 6901 w_rx_09_fifo_data[22]
.sym 6902 w_rx_09_fifo_data[23]
.sym 6903 $PACKER_VCC_NET
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 w_rx_09_fifo_data[26]
.sym 6909 w_smi_data_output[4]
.sym 6912 w_rx_09_fifo_data[31]
.sym 6918 w_rx_09_fifo_data[18]
.sym 6928 rx_09_fifo.wr_addr[3]
.sym 6936 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 6938 w_rx_09_fifo_data[29]
.sym 6939 rx_09_fifo.rd_addr[7]
.sym 6940 $PACKER_VCC_NET
.sym 6941 w_rx_09_fifo_data[30]
.sym 6942 w_rx_09_fifo_data[27]
.sym 6943 rx_09_fifo.rd_addr[5]
.sym 6944 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6945 rx_09_fifo.rd_addr[6]
.sym 6949 w_rx_09_fifo_data[25]
.sym 6950 rx_09_fifo.rd_addr[1]
.sym 6954 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6955 rx_09_fifo.rd_addr[3]
.sym 6957 w_rx_09_fifo_data[26]
.sym 6958 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6960 w_rx_09_fifo_data[28]
.sym 6961 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6963 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 6964 w_rx_09_fifo_data[24]
.sym 6967 w_rx_09_fifo_data[31]
.sym 6968 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6969 rx_09_fifo.wr_addr[5]
.sym 6970 rx_09_fifo.wr_addr[3]
.sym 6971 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 6972 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 6973 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 6974 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6975 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6976 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6977 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6978 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6979 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6980 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6981 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6982 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6983 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 6984 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 6985 rx_09_fifo.rd_addr[1]
.sym 6987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 6988 rx_09_fifo.rd_addr[3]
.sym 6989 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 6990 rx_09_fifo.rd_addr[5]
.sym 6991 rx_09_fifo.rd_addr[6]
.sym 6992 rx_09_fifo.rd_addr[7]
.sym 6995 w_clock_sys
.sym 6996 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6997 $PACKER_VCC_NET
.sym 6998 w_rx_09_fifo_data[26]
.sym 6999 w_rx_09_fifo_data[27]
.sym 7000 w_rx_09_fifo_data[28]
.sym 7001 w_rx_09_fifo_data[29]
.sym 7002 w_rx_09_fifo_data[30]
.sym 7003 w_rx_09_fifo_data[31]
.sym 7004 w_rx_09_fifo_data[24]
.sym 7005 w_rx_09_fifo_data[25]
.sym 7012 smi_ctrl_ins.int_cnt_09[4]
.sym 7018 rx_09_fifo.rd_addr[1]
.sym 7020 smi_ctrl_ins.int_cnt_09[3]
.sym 7023 $PACKER_VCC_NET
.sym 7024 rx_09_fifo.rd_addr[1]
.sym 7030 w_rx_09_fifo_data[24]
.sym 7071 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 7072 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 7073 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 7074 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 7075 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 7076 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 7077 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 7112 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 7114 rx_09_fifo.rd_addr[7]
.sym 7115 rx_09_fifo.rd_addr[5]
.sym 7118 rx_09_fifo.wr_addr[0]
.sym 7120 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 7135 i_smi_a1_SB_LUT4_I1_O
.sym 7172 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 7179 i_button_SB_LUT4_I3_I2[2]
.sym 7233 i_button_SB_LUT4_I3_I2[2]
.sym 7275 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 7277 sys_ctrl_ins.reset_count[0]
.sym 7278 sys_ctrl_ins.reset_cmd
.sym 7279 i_smi_a1_SB_LUT4_I1_O
.sym 7338 i_button_SB_LUT4_I3_I2[2]
.sym 7378 sys_ctrl_ins.reset_count[2]
.sym 7379 sys_ctrl_ins.reset_count[3]
.sym 7380 sys_ctrl_ins.reset_count[1]
.sym 7383 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 7419 i_smi_a3$SB_IO_IN
.sym 7427 i_smi_a1$SB_IO_IN
.sym 7434 sys_ctrl_ins.reset_cmd
.sym 7480 w_tx_data_sys[0]
.sym 7581 w_tx_data_io[2]
.sym 7583 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 7630 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 7733 w_tx_data_io[2]
.sym 7832 io_ctrl_ins.o_pmod[3]
.sym 8030 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 8040 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8111 io_smi_data[6]$SB_IO_OUT
.sym 8130 io_pmod[3]$SB_IO_IN
.sym 8165 w_smi_data_output[1]
.sym 8169 w_smi_data_output[5]
.sym 8174 i_smi_a3$SB_IO_IN
.sym 8195 w_smi_data_output[5]
.sym 8196 i_smi_a3$SB_IO_IN
.sym 8235 i_smi_a3$SB_IO_IN
.sym 8237 w_smi_data_output[1]
.sym 8248 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 8251 io_smi_data[2]$SB_IO_OUT
.sym 8271 io_smi_data[0]$SB_IO_OUT
.sym 8277 smi_ctrl_ins.int_cnt_09[4]
.sym 8278 smi_ctrl_ins.int_cnt_09[4]
.sym 8286 io_smi_data[2]$SB_IO_OUT
.sym 8302 smi_ctrl_ins.w_fifo_09_pull_trigger_SB_DFFNE_Q_E
.sym 8323 i_smi_a3$SB_IO_IN
.sym 8325 w_rx_09_fifo_pulled_data[3]
.sym 8326 w_rx_09_fifo_pulled_data[9]
.sym 8329 w_rx_09_fifo_pulled_data[5]
.sym 8333 smi_ctrl_ins.int_cnt_09[4]
.sym 8334 i_smi_a1_SB_LUT4_I1_O
.sym 8336 smi_ctrl_ins.int_cnt_09[4]
.sym 8338 w_rx_09_fifo_pulled_data[15]
.sym 8340 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 8341 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 8342 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 8344 w_rx_09_fifo_pulled_data[10]
.sym 8345 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 8346 w_rx_09_fifo_pulled_data[7]
.sym 8348 w_rx_09_fifo_pulled_data[1]
.sym 8349 w_rx_09_fifo_pulled_data[2]
.sym 8350 w_rx_09_fifo_pulled_data[13]
.sym 8351 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 8352 w_smi_data_output[6]
.sym 8354 w_rx_09_fifo_pulled_data[11]
.sym 8356 w_rx_09_fifo_pulled_data[11]
.sym 8357 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 8358 w_rx_09_fifo_pulled_data[3]
.sym 8359 smi_ctrl_ins.int_cnt_09[4]
.sym 8362 smi_ctrl_ins.int_cnt_09[4]
.sym 8363 w_rx_09_fifo_pulled_data[5]
.sym 8364 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 8365 w_rx_09_fifo_pulled_data[13]
.sym 8368 w_rx_09_fifo_pulled_data[15]
.sym 8369 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 8370 smi_ctrl_ins.int_cnt_09[4]
.sym 8371 w_rx_09_fifo_pulled_data[7]
.sym 8374 w_rx_09_fifo_pulled_data[10]
.sym 8375 smi_ctrl_ins.int_cnt_09[4]
.sym 8376 w_rx_09_fifo_pulled_data[2]
.sym 8377 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 8386 w_rx_09_fifo_pulled_data[9]
.sym 8387 w_rx_09_fifo_pulled_data[1]
.sym 8388 smi_ctrl_ins.int_cnt_09[4]
.sym 8389 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 8392 w_smi_data_output[6]
.sym 8394 i_smi_a3$SB_IO_IN
.sym 8402 i_smi_a1_SB_LUT4_I1_O
.sym 8403 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8405 lvds_rx_09_inst.r_data[27]
.sym 8410 lvds_rx_09_inst.r_data[18]
.sym 8412 smi_ctrl_ins.w_fifo_09_pull_trigger_SB_DFFNE_Q_E
.sym 8417 w_smi_data_output[3]
.sym 8420 i_smi_a1_SB_LUT4_I1_O
.sym 8423 w_smi_data_output[7]
.sym 8426 w_rx_09_fifo_pulled_data[15]
.sym 8429 io_smi_data[0]$SB_IO_OUT
.sym 8431 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 8432 lvds_rx_09_inst.r_data[18]
.sym 8437 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 8438 w_smi_data_output[6]
.sym 8448 lvds_rx_09_inst.r_data[21]
.sym 8457 lvds_rx_09_inst.r_data[25]
.sym 8459 lvds_rx_09_inst.r_data[23]
.sym 8462 lvds_rx_09_inst.r_data[27]
.sym 8488 lvds_rx_09_inst.r_data[27]
.sym 8498 lvds_rx_09_inst.r_data[21]
.sym 8505 lvds_rx_09_inst.r_data[23]
.sym 8522 lvds_rx_09_inst.r_data[25]
.sym 8525 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 8526 lvds_clock_$glb_clk
.sym 8528 lvds_rx_09_inst.r_data[29]
.sym 8530 lvds_rx_09_inst.r_data[24]
.sym 8532 lvds_rx_09_inst.r_data[20]
.sym 8533 lvds_rx_09_inst.r_data[26]
.sym 8534 lvds_rx_09_inst.r_data[28]
.sym 8535 lvds_rx_09_inst.r_data[22]
.sym 8548 w_rx_09_fifo_data[23]
.sym 8552 rx_09_fifo.mem_i.0.0.0_WCLKE_SB_LUT4_I3_O
.sym 8553 smi_ctrl_ins.int_cnt_09[3]
.sym 8555 smi_ctrl_ins.int_cnt_09[4]
.sym 8556 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 8558 w_rx_09_fifo_data[28]
.sym 8563 i_button_SB_LUT4_I3_I2[2]
.sym 8569 io_pmod[4]$SB_IO_IN
.sym 8571 smi_ctrl_ins.int_cnt_09[4]
.sym 8574 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 8577 smi_ctrl_ins.int_cnt_09[3]
.sym 8578 lvds_rx_09_inst.r_data[19]
.sym 8579 smi_ctrl_ins.int_cnt_09[4]
.sym 8587 w_rx_09_fifo_pulled_data[18]
.sym 8589 i_button_SB_LUT4_I3_I2[2]
.sym 8590 lvds_rx_09_inst.r_data[23]
.sym 8594 w_rx_09_fifo_pulled_data[28]
.sym 8595 lvds_rx_09_inst.r_data[21]
.sym 8597 w_rx_09_fifo_pulled_data[20]
.sym 8598 w_rx_09_fifo_pulled_data[26]
.sym 8608 smi_ctrl_ins.int_cnt_09[3]
.sym 8609 w_rx_09_fifo_pulled_data[18]
.sym 8610 smi_ctrl_ins.int_cnt_09[4]
.sym 8611 w_rx_09_fifo_pulled_data[26]
.sym 8616 lvds_rx_09_inst.r_data[19]
.sym 8620 lvds_rx_09_inst.r_data[23]
.sym 8627 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 8634 lvds_rx_09_inst.r_data[21]
.sym 8638 io_pmod[4]$SB_IO_IN
.sym 8640 i_button_SB_LUT4_I3_I2[2]
.sym 8644 smi_ctrl_ins.int_cnt_09[3]
.sym 8645 w_rx_09_fifo_pulled_data[28]
.sym 8646 w_rx_09_fifo_pulled_data[20]
.sym 8647 smi_ctrl_ins.int_cnt_09[4]
.sym 8648 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 8649 lvds_clock_$glb_clk
.sym 8650 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 8651 w_rx_09_fifo_data[18]
.sym 8652 w_rx_09_fifo_data[28]
.sym 8653 w_rx_09_fifo_data[22]
.sym 8654 w_rx_09_fifo_data[20]
.sym 8655 w_rx_09_fifo_data[26]
.sym 8656 w_rx_09_fifo_data[31]
.sym 8657 w_rx_09_fifo_data[30]
.sym 8658 w_rx_09_fifo_data[24]
.sym 8659 io_pmod[4]$SB_IO_IN
.sym 8677 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 8678 rx_09_fifo.wr_addr[6]
.sym 8684 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8686 $PACKER_VCC_NET
.sym 8693 w_rx_09_fifo_pulled_data[17]
.sym 8695 w_rx_09_fifo_pulled_data[19]
.sym 8696 w_rx_09_fifo_pulled_data[24]
.sym 8699 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 8700 w_rx_09_fifo_pulled_data[16]
.sym 8701 w_rx_09_fifo_pulled_data[0]
.sym 8703 i_smi_a1_SB_LUT4_I1_O
.sym 8705 w_rx_09_fifo_pulled_data[21]
.sym 8707 w_rx_09_fifo_pulled_data[23]
.sym 8708 smi_ctrl_ins.int_cnt_09[3]
.sym 8709 smi_ctrl_ins.int_cnt_09[4]
.sym 8712 w_rx_09_fifo_pulled_data[12]
.sym 8713 w_rx_09_fifo_pulled_data[29]
.sym 8715 w_rx_09_fifo_pulled_data[31]
.sym 8716 w_rx_09_fifo_pulled_data[8]
.sym 8717 w_rx_09_fifo_pulled_data[25]
.sym 8719 w_rx_09_fifo_pulled_data[27]
.sym 8720 io_pmod[3]$SB_IO_IN
.sym 8721 w_rx_09_fifo_pulled_data[4]
.sym 8722 i_button_SB_LUT4_I3_I2[2]
.sym 8723 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 8725 w_rx_09_fifo_pulled_data[0]
.sym 8726 w_rx_09_fifo_pulled_data[8]
.sym 8727 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 8728 smi_ctrl_ins.int_cnt_09[4]
.sym 8731 smi_ctrl_ins.int_cnt_09[4]
.sym 8732 smi_ctrl_ins.int_cnt_09[3]
.sym 8733 w_rx_09_fifo_pulled_data[17]
.sym 8734 w_rx_09_fifo_pulled_data[25]
.sym 8737 smi_ctrl_ins.int_cnt_09[3]
.sym 8738 smi_ctrl_ins.int_cnt_09[4]
.sym 8739 w_rx_09_fifo_pulled_data[27]
.sym 8740 w_rx_09_fifo_pulled_data[19]
.sym 8743 w_rx_09_fifo_pulled_data[31]
.sym 8744 w_rx_09_fifo_pulled_data[23]
.sym 8745 smi_ctrl_ins.int_cnt_09[4]
.sym 8746 smi_ctrl_ins.int_cnt_09[3]
.sym 8749 smi_ctrl_ins.int_cnt_09[3]
.sym 8750 smi_ctrl_ins.int_cnt_09[4]
.sym 8751 w_rx_09_fifo_pulled_data[21]
.sym 8752 w_rx_09_fifo_pulled_data[29]
.sym 8755 io_pmod[3]$SB_IO_IN
.sym 8757 i_button_SB_LUT4_I3_I2[2]
.sym 8761 w_rx_09_fifo_pulled_data[12]
.sym 8762 smi_ctrl_ins.int_cnt_09[4]
.sym 8763 w_rx_09_fifo_pulled_data[4]
.sym 8764 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 8767 w_rx_09_fifo_pulled_data[16]
.sym 8768 smi_ctrl_ins.int_cnt_09[3]
.sym 8769 smi_ctrl_ins.int_cnt_09[4]
.sym 8770 w_rx_09_fifo_pulled_data[24]
.sym 8771 i_smi_a1_SB_LUT4_I1_O
.sym 8772 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8774 smi_ctrl_ins.int_cnt_09[3]
.sym 8775 smi_ctrl_ins.int_cnt_09[4]
.sym 8776 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8777 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8778 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8780 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 8781 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 8788 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 8791 w_rx_09_fifo_data[24]
.sym 8793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 8797 rx_09_fifo.rd_addr[1]
.sym 8798 rx_09_fifo.rd_addr[6]
.sym 8800 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8804 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 8816 rx_09_fifo.wr_addr[5]
.sym 8825 rx_09_fifo.wr_addr[3]
.sym 8828 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 8835 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8836 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8838 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8840 rx_09_fifo.wr_addr[6]
.sym 8847 $nextpnr_ICESTORM_LC_0$O
.sym 8850 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8853 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 8856 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8857 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8859 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8861 rx_09_fifo.wr_addr[3]
.sym 8863 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 8865 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 8868 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8869 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8871 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 8873 rx_09_fifo.wr_addr[5]
.sym 8875 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 8877 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 8879 rx_09_fifo.wr_addr[6]
.sym 8881 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 8883 $nextpnr_ICESTORM_LC_1$I3
.sym 8886 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 8887 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 8893 $nextpnr_ICESTORM_LC_1$I3
.sym 8897 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 8898 rx_09_fifo.wr_addr[6]
.sym 8899 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 8900 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 8901 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8902 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8903 rx_09_fifo.wr_addr[0]
.sym 8904 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8916 rx_09_fifo.rd_addr[1]
.sym 8922 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8924 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8939 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 8940 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8941 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 8942 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 8943 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 8944 rx_09_fifo.rd_addr[5]
.sym 8945 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 8946 io_pmod[3]$SB_IO_IN
.sym 8947 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8949 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 8950 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 8951 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 8952 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 8953 rx_09_fifo.rd_addr[7]
.sym 8954 rx_09_fifo.rd_addr[3]
.sym 8957 rx_09_fifo.rd_addr[1]
.sym 8958 rx_09_fifo.rd_addr[6]
.sym 8959 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 8960 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8964 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 8967 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 8971 rx_09_fifo.rd_addr[6]
.sym 8972 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 8973 rx_09_fifo.rd_addr[7]
.sym 8974 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 8980 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 8985 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 8989 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 8990 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8991 io_pmod[3]$SB_IO_IN
.sym 8992 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8995 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 8996 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 8997 rx_09_fifo.rd_addr[3]
.sym 8998 rx_09_fifo.rd_addr[1]
.sym 9003 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 9007 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 9008 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 9009 rx_09_fifo.rd_addr[7]
.sym 9010 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9013 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9014 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9015 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 9016 rx_09_fifo.rd_addr[5]
.sym 9017 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9018 lvds_clock_$glb_clk
.sym 9019 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9024 lvds_rx_09_inst.r_push
.sym 9025 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 9026 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 9028 io_pmod[3]$SB_IO_IN
.sym 9034 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9044 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9047 i_button_SB_LUT4_I3_I2[2]
.sym 9050 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9052 $PACKER_GND_NET
.sym 9062 rx_09_fifo.wr_addr[6]
.sym 9066 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9067 rx_09_fifo.wr_addr[0]
.sym 9068 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 9070 rx_09_fifo.wr_addr[5]
.sym 9071 rx_09_fifo.wr_addr[3]
.sym 9073 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9074 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 9093 $nextpnr_ICESTORM_LC_6$O
.sym 9096 rx_09_fifo.wr_addr[0]
.sym 9099 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9102 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9103 rx_09_fifo.wr_addr[0]
.sym 9105 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9107 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 9109 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9111 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9114 rx_09_fifo.wr_addr[3]
.sym 9115 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9117 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9119 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9121 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9123 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9125 rx_09_fifo.wr_addr[5]
.sym 9127 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9129 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9131 rx_09_fifo.wr_addr[6]
.sym 9133 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9137 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 9139 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9144 $PACKER_VCC_NET
.sym 9146 sys_ctrl_ins.reset_cmd
.sym 9147 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9156 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9165 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9173 i_button_SB_LUT4_I3_I2[2]
.sym 9174 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9175 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9178 $PACKER_VCC_NET
.sym 9186 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9203 sys_ctrl_ins.reset_cmd
.sym 9204 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9212 $PACKER_GND_NET
.sym 9218 sys_ctrl_ins.reset_cmd
.sym 9259 $PACKER_GND_NET
.sym 9263 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9264 w_clock_sys
.sym 9265 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9266 spi_if_ins.state_if[0]
.sym 9267 i_smi_a2_SB_LUT4_I0_O
.sym 9281 sys_ctrl_ins.reset_cmd
.sym 9287 $PACKER_VCC_NET
.sym 9292 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 9309 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9311 i_smi_a3$SB_IO_IN
.sym 9314 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9317 i_smi_a1$SB_IO_IN
.sym 9318 sys_ctrl_ins.reset_cmd
.sym 9322 i_button_SB_LUT4_I3_I2[2]
.sym 9327 sys_ctrl_ins.reset_cmd
.sym 9334 sys_ctrl_ins.reset_count[0]
.sym 9335 i_smi_a2$SB_IO_IN
.sym 9348 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9349 sys_ctrl_ins.reset_cmd
.sym 9359 sys_ctrl_ins.reset_count[0]
.sym 9366 sys_ctrl_ins.reset_cmd
.sym 9370 i_smi_a1$SB_IO_IN
.sym 9371 i_button_SB_LUT4_I3_I2[2]
.sym 9372 i_smi_a2$SB_IO_IN
.sym 9373 i_smi_a3$SB_IO_IN
.sym 9386 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9387 w_clock_sys
.sym 9388 sys_ctrl_ins.reset_cmd
.sym 9392 r_tx_data[1]
.sym 9398 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9405 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9420 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 9421 i_smi_a2$SB_IO_IN
.sym 9432 sys_ctrl_ins.reset_count[2]
.sym 9433 sys_ctrl_ins.reset_count[3]
.sym 9441 sys_ctrl_ins.reset_count[0]
.sym 9442 sys_ctrl_ins.reset_count[1]
.sym 9445 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9457 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9459 sys_ctrl_ins.reset_cmd
.sym 9462 $nextpnr_ICESTORM_LC_9$O
.sym 9465 sys_ctrl_ins.reset_count[0]
.sym 9468 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9471 sys_ctrl_ins.reset_count[1]
.sym 9474 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9475 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9477 sys_ctrl_ins.reset_count[2]
.sym 9478 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9482 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9483 sys_ctrl_ins.reset_count[3]
.sym 9484 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9487 sys_ctrl_ins.reset_count[0]
.sym 9489 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9490 sys_ctrl_ins.reset_count[1]
.sym 9505 sys_ctrl_ins.reset_count[3]
.sym 9506 sys_ctrl_ins.reset_count[0]
.sym 9507 sys_ctrl_ins.reset_count[1]
.sym 9508 sys_ctrl_ins.reset_count[2]
.sym 9509 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9510 w_clock_sys
.sym 9511 sys_ctrl_ins.reset_cmd
.sym 9513 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 9514 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9517 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9518 r_tx_data[0]
.sym 9532 i_button_SB_LUT4_I3_I2[2]
.sym 9540 i_button_SB_LUT4_I3_I2[2]
.sym 9543 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 9547 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9571 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9580 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9600 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9632 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9633 w_clock_sys
.sym 9635 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9636 io_ctrl_ins.o_pmod[2]
.sym 9637 io_ctrl_ins.o_pmod[5]
.sym 9638 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 9639 io_ctrl_ins.o_pmod[7]
.sym 9640 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9641 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 9642 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 9648 r_tx_data[0]
.sym 9654 i_button_SB_LUT4_I3_I2[2]
.sym 9661 io_ctrl_ins.rf_mode[0]
.sym 9668 w_rx_data[7]
.sym 9670 io_ctrl_ins.mixer_en_state
.sym 9681 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9695 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 9698 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 9703 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9705 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9717 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 9718 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 9729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9755 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9756 w_clock_sys
.sym 9757 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9760 io_ctrl_ins.o_pmod[0]
.sym 9761 io_ctrl_ins.o_pmod[1]
.sym 9762 io_ctrl_ins.o_pmod[6]
.sym 9764 io_ctrl_ins.o_pmod[3]
.sym 9765 i_button_SB_LUT4_I3_O[0]
.sym 9774 io_ctrl_ins.pmod_dir_state[2]
.sym 9777 w_rx_data[2]
.sym 9780 w_rx_data[7]
.sym 9782 w_ioc[2]
.sym 9784 o_shdn_tx_lna$SB_IO_OUT
.sym 9785 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 9789 io_ctrl_ins.pmod_dir_state[7]
.sym 9883 o_shdn_rx_lna$SB_IO_OUT
.sym 9884 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9885 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 9886 io_ctrl_ins.mixer_en_state
.sym 9887 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 9888 o_shdn_tx_lna$SB_IO_OUT
.sym 9889 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 10007 io_ctrl_ins.pmod_dir_state[7]
.sym 10012 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 10016 io_ctrl_ins.rf_pin_state[2]
.sym 10021 io_ctrl_ins.rf_pin_state[1]
.sym 10022 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 10023 io_ctrl_ins.rf_pin_state[0]
.sym 10025 io_ctrl_ins.rf_mode[1]
.sym 10026 i_config[3]$SB_IO_IN
.sym 10027 o_shdn_rx_lna$SB_IO_OUT
.sym 10157 w_rx_data[7]
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10192 o_shdn_rx_lna$SB_IO_OUT
.sym 10197 lvds_clock
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10217 io_smi_data[1]$SB_IO_OUT
.sym 10225 io_smi_data[2]$SB_IO_OUT
.sym 10258 io_smi_data[0]$SB_IO_OUT
.sym 10355 io_smi_data[7]$SB_IO_OUT
.sym 10357 smi_ctrl_ins.r_fifo_09_pull
.sym 10359 io_smi_data[3]$SB_IO_OUT
.sym 10381 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 10385 io_smi_data[7]$SB_IO_OUT
.sym 10431 smi_ctrl_ins.int_cnt_09[3]
.sym 10434 w_smi_data_output[2]
.sym 10441 io_pmod[5]$SB_IO_IN
.sym 10444 smi_ctrl_ins.int_cnt_09[4]
.sym 10458 smi_ctrl_ins.w_fifo_09_pull_trigger_SB_DFFNE_Q_E
.sym 10460 i_smi_a3$SB_IO_IN
.sym 10476 smi_ctrl_ins.int_cnt_09[4]
.sym 10478 smi_ctrl_ins.int_cnt_09[3]
.sym 10479 io_pmod[5]$SB_IO_IN
.sym 10496 w_smi_data_output[2]
.sym 10497 i_smi_a3$SB_IO_IN
.sym 10510 smi_ctrl_ins.w_fifo_09_pull_trigger_SB_DFFNE_Q_E
.sym 10511 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10514 $io_pmod[4]$iobuf_i
.sym 10518 smi_ctrl_ins.r_fifo_09_pull_1
.sym 10525 smi_ctrl_ins.int_cnt_09[3]
.sym 10527 io_pmod[5]$SB_IO_IN
.sym 10539 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 10573 lvds_rx_09_inst.r_data[16]
.sym 10581 lvds_rx_09_inst.r_data[25]
.sym 10585 i_button_SB_LUT4_I3_I2[2]
.sym 10589 lvds_rx_09_inst.r_data[25]
.sym 10619 lvds_rx_09_inst.r_data[16]
.sym 10632 i_button_SB_LUT4_I3_I2[2]
.sym 10633 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 10634 lvds_clock_$glb_clk
.sym 10635 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 10638 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10639 rx_09_fifo.rd_addr[3]
.sym 10640 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 10641 rx_09_fifo.rd_addr[5]
.sym 10642 rx_09_fifo.rd_addr[6]
.sym 10643 rx_09_fifo.rd_addr[7]
.sym 10661 w_rx_09_fifo_data[30]
.sym 10662 i_smi_a2_SB_LUT4_I0_O
.sym 10663 rx_09_fifo.rd_addr[5]
.sym 10665 rx_09_fifo.rd_addr[6]
.sym 10667 rx_09_fifo.rd_addr[7]
.sym 10677 lvds_rx_09_inst.r_data[27]
.sym 10682 lvds_rx_09_inst.r_data[26]
.sym 10687 lvds_rx_09_inst.r_data[24]
.sym 10690 lvds_rx_09_inst.r_data[18]
.sym 10700 lvds_rx_09_inst.r_data[22]
.sym 10705 lvds_rx_09_inst.r_data[20]
.sym 10710 lvds_rx_09_inst.r_data[27]
.sym 10725 lvds_rx_09_inst.r_data[22]
.sym 10734 lvds_rx_09_inst.r_data[18]
.sym 10742 lvds_rx_09_inst.r_data[24]
.sym 10749 lvds_rx_09_inst.r_data[26]
.sym 10754 lvds_rx_09_inst.r_data[20]
.sym 10756 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 10757 lvds_clock_$glb_clk
.sym 10758 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 10761 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10762 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10763 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 10764 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 10765 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 10766 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 10772 rx_09_fifo.rd_addr[6]
.sym 10782 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10784 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 10785 rx_09_fifo.rd_addr[3]
.sym 10786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 10787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 10789 rx_09_fifo.rd_addr[5]
.sym 10791 rx_09_fifo.rd_addr[6]
.sym 10793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10800 lvds_rx_09_inst.r_data[29]
.sym 10802 lvds_rx_09_inst.r_data[18]
.sym 10803 lvds_rx_09_inst.r_data[16]
.sym 10807 lvds_rx_09_inst.r_data[22]
.sym 10810 lvds_rx_09_inst.r_data[24]
.sym 10812 lvds_rx_09_inst.r_data[20]
.sym 10813 lvds_rx_09_inst.r_data[26]
.sym 10814 lvds_rx_09_inst.r_data[28]
.sym 10834 lvds_rx_09_inst.r_data[16]
.sym 10842 lvds_rx_09_inst.r_data[26]
.sym 10846 lvds_rx_09_inst.r_data[20]
.sym 10854 lvds_rx_09_inst.r_data[18]
.sym 10860 lvds_rx_09_inst.r_data[24]
.sym 10864 lvds_rx_09_inst.r_data[29]
.sym 10870 lvds_rx_09_inst.r_data[28]
.sym 10877 lvds_rx_09_inst.r_data[22]
.sym 10879 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 10880 lvds_clock_$glb_clk
.sym 10882 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 10883 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10884 $io_pmod[5]$iobuf_i
.sym 10885 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 10886 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10887 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 10888 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10889 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10899 lvds_rx_09_inst.r_data[16]
.sym 10900 w_rx_09_fifo_data[22]
.sym 10924 smi_ctrl_ins.int_cnt_09[4]
.sym 10925 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 10926 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10927 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10928 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 10930 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10931 rx_09_fifo.rd_addr[1]
.sym 10933 rx_09_fifo.rd_addr[5]
.sym 10934 i_smi_a2_SB_LUT4_I0_O
.sym 10935 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 10939 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10940 rx_09_fifo.wr_addr[5]
.sym 10941 rx_09_fifo.wr_addr[3]
.sym 10942 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10943 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10945 rx_09_fifo.rd_addr[3]
.sym 10946 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 10947 smi_ctrl_ins.int_cnt_09[3]
.sym 10948 rx_09_fifo.wr_addr[5]
.sym 10950 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10951 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10957 smi_ctrl_ins.int_cnt_09[3]
.sym 10962 smi_ctrl_ins.int_cnt_09[4]
.sym 10964 smi_ctrl_ins.int_cnt_09[3]
.sym 10968 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10969 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10970 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10971 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10974 rx_09_fifo.rd_addr[1]
.sym 10975 rx_09_fifo.rd_addr[3]
.sym 10976 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 10977 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 10980 rx_09_fifo.rd_addr[3]
.sym 10981 rx_09_fifo.wr_addr[5]
.sym 10982 rx_09_fifo.wr_addr[3]
.sym 10983 rx_09_fifo.rd_addr[5]
.sym 10992 rx_09_fifo.wr_addr[3]
.sym 10993 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10994 rx_09_fifo.wr_addr[5]
.sym 10995 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 10998 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 10999 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11000 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 11001 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 11002 i_smi_a2_SB_LUT4_I0_O
.sym 11003 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 11004 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11005 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11006 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11008 $io_pmod[3]$iobuf_i
.sym 11009 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 11010 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 11011 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11012 $io_pmod[6]$iobuf_i
.sym 11021 i_button_SB_LUT4_I3_I2[2]
.sym 11024 io_pmod[5]$SB_IO_IN
.sym 11030 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 11031 $PACKER_VCC_NET
.sym 11035 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 11036 i_button_SB_LUT4_I3_I2[2]
.sym 11039 rx_09_fifo.wr_addr[6]
.sym 11040 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11048 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 11049 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 11050 io_pmod[6]$SB_IO_IN
.sym 11052 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 11055 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 11057 io_pmod[3]$SB_IO_IN
.sym 11058 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11061 rx_09_fifo.rd_addr[5]
.sym 11063 rx_09_fifo.rd_addr[6]
.sym 11064 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11066 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 11067 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 11068 rx_09_fifo.wr_addr[0]
.sym 11071 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 11072 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11076 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 11079 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 11080 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 11081 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 11082 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11085 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 11091 io_pmod[3]$SB_IO_IN
.sym 11092 rx_09_fifo.rd_addr[6]
.sym 11093 io_pmod[6]$SB_IO_IN
.sym 11094 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 11097 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11098 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 11099 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 11100 rx_09_fifo.rd_addr[5]
.sym 11103 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 11110 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 11117 rx_09_fifo.wr_addr[0]
.sym 11121 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11125 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11126 lvds_clock_$glb_clk
.sym 11127 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11130 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11142 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 11145 $io_pmod[6]$iobuf_i
.sym 11146 io_pmod[6]$SB_IO_IN
.sym 11149 i_button_SB_LUT4_I3_I2[2]
.sym 11154 i_smi_a2_SB_LUT4_I0_O
.sym 11159 $PACKER_VCC_NET
.sym 11171 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 11181 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 11190 io_pmod[6]$SB_IO_IN
.sym 11192 i_button_SB_LUT4_I3_I2[2]
.sym 11198 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 11200 lvds_rx_09_inst.o_debug_state[0]
.sym 11226 lvds_rx_09_inst.o_debug_state[0]
.sym 11228 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 11229 io_pmod[6]$SB_IO_IN
.sym 11232 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 11233 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 11234 i_button_SB_LUT4_I3_I2[2]
.sym 11235 lvds_rx_09_inst.o_debug_state[0]
.sym 11239 i_button_SB_LUT4_I3_I2[2]
.sym 11240 lvds_rx_09_inst.o_debug_state[0]
.sym 11248 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 11249 lvds_clock_$glb_clk
.sym 11250 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11251 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 11252 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11255 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11256 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11265 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 11274 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11275 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11276 io_pmod[6]$SB_IO_IN
.sym 11280 spi_if_ins.state_if[0]
.sym 11282 spi_if_ins.state_if[1]
.sym 11285 $PACKER_VCC_NET
.sym 11294 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11296 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11302 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11317 $PACKER_VCC_NET
.sym 11346 $PACKER_VCC_NET
.sym 11352 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11371 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11372 w_clock_sys
.sym 11373 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11374 i_button_SB_LUT4_I3_I2[0]
.sym 11375 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11376 $PACKER_GND_NET
.sym 11377 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11378 w_tx_data_smi[0]
.sym 11379 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11380 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11381 w_tx_data_smi[1]
.sym 11386 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11390 $PACKER_VCC_NET
.sym 11395 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11398 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11399 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11400 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11403 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11409 r_tx_data[1]
.sym 11417 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11428 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11438 i_smi_a1$SB_IO_IN
.sym 11440 i_smi_a3$SB_IO_IN
.sym 11443 i_smi_a2$SB_IO_IN
.sym 11445 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11446 i_button_SB_LUT4_I3_I2[2]
.sym 11449 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11454 i_smi_a1$SB_IO_IN
.sym 11455 i_smi_a3$SB_IO_IN
.sym 11456 i_smi_a2$SB_IO_IN
.sym 11457 i_button_SB_LUT4_I3_I2[2]
.sym 11494 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11495 w_clock_sys
.sym 11496 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11498 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11499 r_tx_data_SB_DFFE_Q_E
.sym 11500 spi_if_ins.state_if[1]
.sym 11501 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11502 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11503 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11504 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11509 spi_if_ins.state_if[0]
.sym 11511 io_pmod[5]$SB_IO_IN
.sym 11513 i_button_SB_LUT4_I3_I2[2]
.sym 11518 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11519 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 11520 $PACKER_GND_NET
.sym 11521 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11523 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11525 w_tx_data_smi[0]
.sym 11528 i_button_SB_LUT4_I3_I2[2]
.sym 11531 w_tx_data_io[1]
.sym 11532 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 11538 w_tx_data_io[1]
.sym 11553 w_tx_data_smi[1]
.sym 11556 r_tx_data_SB_DFFE_Q_E
.sym 11558 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11559 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11566 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11589 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11590 w_tx_data_io[1]
.sym 11591 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11592 w_tx_data_smi[1]
.sym 11617 r_tx_data_SB_DFFE_Q_E
.sym 11618 w_clock_sys
.sym 11619 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11620 w_ioc[3]
.sym 11621 w_ioc[2]
.sym 11622 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 11623 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 11624 w_ioc[4]
.sym 11625 w_ioc[0]
.sym 11626 w_rx_data[5]
.sym 11627 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11636 w_rx_data[7]
.sym 11647 w_ioc[0]
.sym 11648 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 11663 r_tx_data_SB_DFFE_Q_E
.sym 11664 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11669 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11670 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11671 w_tx_data_sys[0]
.sym 11672 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11674 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11675 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11679 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 11683 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11684 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11685 w_ioc[3]
.sym 11688 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 11689 w_ioc[4]
.sym 11690 w_ioc[0]
.sym 11700 w_ioc[4]
.sym 11701 w_ioc[0]
.sym 11702 w_ioc[3]
.sym 11703 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 11706 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11707 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 11709 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11724 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11725 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11727 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11730 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 11731 w_tx_data_sys[0]
.sym 11732 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11733 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11740 r_tx_data_SB_DFFE_Q_E
.sym 11741 w_clock_sys
.sym 11743 r_tx_data[5]
.sym 11744 r_tx_data[7]
.sym 11745 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 11746 r_tx_data[3]
.sym 11747 r_tx_data[2]
.sym 11748 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 11749 r_tx_data[6]
.sym 11750 r_tx_data[4]
.sym 11751 spi_if_ins.w_rx_data[0]
.sym 11758 spi_if_ins.w_rx_data[4]
.sym 11759 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11764 w_ioc[2]
.sym 11769 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 11773 w_ioc[0]
.sym 11774 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11775 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11778 r_tx_data_SB_DFFE_Q_E
.sym 11784 w_rx_data[2]
.sym 11785 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11786 io_ctrl_ins.o_pmod[0]
.sym 11788 w_ioc[4]
.sym 11789 w_ioc[0]
.sym 11790 w_rx_data[5]
.sym 11791 io_ctrl_ins.pmod_dir_state[2]
.sym 11792 w_ioc[3]
.sym 11793 w_ioc[2]
.sym 11795 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11797 w_rx_data[7]
.sym 11798 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11802 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 11809 io_ctrl_ins.o_pmod[2]
.sym 11810 io_ctrl_ins.mixer_en_state
.sym 11811 io_ctrl_ins.rf_mode[0]
.sym 11813 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 11814 o_shdn_tx_lna$SB_IO_OUT
.sym 11817 w_ioc[4]
.sym 11818 w_ioc[3]
.sym 11819 w_ioc[2]
.sym 11824 w_rx_data[2]
.sym 11829 w_rx_data[5]
.sym 11835 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11836 io_ctrl_ins.o_pmod[2]
.sym 11837 io_ctrl_ins.pmod_dir_state[2]
.sym 11838 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 11843 w_rx_data[7]
.sym 11847 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11849 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11850 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 11853 w_ioc[2]
.sym 11854 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11855 io_ctrl_ins.rf_mode[0]
.sym 11856 o_shdn_tx_lna$SB_IO_OUT
.sym 11859 io_ctrl_ins.mixer_en_state
.sym 11860 io_ctrl_ins.o_pmod[0]
.sym 11861 w_ioc[0]
.sym 11862 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 11863 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11864 w_clock_sys
.sym 11866 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 11867 w_tx_data_io[6]
.sym 11868 w_tx_data_io[5]
.sym 11869 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 11870 w_tx_data_io[7]
.sym 11871 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 11872 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11873 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 11890 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 11891 w_tx_data_io[3]
.sym 11895 w_tx_data_io[0]
.sym 11896 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 11897 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 11900 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11901 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 11907 w_rx_data[6]
.sym 11909 w_rx_data[3]
.sym 11911 w_rx_data[0]
.sym 11915 w_rx_data[1]
.sym 11918 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11919 io_ctrl_ins.o_pmod[7]
.sym 11920 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 11926 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11929 io_ctrl_ins.pmod_dir_state[7]
.sym 11952 w_rx_data[0]
.sym 11958 w_rx_data[1]
.sym 11964 w_rx_data[6]
.sym 11976 w_rx_data[3]
.sym 11982 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11983 io_ctrl_ins.pmod_dir_state[7]
.sym 11984 io_ctrl_ins.o_pmod[7]
.sym 11985 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 11986 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11987 w_clock_sys
.sym 11989 io_ctrl_ins.debug_mode[0]
.sym 11990 io_ctrl_ins.debug_mode[1]
.sym 11991 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 11992 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11993 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 11994 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11995 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11996 i_button_SB_LUT4_I3_I2[1]
.sym 12001 w_rx_data[1]
.sym 12002 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 12003 w_rx_data[3]
.sym 12007 w_rx_data[0]
.sym 12008 i_button_SB_LUT4_I3_I2[2]
.sym 12011 w_rx_data[6]
.sym 12012 i_config[2]$SB_IO_IN
.sym 12013 w_tx_data_io[4]
.sym 12017 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 12020 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 12021 i_button_SB_LUT4_I3_I2[2]
.sym 12023 w_tx_data_io[1]
.sym 12032 io_ctrl_ins.rf_mode[1]
.sym 12033 io_ctrl_ins.o_pmod[1]
.sym 12034 io_ctrl_ins.rf_mode[2]
.sym 12035 io_ctrl_ins.rf_pin_state[2]
.sym 12036 io_ctrl_ins.rf_pin_state[1]
.sym 12037 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 12038 io_ctrl_ins.rf_pin_state[0]
.sym 12040 o_shdn_rx_lna$SB_IO_OUT
.sym 12041 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 12042 w_ioc[2]
.sym 12044 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 12045 w_ioc[0]
.sym 12047 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12050 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 12058 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 12075 io_ctrl_ins.rf_pin_state[1]
.sym 12076 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 12077 io_ctrl_ins.rf_mode[1]
.sym 12081 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12082 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 12083 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 12087 w_ioc[0]
.sym 12088 o_shdn_rx_lna$SB_IO_OUT
.sym 12089 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 12090 io_ctrl_ins.o_pmod[1]
.sym 12093 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 12094 io_ctrl_ins.rf_mode[1]
.sym 12095 io_ctrl_ins.rf_pin_state[0]
.sym 12096 io_ctrl_ins.rf_mode[2]
.sym 12100 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 12102 w_ioc[2]
.sym 12105 io_ctrl_ins.rf_pin_state[2]
.sym 12106 io_ctrl_ins.rf_mode[1]
.sym 12107 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 12108 io_ctrl_ins.rf_mode[2]
.sym 12109 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 12110 w_clock_sys
.sym 12112 w_tx_data_io[3]
.sym 12114 w_tx_data_io[0]
.sym 12115 w_tx_data_io[1]
.sym 12118 w_tx_data_io[4]
.sym 12126 io_ctrl_ins.rf_mode[0]
.sym 12130 io_ctrl_ins.rf_mode[2]
.sym 12171 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 12183 w_rx_data[7]
.sym 12204 w_rx_data[7]
.sym 12232 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 12233 w_clock_sys
.sym 12256 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 12309 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12322 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 12323 io_smi_data[0]$SB_IO_OUT
.sym 12326 io_smi_data[7]$SB_IO_OUT
.sym 12357 rx_09_fifo.rd_addr[7]
.sym 12485 io_smi_data[5]$SB_IO_OUT
.sym 12497 smi_ctrl_ins.soe_and_reset
.sym 12502 io_smi_data[3]$SB_IO_OUT
.sym 12508 i_smi_a3$SB_IO_IN
.sym 12525 $io_pmod[4]$iobuf_i
.sym 12529 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12542 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 12556 w_smi_data_output[3]
.sym 12565 i_smi_a3$SB_IO_IN
.sym 12568 w_smi_data_output[7]
.sym 12579 w_smi_data_output[7]
.sym 12580 i_smi_a3$SB_IO_IN
.sym 12594 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 12604 w_smi_data_output[3]
.sym 12606 i_smi_a3$SB_IO_IN
.sym 12620 w_clock_sys
.sym 12621 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 12625 io_smi_data[4]$SB_IO_OUT
.sym 12646 w_smi_data_output[4]
.sym 12668 smi_ctrl_ins.r_fifo_09_pull_1
.sym 12672 io_pmod[5]$SB_IO_IN
.sym 12674 smi_ctrl_ins.r_fifo_09_pull
.sym 12703 smi_ctrl_ins.r_fifo_09_pull
.sym 12704 smi_ctrl_ins.r_fifo_09_pull_1
.sym 12705 io_pmod[5]$SB_IO_IN
.sym 12729 smi_ctrl_ins.r_fifo_09_pull
.sym 12743 w_clock_sys
.sym 12744 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 12768 io_pmod[5]$SB_IO_IN
.sym 12769 rx_09_fifo.rd_addr[1]
.sym 12774 smi_ctrl_ins.soe_and_reset
.sym 12790 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12796 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12799 rx_09_fifo.rd_addr[5]
.sym 12800 rx_09_fifo.rd_addr[6]
.sym 12804 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12809 rx_09_fifo.rd_addr[7]
.sym 12813 rx_09_fifo.rd_addr[3]
.sym 12814 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12816 rx_09_fifo.rd_addr[1]
.sym 12818 $nextpnr_ICESTORM_LC_5$O
.sym 12820 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12824 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12827 rx_09_fifo.rd_addr[1]
.sym 12830 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12832 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12834 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12836 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12838 rx_09_fifo.rd_addr[3]
.sym 12840 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12842 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12845 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12846 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12848 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12850 rx_09_fifo.rd_addr[5]
.sym 12852 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12854 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12856 rx_09_fifo.rd_addr[6]
.sym 12858 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12863 rx_09_fifo.rd_addr[7]
.sym 12864 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12865 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12866 w_clock_sys
.sym 12867 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 12872 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12873 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12874 rx_09_fifo.rd_addr[1]
.sym 12890 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12893 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12899 rx_09_fifo.rd_addr[5]
.sym 12903 rx_09_fifo.rd_addr[7]
.sym 12911 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12912 rx_09_fifo.rd_addr[3]
.sym 12913 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12915 rx_09_fifo.rd_addr[6]
.sym 12916 rx_09_fifo.rd_addr[7]
.sym 12922 rx_09_fifo.rd_addr[5]
.sym 12931 rx_09_fifo.rd_addr[1]
.sym 12937 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12941 $nextpnr_ICESTORM_LC_2$O
.sym 12943 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12947 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 12949 rx_09_fifo.rd_addr[1]
.sym 12953 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 12956 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12957 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 12959 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 12962 rx_09_fifo.rd_addr[3]
.sym 12963 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 12965 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 12968 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12969 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 12971 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 12973 rx_09_fifo.rd_addr[5]
.sym 12975 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 12977 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 12980 rx_09_fifo.rd_addr[6]
.sym 12981 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 12983 $nextpnr_ICESTORM_LC_3$I3
.sym 12986 rx_09_fifo.rd_addr[7]
.sym 12987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 12993 smi_ctrl_ins.soe_and_reset
.sym 13009 io_pmod[4]$SB_IO_IN
.sym 13011 i_button_SB_LUT4_I3_I2[2]
.sym 13013 $PACKER_VCC_NET
.sym 13021 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 13023 rx_09_fifo.rd_addr[1]
.sym 13027 $nextpnr_ICESTORM_LC_3$I3
.sym 13032 io_pmod[5]$SB_IO_IN
.sym 13034 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13036 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13037 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 13038 rx_09_fifo.rd_addr[1]
.sym 13039 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 13040 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 13041 io_pmod[4]$SB_IO_IN
.sym 13042 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 13044 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 13045 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13046 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 13047 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 13049 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13052 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 13053 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 13054 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 13055 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 13056 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 13057 rx_09_fifo.wr_addr[6]
.sym 13059 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13060 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13061 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13063 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13068 $nextpnr_ICESTORM_LC_3$I3
.sym 13071 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 13072 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13073 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 13074 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13077 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 13078 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 13079 io_pmod[5]$SB_IO_IN
.sym 13080 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 13083 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 13084 io_pmod[4]$SB_IO_IN
.sym 13085 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13086 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13089 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13091 rx_09_fifo.rd_addr[1]
.sym 13095 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13096 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 13097 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 13098 rx_09_fifo.wr_addr[6]
.sym 13101 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 13102 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 13103 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13104 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13107 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 13108 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 13109 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 13110 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13112 w_clock_sys
.sym 13113 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 13122 i_smi_soe_se$rename$0
.sym 13129 $PACKER_VCC_NET
.sym 13132 $io_pmod[5]$iobuf_i
.sym 13134 $PACKER_VCC_NET
.sym 13137 io_pmod[4]$SB_IO_IN
.sym 13155 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 13156 rx_09_fifo.rd_addr[6]
.sym 13157 i_button_SB_LUT4_I3_I2[2]
.sym 13159 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 13160 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 13161 rx_09_fifo.wr_addr[0]
.sym 13163 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13164 rx_09_fifo.wr_addr[6]
.sym 13167 io_pmod[3]$SB_IO_IN
.sym 13168 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 13170 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 13172 rx_09_fifo.rd_addr[7]
.sym 13175 lvds_rx_09_inst.r_push
.sym 13176 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13178 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 13183 rx_09_fifo.rd_addr[1]
.sym 13185 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13188 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 13189 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 13191 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13195 i_button_SB_LUT4_I3_I2[2]
.sym 13196 io_pmod[3]$SB_IO_IN
.sym 13209 lvds_rx_09_inst.r_push
.sym 13212 rx_09_fifo.wr_addr[6]
.sym 13213 rx_09_fifo.rd_addr[6]
.sym 13214 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 13215 rx_09_fifo.rd_addr[7]
.sym 13219 rx_09_fifo.wr_addr[0]
.sym 13220 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13224 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 13225 rx_09_fifo.rd_addr[1]
.sym 13226 rx_09_fifo.wr_addr[0]
.sym 13227 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13230 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13231 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 13232 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 13235 lvds_clock_$glb_clk
.sym 13236 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 13240 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13249 io_pmod[6]$SB_IO_IN
.sym 13257 $io_pmod[3]$iobuf_i
.sym 13262 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13265 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13286 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13296 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13326 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13357 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13358 w_clock_sys
.sym 13362 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13363 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13364 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13365 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13385 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13386 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13389 i_button_SB_LUT4_I3_I2[0]
.sym 13393 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13403 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13404 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13406 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13414 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13423 spi_if_ins.state_if[1]
.sym 13425 spi_if_ins.state_if[0]
.sym 13430 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13437 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13440 spi_if_ins.state_if[0]
.sym 13441 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13442 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13443 spi_if_ins.state_if[1]
.sym 13459 spi_if_ins.state_if[0]
.sym 13460 spi_if_ins.state_if[1]
.sym 13461 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13467 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13480 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13481 w_clock_sys
.sym 13482 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13483 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13485 w_cs[3]
.sym 13487 w_cs[2]
.sym 13489 w_cs[1]
.sym 13490 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13493 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13499 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13507 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13512 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13514 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13518 spi_if_ins.w_rx_data[2]
.sym 13524 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13528 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13531 io_pmod[5]$SB_IO_IN
.sym 13532 spi_if_ins.state_if[0]
.sym 13535 spi_if_ins.state_if[1]
.sym 13536 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13537 io_pmod[6]$SB_IO_IN
.sym 13539 i_button_SB_LUT4_I3_I2[2]
.sym 13544 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13546 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13547 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13551 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13554 w_cs[1]
.sym 13557 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13558 w_cs[1]
.sym 13559 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13563 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13564 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13565 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13566 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13576 i_button_SB_LUT4_I3_I2[2]
.sym 13577 w_cs[1]
.sym 13578 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13582 io_pmod[5]$SB_IO_IN
.sym 13587 spi_if_ins.state_if[0]
.sym 13588 spi_if_ins.state_if[1]
.sym 13593 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13595 spi_if_ins.state_if[1]
.sym 13596 spi_if_ins.state_if[0]
.sym 13600 io_pmod[6]$SB_IO_IN
.sym 13603 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13604 w_clock_sys
.sym 13605 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13608 w_rx_data[5]
.sym 13609 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13610 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13611 w_rx_data[7]
.sym 13612 w_rx_data[2]
.sym 13624 $PACKER_GND_NET
.sym 13634 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13640 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13648 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13649 w_cs[3]
.sym 13651 w_cs[2]
.sym 13652 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13653 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13654 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13655 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13656 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13657 w_cs[3]
.sym 13659 w_cs[2]
.sym 13661 w_cs[1]
.sym 13669 i_button_SB_LUT4_I3_I2[2]
.sym 13672 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13674 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13686 w_cs[1]
.sym 13687 w_cs[3]
.sym 13688 w_cs[2]
.sym 13689 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13692 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13693 w_cs[1]
.sym 13694 w_cs[2]
.sym 13695 w_cs[3]
.sym 13698 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13699 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13700 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13701 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13704 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13705 w_cs[2]
.sym 13706 w_cs[3]
.sym 13707 w_cs[1]
.sym 13710 w_cs[3]
.sym 13711 w_cs[2]
.sym 13712 w_cs[1]
.sym 13713 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13716 w_cs[3]
.sym 13717 w_cs[2]
.sym 13718 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13719 w_cs[1]
.sym 13722 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13723 i_button_SB_LUT4_I3_I2[2]
.sym 13724 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13725 w_cs[2]
.sym 13726 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13727 w_clock_sys
.sym 13729 spi_if_ins.r_tx_byte[1]
.sym 13730 spi_if_ins.r_tx_byte[0]
.sym 13731 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13732 spi_if_ins.r_tx_byte[5]
.sym 13733 spi_if_ins.r_tx_byte[6]
.sym 13734 spi_if_ins.r_tx_byte[7]
.sym 13736 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13743 spi_if_ins.state_if[0]
.sym 13747 r_tx_data_SB_DFFE_Q_E
.sym 13752 w_rx_data[5]
.sym 13753 i_smi_a1$SB_IO_IN
.sym 13755 w_ioc[0]
.sym 13757 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13758 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13760 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13762 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13772 w_rx_data[5]
.sym 13774 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13775 spi_if_ins.w_rx_data[1]
.sym 13776 spi_if_ins.w_rx_data[4]
.sym 13778 w_tx_data_smi[0]
.sym 13779 spi_if_ins.w_rx_data[3]
.sym 13781 spi_if_ins.w_rx_data[0]
.sym 13782 w_tx_data_io[0]
.sym 13783 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13788 spi_if_ins.w_rx_data[2]
.sym 13789 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 13794 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13797 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13803 spi_if_ins.w_rx_data[3]
.sym 13812 spi_if_ins.w_rx_data[2]
.sym 13815 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13816 w_tx_data_io[0]
.sym 13817 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13818 w_tx_data_smi[0]
.sym 13821 spi_if_ins.w_rx_data[1]
.sym 13829 spi_if_ins.w_rx_data[4]
.sym 13834 spi_if_ins.w_rx_data[0]
.sym 13841 w_rx_data[5]
.sym 13845 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 13847 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13849 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13850 w_clock_sys
.sym 13855 spi_if_ins.r_tx_byte[2]
.sym 13857 spi_if_ins.r_tx_byte[4]
.sym 13859 spi_if_ins.r_tx_byte[3]
.sym 13864 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13866 r_tx_data[1]
.sym 13867 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13870 w_tx_data_io[0]
.sym 13871 spi_if_ins.w_rx_data[1]
.sym 13875 spi_if_ins.w_rx_data[3]
.sym 13879 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 13881 i_button_SB_LUT4_I3_I2[0]
.sym 13882 i_button_SB_LUT4_I3_I2[0]
.sym 13883 w_ioc[0]
.sym 13887 o_tr_vc1$SB_IO_OUT
.sym 13893 w_ioc[3]
.sym 13894 w_tx_data_io[6]
.sym 13895 w_tx_data_io[5]
.sym 13896 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 13897 w_tx_data_io[7]
.sym 13898 w_ioc[0]
.sym 13902 w_ioc[2]
.sym 13903 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13905 w_ioc[4]
.sym 13906 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13907 w_tx_data_io[4]
.sym 13911 r_tx_data_SB_DFFE_Q_E
.sym 13912 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13918 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13919 w_tx_data_io[2]
.sym 13922 w_tx_data_io[3]
.sym 13926 w_tx_data_io[5]
.sym 13927 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13928 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13932 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13933 w_tx_data_io[7]
.sym 13935 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13938 w_ioc[2]
.sym 13939 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 13940 w_ioc[3]
.sym 13941 w_ioc[4]
.sym 13945 w_tx_data_io[3]
.sym 13947 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13951 w_tx_data_io[2]
.sym 13952 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13953 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13956 w_ioc[0]
.sym 13958 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13963 w_tx_data_io[6]
.sym 13964 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13968 w_tx_data_io[4]
.sym 13969 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13972 r_tx_data_SB_DFFE_Q_E
.sym 13973 w_clock_sys
.sym 13974 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13975 w_rx_data[6]
.sym 13976 w_rx_data[3]
.sym 13977 w_rx_data[4]
.sym 13978 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 13979 w_rx_data[1]
.sym 13980 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13981 w_rx_data[0]
.sym 13982 i_button_SB_LUT4_I3_I1[1]
.sym 13995 w_tx_data_io[4]
.sym 14000 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 14007 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14010 w_rx_data[3]
.sym 14016 w_ioc[0]
.sym 14018 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 14020 i_config[2]$SB_IO_IN
.sym 14021 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 14023 i_button_SB_LUT4_I3_I2[1]
.sym 14024 i_button_SB_LUT4_I3_I2[2]
.sym 14026 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 14027 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 14029 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14030 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 14031 i_button_SB_LUT4_I3_O[0]
.sym 14032 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14034 io_ctrl_ins.o_pmod[5]
.sym 14035 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 14038 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14039 i_button_SB_LUT4_I3_I1[1]
.sym 14040 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14042 i_button_SB_LUT4_I3_I2[0]
.sym 14043 i_button_SB_LUT4_I3_O[1]
.sym 14045 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 14046 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14047 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 14049 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 14050 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 14052 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14055 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 14056 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 14063 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 14064 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 14067 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14068 w_ioc[0]
.sym 14069 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14070 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14073 i_button_SB_LUT4_I3_O[0]
.sym 14075 i_button_SB_LUT4_I3_O[1]
.sym 14079 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 14080 i_config[2]$SB_IO_IN
.sym 14081 i_button_SB_LUT4_I3_I2[1]
.sym 14082 io_ctrl_ins.o_pmod[5]
.sym 14086 i_button_SB_LUT4_I3_I1[1]
.sym 14088 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 14091 i_button_SB_LUT4_I3_I2[0]
.sym 14092 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14093 i_button_SB_LUT4_I3_I2[2]
.sym 14095 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 14096 w_clock_sys
.sym 14097 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14098 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 14099 io_ctrl_ins.rf_mode[0]
.sym 14100 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14101 i_button_SB_LUT4_I3_O[1]
.sym 14102 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14103 io_ctrl_ins.rf_mode[1]
.sym 14104 io_ctrl_ins.rf_mode[2]
.sym 14105 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 14110 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14111 spi_if_ins.w_rx_data[1]
.sym 14115 spi_if_ins.w_rx_data[6]
.sym 14117 spi_if_ins.w_rx_data[3]
.sym 14120 w_ioc[0]
.sym 14126 w_rx_data[1]
.sym 14139 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14142 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 14143 w_rx_data[1]
.sym 14145 w_rx_data[0]
.sym 14146 i_button_SB_LUT4_I3_I2[1]
.sym 14147 io_ctrl_ins.debug_mode[0]
.sym 14148 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14149 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 14150 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 14153 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14154 w_ioc[0]
.sym 14155 i_config[3]$SB_IO_IN
.sym 14159 io_ctrl_ins.o_pmod[6]
.sym 14160 io_ctrl_ins.rf_mode[1]
.sym 14161 io_ctrl_ins.rf_mode[2]
.sym 14164 io_ctrl_ins.debug_mode[1]
.sym 14172 w_rx_data[0]
.sym 14179 w_rx_data[1]
.sym 14184 io_ctrl_ins.o_pmod[6]
.sym 14185 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 14186 i_config[3]$SB_IO_IN
.sym 14187 i_button_SB_LUT4_I3_I2[1]
.sym 14191 w_ioc[0]
.sym 14192 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 14193 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14197 io_ctrl_ins.debug_mode[0]
.sym 14198 io_ctrl_ins.debug_mode[1]
.sym 14202 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14203 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14208 io_ctrl_ins.rf_mode[2]
.sym 14209 io_ctrl_ins.debug_mode[0]
.sym 14210 io_ctrl_ins.debug_mode[1]
.sym 14211 io_ctrl_ins.rf_mode[1]
.sym 14214 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 14215 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14217 w_ioc[0]
.sym 14218 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 14219 w_clock_sys
.sym 14220 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 14221 io_ctrl_ins.pmod_dir_state[4]
.sym 14222 io_ctrl_ins.pmod_dir_state[0]
.sym 14223 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 14224 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14225 io_ctrl_ins.pmod_dir_state[1]
.sym 14226 io_ctrl_ins.pmod_dir_state[3]
.sym 14227 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 14228 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 14230 io_ctrl_ins.rf_mode[1]
.sym 14233 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14234 io_ctrl_ins.rf_mode[2]
.sym 14236 o_rx_h_tx_l_b$SB_IO_OUT
.sym 14240 o_tr_vc2$SB_IO_OUT
.sym 14243 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14249 i_smi_a1$SB_IO_IN
.sym 14250 io_ctrl_ins.o_pmod[3]
.sym 14263 io_ctrl_ins.debug_mode[1]
.sym 14264 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 14266 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14267 io_ctrl_ins.rf_mode[1]
.sym 14270 io_ctrl_ins.debug_mode[0]
.sym 14275 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 14276 io_ctrl_ins.rf_mode[2]
.sym 14281 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14282 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 14284 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14285 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 14288 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 14289 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 14291 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14292 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 14295 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14296 io_ctrl_ins.rf_mode[1]
.sym 14297 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14298 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 14307 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 14308 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 14309 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14310 io_ctrl_ins.debug_mode[0]
.sym 14313 io_ctrl_ins.debug_mode[1]
.sym 14314 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 14315 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 14316 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14331 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 14332 io_ctrl_ins.rf_mode[2]
.sym 14333 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14334 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14341 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 14342 w_clock_sys
.sym 14343 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14388 i_button_SB_LUT4_I3_I2[2]
.sym 14399 i_button_SB_LUT4_I3_I2[2]
.sym 14418 smi_ctrl_ins.soe_and_reset
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14434 io_smi_data[3]$SB_IO_OUT
.sym 14438 smi_ctrl_ins.soe_and_reset
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14621 io_smi_data[4]$SB_IO_OUT
.sym 14776 i_smi_a3$SB_IO_IN
.sym 14797 w_smi_data_output[4]
.sym 14824 i_smi_a3$SB_IO_IN
.sym 14826 w_smi_data_output[4]
.sym 14867 i_smi_a3$SB_IO_IN
.sym 14879 rx_09_fifo.rd_addr[1]
.sym 14989 $io_pmod[4]$iobuf_i
.sym 15020 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 15021 i_button_SB_LUT4_I3_I2[2]
.sym 15027 io_pmod[4]$SB_IO_IN
.sym 15030 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15048 rx_09_fifo.rd_addr[1]
.sym 15078 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15081 i_button_SB_LUT4_I3_I2[2]
.sym 15084 io_pmod[4]$SB_IO_IN
.sym 15088 rx_09_fifo.rd_addr[1]
.sym 15090 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15097 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 15098 w_clock_sys
.sym 15099 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 15114 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 15152 i_smi_soe_se$rename$0
.sym 15167 i_button_SB_LUT4_I3_I2[2]
.sym 15188 i_smi_soe_se$rename$0
.sym 15189 i_button_SB_LUT4_I3_I2[2]
.sym 15398 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15415 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15416 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15440 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15466 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15467 w_clock_sys
.sym 15468 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15469 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15474 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15476 int_miso
.sym 15484 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15497 w_rx_data[5]
.sym 15513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15515 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15517 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15521 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15522 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15523 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15531 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15537 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15539 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15555 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15556 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15558 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15561 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15563 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15564 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15567 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15570 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15573 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15574 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15576 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15589 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15590 w_clock_sys
.sym 15591 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15592 spi_if_ins.spi.r_tx_byte[2]
.sym 15593 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 15594 spi_if_ins.spi.r_tx_byte[7]
.sym 15595 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15596 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15597 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15598 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 15599 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15604 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 15609 int_miso
.sym 15617 w_rx_data[2]
.sym 15618 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15619 spi_if_ins.w_rx_data[5]
.sym 15625 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15626 spi_if_ins.r_tx_byte[7]
.sym 15635 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15646 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15647 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15649 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15656 spi_if_ins.w_rx_data[6]
.sym 15657 spi_if_ins.state_if[0]
.sym 15659 spi_if_ins.w_rx_data[5]
.sym 15660 spi_if_ins.state_if[1]
.sym 15667 spi_if_ins.w_rx_data[6]
.sym 15669 spi_if_ins.w_rx_data[5]
.sym 15679 spi_if_ins.w_rx_data[5]
.sym 15681 spi_if_ins.w_rx_data[6]
.sym 15691 spi_if_ins.w_rx_data[6]
.sym 15693 spi_if_ins.w_rx_data[5]
.sym 15703 spi_if_ins.w_rx_data[5]
.sym 15705 spi_if_ins.w_rx_data[6]
.sym 15708 spi_if_ins.state_if[0]
.sym 15709 spi_if_ins.state_if[1]
.sym 15710 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15711 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15712 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15713 w_clock_sys
.sym 15714 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15715 spi_if_ins.spi.r_tx_byte[0]
.sym 15716 spi_if_ins.spi.r_tx_byte[4]
.sym 15717 spi_if_ins.w_rx_data[5]
.sym 15718 spi_if_ins.spi.r_tx_byte[6]
.sym 15719 spi_if_ins.spi.r_tx_byte[1]
.sym 15720 spi_if_ins.spi.r_tx_byte[5]
.sym 15721 spi_if_ins.spi.r_tx_byte[3]
.sym 15722 spi_if_ins.w_rx_data[6]
.sym 15727 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15732 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15741 w_rx_data[7]
.sym 15742 spi_if_ins.r_tx_data_valid
.sym 15743 w_rx_data[2]
.sym 15745 spi_if_ins.r_tx_byte[2]
.sym 15749 spi_if_ins.r_tx_byte[4]
.sym 15758 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15759 spi_if_ins.state_if[1]
.sym 15763 spi_if_ins.w_rx_data[2]
.sym 15767 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15771 spi_if_ins.state_if[0]
.sym 15778 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15779 spi_if_ins.w_rx_data[5]
.sym 15784 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15804 spi_if_ins.w_rx_data[5]
.sym 15807 spi_if_ins.state_if[1]
.sym 15808 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15810 spi_if_ins.state_if[0]
.sym 15813 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15814 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15815 spi_if_ins.state_if[0]
.sym 15816 spi_if_ins.state_if[1]
.sym 15822 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15826 spi_if_ins.w_rx_data[2]
.sym 15835 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15836 w_clock_sys
.sym 15842 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15845 spi_if_ins.r_tx_byte[3]
.sym 15854 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15865 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15869 i_button_SB_LUT4_I3_I1[0]
.sym 15871 w_rx_data[2]
.sym 15886 r_tx_data[1]
.sym 15888 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15890 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15891 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15897 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15899 r_tx_data[0]
.sym 15903 r_tx_data[5]
.sym 15904 r_tx_data[7]
.sym 15907 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15909 r_tx_data[6]
.sym 15913 r_tx_data[1]
.sym 15919 r_tx_data[0]
.sym 15925 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15926 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15927 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15930 r_tx_data[5]
.sym 15937 r_tx_data[6]
.sym 15943 r_tx_data[7]
.sym 15955 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15956 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15958 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15959 w_clock_sys
.sym 15962 spi_if_ins.r_tx_data_valid
.sym 15963 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15975 spi_if_ins.w_rx_data[2]
.sym 15985 w_rx_data[5]
.sym 15987 io_ctrl_ins.rf_pin_state[1]
.sym 15989 io_ctrl_ins.rf_pin_state[0]
.sym 15990 w_rx_data[6]
.sym 15991 io_ctrl_ins.rf_pin_state[2]
.sym 15992 w_rx_data[3]
.sym 15994 w_rx_data[4]
.sym 15995 i_button_SB_LUT4_I3_I2[2]
.sym 16005 r_tx_data[3]
.sym 16006 r_tx_data[2]
.sym 16013 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16017 r_tx_data[4]
.sym 16056 r_tx_data[2]
.sym 16068 r_tx_data[4]
.sym 16079 r_tx_data[3]
.sym 16081 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16082 w_clock_sys
.sym 16084 io_ctrl_ins.rf_pin_state[0]
.sym 16085 io_ctrl_ins.rf_pin_state[2]
.sym 16087 i_button_SB_LUT4_I3_I1[0]
.sym 16091 io_ctrl_ins.rf_pin_state[1]
.sym 16108 w_rx_data[1]
.sym 16110 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16112 w_rx_data[0]
.sym 16113 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 16114 spi_if_ins.w_rx_data[0]
.sym 16117 w_rx_data[2]
.sym 16119 i_button_SB_LUT4_I3_I2[2]
.sym 16125 spi_if_ins.w_rx_data[4]
.sym 16127 i_button_SB_LUT4_I3_I2[0]
.sym 16129 spi_if_ins.w_rx_data[1]
.sym 16131 spi_if_ins.w_rx_data[6]
.sym 16132 spi_if_ins.w_rx_data[0]
.sym 16133 spi_if_ins.w_rx_data[3]
.sym 16136 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16139 i_button_SB_LUT4_I3_I1[0]
.sym 16140 o_tr_vc1$SB_IO_OUT
.sym 16143 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 16144 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16152 io_ctrl_ins.pmod_dir_state[5]
.sym 16155 i_button_SB_LUT4_I3_I2[2]
.sym 16158 spi_if_ins.w_rx_data[6]
.sym 16166 spi_if_ins.w_rx_data[3]
.sym 16172 spi_if_ins.w_rx_data[4]
.sym 16176 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16177 o_tr_vc1$SB_IO_OUT
.sym 16178 i_button_SB_LUT4_I3_I1[0]
.sym 16179 io_ctrl_ins.pmod_dir_state[5]
.sym 16182 spi_if_ins.w_rx_data[1]
.sym 16191 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 16197 spi_if_ins.w_rx_data[0]
.sym 16201 i_button_SB_LUT4_I3_I2[0]
.sym 16202 i_button_SB_LUT4_I3_I2[2]
.sym 16204 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16205 w_clock_sys
.sym 16209 io_ctrl_ins.pmod_dir_state[6]
.sym 16210 io_ctrl_ins.pmod_dir_state[5]
.sym 16211 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16212 io_ctrl_ins.pmod_dir_state[2]
.sym 16214 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16222 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16223 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 16225 w_rx_data[4]
.sym 16229 spi_if_ins.w_rx_data[4]
.sym 16230 w_ioc[0]
.sym 16232 w_rx_data[4]
.sym 16234 io_ctrl_ins.pmod_dir_state[2]
.sym 16236 i_button$SB_IO_IN
.sym 16248 o_tr_vc2$SB_IO_OUT
.sym 16249 o_rx_h_tx_l$SB_IO_OUT
.sym 16250 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16251 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16252 i_button$SB_IO_IN
.sym 16254 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16255 i_button_SB_LUT4_I3_I2[1]
.sym 16257 w_rx_data[3]
.sym 16258 w_rx_data[4]
.sym 16259 i_button_SB_LUT4_I3_I1[0]
.sym 16260 i_button_SB_LUT4_I3_I2[0]
.sym 16261 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 16262 w_ioc[0]
.sym 16263 i_button_SB_LUT4_I3_I1[1]
.sym 16265 io_ctrl_ins.o_pmod[3]
.sym 16274 io_ctrl_ins.pmod_dir_state[6]
.sym 16277 w_rx_data[2]
.sym 16279 i_button_SB_LUT4_I3_I2[2]
.sym 16282 i_button_SB_LUT4_I3_I2[0]
.sym 16283 i_button_SB_LUT4_I3_I2[2]
.sym 16284 i_button_SB_LUT4_I3_I2[1]
.sym 16290 w_rx_data[2]
.sym 16295 i_button_SB_LUT4_I3_I1[1]
.sym 16296 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16299 o_rx_h_tx_l$SB_IO_OUT
.sym 16300 i_button_SB_LUT4_I3_I1[0]
.sym 16301 i_button_SB_LUT4_I3_I2[1]
.sym 16302 i_button$SB_IO_IN
.sym 16305 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 16306 io_ctrl_ins.o_pmod[3]
.sym 16307 o_tr_vc2$SB_IO_OUT
.sym 16308 w_ioc[0]
.sym 16314 w_rx_data[3]
.sym 16320 w_rx_data[4]
.sym 16323 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16324 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16325 io_ctrl_ins.pmod_dir_state[6]
.sym 16326 i_button_SB_LUT4_I3_I1[0]
.sym 16327 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16328 w_clock_sys
.sym 16329 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 16330 o_led0$SB_IO_OUT
.sym 16333 o_led1$SB_IO_OUT
.sym 16338 o_tr_vc1_b$SB_IO_OUT
.sym 16342 w_ioc[0]
.sym 16344 io_ctrl_ins.rf_mode[1]
.sym 16346 io_ctrl_ins.rf_mode[0]
.sym 16347 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16349 o_tr_vc1$SB_IO_OUT
.sym 16353 o_rx_h_tx_l$SB_IO_OUT
.sym 16355 i_config[0]$SB_IO_IN
.sym 16371 i_config[0]$SB_IO_IN
.sym 16373 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16375 io_ctrl_ins.pmod_dir_state[1]
.sym 16379 w_rx_data[1]
.sym 16380 io_ctrl_ins.pmod_dir_state[0]
.sym 16381 w_rx_data[3]
.sym 16384 w_rx_data[0]
.sym 16387 io_ctrl_ins.pmod_dir_state[4]
.sym 16390 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16391 i_config[1]$SB_IO_IN
.sym 16392 w_rx_data[4]
.sym 16394 i_button_SB_LUT4_I3_I2[1]
.sym 16395 o_led0$SB_IO_OUT
.sym 16398 o_led1$SB_IO_OUT
.sym 16400 io_ctrl_ins.pmod_dir_state[3]
.sym 16402 i_button_SB_LUT4_I3_I2[1]
.sym 16405 w_rx_data[4]
.sym 16413 w_rx_data[0]
.sym 16416 i_button_SB_LUT4_I3_I2[1]
.sym 16417 o_led0$SB_IO_OUT
.sym 16418 io_ctrl_ins.pmod_dir_state[0]
.sym 16419 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16422 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16423 i_config[1]$SB_IO_IN
.sym 16424 i_button_SB_LUT4_I3_I2[1]
.sym 16425 io_ctrl_ins.pmod_dir_state[4]
.sym 16431 w_rx_data[1]
.sym 16436 w_rx_data[3]
.sym 16440 o_led1$SB_IO_OUT
.sym 16441 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16442 io_ctrl_ins.pmod_dir_state[1]
.sym 16443 i_button_SB_LUT4_I3_I2[1]
.sym 16446 i_button_SB_LUT4_I3_I2[1]
.sym 16447 i_config[0]$SB_IO_IN
.sym 16448 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 16449 io_ctrl_ins.pmod_dir_state[3]
.sym 16450 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16451 w_clock_sys
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16468 o_led0$SB_IO_OUT
.sym 16473 i_config[1]$SB_IO_IN
.sym 16482 i_config[3]$SB_IO_IN
.sym 16497 lvds_clock
.sym 16519 lvds_clock
.sym 16586 io_smi_data[4]$SB_IO_OUT
.sym 16998 io_pmod[5]$SB_IO_IN
.sym 17459 spi_if_ins.spi.SCKr[2]
.sym 17461 spi_if_ins.spi.SCKr[1]
.sym 17481 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17483 io_pmod[5]$SB_IO_IN
.sym 17580 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17581 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 17582 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 17583 i_ss_SB_LUT4_I1_O[1]
.sym 17603 i_ss$SB_IO_IN
.sym 17604 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17605 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17620 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17621 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17622 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17623 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17625 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17632 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17635 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17638 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17643 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17648 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17649 spi_if_ins.r_tx_byte[7]
.sym 17652 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17653 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17654 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17655 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17682 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17683 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17684 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17685 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17694 spi_if_ins.r_tx_byte[7]
.sym 17696 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17697 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17698 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17699 w_clock_sys
.sym 17701 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17704 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17705 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17706 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17708 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17717 i_ss$SB_IO_IN
.sym 17722 $PACKER_VCC_NET
.sym 17726 i_mosi$SB_IO_IN
.sym 17743 spi_if_ins.spi.r_tx_byte[4]
.sym 17744 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17745 spi_if_ins.spi.r_tx_byte[6]
.sym 17746 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 17748 spi_if_ins.spi.r_tx_byte[3]
.sym 17750 spi_if_ins.spi.r_tx_byte[0]
.sym 17752 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17753 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17754 spi_if_ins.spi.r_tx_byte[1]
.sym 17755 spi_if_ins.spi.r_tx_byte[5]
.sym 17760 spi_if_ins.r_tx_byte[2]
.sym 17761 spi_if_ins.r_tx_byte[7]
.sym 17763 i_ss$SB_IO_IN
.sym 17765 spi_if_ins.r_tx_data_valid
.sym 17766 spi_if_ins.spi.r_tx_byte[2]
.sym 17768 spi_if_ins.spi.r_tx_byte[7]
.sym 17769 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17771 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17775 spi_if_ins.r_tx_byte[2]
.sym 17781 spi_if_ins.r_tx_data_valid
.sym 17783 i_ss$SB_IO_IN
.sym 17788 spi_if_ins.r_tx_byte[7]
.sym 17793 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17794 spi_if_ins.spi.r_tx_byte[5]
.sym 17795 spi_if_ins.spi.r_tx_byte[1]
.sym 17796 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17800 spi_if_ins.spi.r_tx_byte[7]
.sym 17801 spi_if_ins.spi.r_tx_byte[3]
.sym 17802 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17805 spi_if_ins.spi.r_tx_byte[0]
.sym 17806 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17807 spi_if_ins.spi.r_tx_byte[4]
.sym 17808 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17811 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17812 spi_if_ins.spi.r_tx_byte[2]
.sym 17814 spi_if_ins.spi.r_tx_byte[6]
.sym 17817 spi_if_ins.r_tx_data_valid
.sym 17820 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 17821 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17822 w_clock_sys
.sym 17823 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17824 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17825 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17827 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17828 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17829 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17830 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17831 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17841 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17851 $PACKER_VCC_NET
.sym 17857 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17859 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17869 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17876 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17880 spi_if_ins.r_tx_byte[3]
.sym 17882 spi_if_ins.r_tx_byte[0]
.sym 17883 spi_if_ins.w_rx_data[5]
.sym 17884 spi_if_ins.r_tx_byte[4]
.sym 17886 spi_if_ins.w_rx_data[6]
.sym 17889 spi_if_ins.r_tx_byte[1]
.sym 17892 spi_if_ins.r_tx_byte[5]
.sym 17893 spi_if_ins.r_tx_byte[6]
.sym 17899 spi_if_ins.r_tx_byte[0]
.sym 17904 spi_if_ins.r_tx_byte[4]
.sym 17910 spi_if_ins.w_rx_data[5]
.sym 17916 spi_if_ins.r_tx_byte[6]
.sym 17923 spi_if_ins.r_tx_byte[1]
.sym 17929 spi_if_ins.r_tx_byte[5]
.sym 17936 spi_if_ins.r_tx_byte[3]
.sym 17942 spi_if_ins.w_rx_data[6]
.sym 17944 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17945 w_clock_sys
.sym 17946 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17948 spi_if_ins.w_rx_data[2]
.sym 17949 spi_if_ins.w_rx_data[5]
.sym 17951 spi_if_ins.w_rx_data[1]
.sym 17952 spi_if_ins.w_rx_data[6]
.sym 17953 spi_if_ins.w_rx_data[3]
.sym 17954 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17975 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17979 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17988 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18019 spi_if_ins.r_tx_byte[3]
.sym 18045 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18064 spi_if_ins.r_tx_byte[3]
.sym 18068 w_clock_sys
.sym 18070 spi_if_ins.spi.r_rx_byte[5]
.sym 18072 spi_if_ins.spi.r_rx_byte[1]
.sym 18074 spi_if_ins.spi.r_rx_byte[3]
.sym 18075 spi_if_ins.spi.r_rx_byte[2]
.sym 18076 spi_if_ins.spi.r_rx_byte[7]
.sym 18077 spi_if_ins.spi.r_rx_byte[6]
.sym 18082 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18083 spi_if_ins.w_rx_data[0]
.sym 18087 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 18091 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18093 spi_if_ins.w_rx_data[5]
.sym 18097 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 18100 w_rx_data[7]
.sym 18115 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 18126 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 18129 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 18134 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18151 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 18159 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18190 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 18191 w_clock_sys
.sym 18192 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 18197 io_ctrl_ins.o_pmod[4]
.sym 18238 w_ioc[0]
.sym 18241 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 18242 w_rx_data[2]
.sym 18246 w_rx_data[1]
.sym 18248 w_rx_data[0]
.sym 18261 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18268 w_rx_data[0]
.sym 18273 w_rx_data[2]
.sym 18287 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 18288 w_ioc[0]
.sym 18311 w_rx_data[1]
.sym 18313 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18314 w_clock_sys
.sym 18316 io_ctrl_ins.rf_pin_state[6]
.sym 18317 io_ctrl_ins.rf_pin_state[7]
.sym 18319 io_ctrl_ins.rf_pin_state[3]
.sym 18320 io_ctrl_ins.rf_pin_state[5]
.sym 18322 io_ctrl_ins.rf_pin_state[4]
.sym 18358 w_rx_data[5]
.sym 18359 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18360 i_button_SB_LUT4_I3_I1[0]
.sym 18361 io_ctrl_ins.o_pmod[4]
.sym 18362 w_ioc[0]
.sym 18368 o_tr_vc1_b$SB_IO_OUT
.sym 18370 w_rx_data[2]
.sym 18378 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 18380 i_button_SB_LUT4_I3_I1[1]
.sym 18381 w_rx_data[6]
.sym 18403 w_rx_data[6]
.sym 18410 w_rx_data[5]
.sym 18414 o_tr_vc1_b$SB_IO_OUT
.sym 18415 w_ioc[0]
.sym 18416 io_ctrl_ins.o_pmod[4]
.sym 18417 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 18423 w_rx_data[2]
.sym 18432 i_button_SB_LUT4_I3_I1[0]
.sym 18434 i_button_SB_LUT4_I3_I1[1]
.sym 18436 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18437 w_clock_sys
.sym 18441 o_led1$SB_IO_OUT
.sym 18452 io_ctrl_ins.rf_pin_state[4]
.sym 18455 w_rx_data[4]
.sym 18457 w_rx_data[6]
.sym 18459 w_rx_data[3]
.sym 18460 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18471 i_config[2]$SB_IO_IN
.sym 18482 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 18485 w_rx_data[0]
.sym 18489 w_rx_data[1]
.sym 18514 w_rx_data[0]
.sym 18534 w_rx_data[1]
.sym 18559 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 18560 w_clock_sys
.sym 18561 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18572 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 18631 i_config[1]$SB_IO_IN
.sym 18633 i_config[0]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18658 io_smi_data[4]$SB_IO_OUT
.sym 18693 $io_pmod[7]$iobuf_i
.sym 18695 i_mosi$SB_IO_IN
.sym 18785 $io_pmod[7]$iobuf_i
.sym 18859 io_smi_data[5]$SB_IO_OUT
.sym 19459 io_pmod[5]$SB_IO_IN
.sym 19575 i_ss$SB_IO_IN
.sym 19576 io_pmod[6]$SB_IO_IN
.sym 19583 $io_pmod[6]$iobuf_i
.sym 19607 spi_if_ins.spi.SCKr[0]
.sym 19610 spi_if_ins.spi.SCKr[1]
.sym 19661 spi_if_ins.spi.SCKr[1]
.sym 19674 spi_if_ins.spi.SCKr[0]
.sym 19684 w_clock_sys
.sym 19698 i_mosi$SB_IO_IN
.sym 19701 spi_if_ins.spi.SCKr[0]
.sym 19712 i_ss_SB_LUT4_I1_O[1]
.sym 19727 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 19729 $PACKER_VCC_NET
.sym 19730 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19731 spi_if_ins.spi.SCKr[2]
.sym 19732 $PACKER_VCC_NET
.sym 19733 spi_if_ins.spi.SCKr[1]
.sym 19734 i_ss$SB_IO_IN
.sym 19737 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19740 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19745 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19759 $nextpnr_ICESTORM_LC_8$O
.sym 19761 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19765 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19767 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 19768 $PACKER_VCC_NET
.sym 19773 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19774 $PACKER_VCC_NET
.sym 19775 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19778 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19779 spi_if_ins.spi.SCKr[1]
.sym 19780 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19781 spi_if_ins.spi.SCKr[2]
.sym 19784 spi_if_ins.spi.SCKr[2]
.sym 19785 i_ss$SB_IO_IN
.sym 19786 spi_if_ins.spi.SCKr[1]
.sym 19791 spi_if_ins.spi.SCKr[2]
.sym 19792 i_ss$SB_IO_IN
.sym 19793 spi_if_ins.spi.SCKr[1]
.sym 19806 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19807 w_clock_sys
.sym 19808 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19825 $PACKER_VCC_NET
.sym 19828 $PACKER_VCC_NET
.sym 19851 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 19853 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 19861 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19866 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 19873 $PACKER_VCC_NET
.sym 19877 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19879 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19883 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 19884 $PACKER_VCC_NET
.sym 19885 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19904 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19908 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 19915 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 19925 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 19927 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 19928 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 19929 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19930 w_clock_sys
.sym 19931 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19959 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19962 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19978 i_mosi$SB_IO_IN
.sym 19982 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19984 i_ss_SB_LUT4_I1_O[1]
.sym 19986 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19988 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19992 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19997 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20001 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20007 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20012 i_mosi$SB_IO_IN
.sym 20024 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20030 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20037 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20044 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20048 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20052 i_ss_SB_LUT4_I1_O[1]
.sym 20053 w_clock_sys
.sym 20075 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20077 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 20079 spi_if_ins.w_rx_data[1]
.sym 20081 spi_if_ins.w_rx_data[6]
.sym 20083 spi_if_ins.w_rx_data[3]
.sym 20086 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20096 spi_if_ins.spi.r_rx_byte[5]
.sym 20098 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 20103 spi_if_ins.spi.r_rx_byte[6]
.sym 20106 spi_if_ins.spi.r_rx_byte[1]
.sym 20108 spi_if_ins.spi.r_rx_byte[3]
.sym 20109 spi_if_ins.spi.r_rx_byte[2]
.sym 20110 spi_if_ins.spi.r_rx_byte[7]
.sym 20138 spi_if_ins.spi.r_rx_byte[2]
.sym 20143 spi_if_ins.spi.r_rx_byte[5]
.sym 20154 spi_if_ins.spi.r_rx_byte[1]
.sym 20159 spi_if_ins.spi.r_rx_byte[6]
.sym 20166 spi_if_ins.spi.r_rx_byte[3]
.sym 20171 spi_if_ins.spi.r_rx_byte[7]
.sym 20175 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 20176 w_clock_sys
.sym 20200 spi_if_ins.w_rx_data[4]
.sym 20205 w_rx_data[5]
.sym 20219 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20221 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20227 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20231 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 20234 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20237 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 20246 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20252 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20264 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20278 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20282 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20291 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 20295 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20298 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 20299 w_clock_sys
.sym 20353 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20362 w_rx_data[4]
.sym 20401 w_rx_data[4]
.sym 20421 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20422 w_clock_sys
.sym 20468 w_rx_data[3]
.sym 20472 w_rx_data[7]
.sym 20474 w_rx_data[6]
.sym 20475 w_rx_data[5]
.sym 20480 w_rx_data[4]
.sym 20492 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20498 w_rx_data[6]
.sym 20504 w_rx_data[7]
.sym 20516 w_rx_data[3]
.sym 20523 w_rx_data[5]
.sym 20534 w_rx_data[4]
.sym 20544 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20545 w_clock_sys
.sym 20555 io_ctrl_ins.rf_pin_state[5]
.sym 20559 io_ctrl_ins.rf_pin_state[6]
.sym 20563 io_ctrl_ins.rf_pin_state[7]
.sym 20567 io_ctrl_ins.rf_pin_state[3]
.sym 20599 o_led1$SB_IO_OUT
.sym 20633 o_led1$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20762 io_smi_data[5]$SB_IO_OUT
.sym 20772 o_miso_$_TBUF__Y_E
.sym 20804 i_ss$SB_IO_IN
.sym 20844 i_mosi$SB_IO_IN
.sym 20945 int_miso
.sym 21048 int_miso
.sym 21129 io_pmod[5]$SB_IO_IN
.sym 21333 io_pmod[4]$SB_IO_IN
.sym 21434 $io_pmod[5]$iobuf_i
.sym 21435 io_pmod[4]$SB_IO_IN
.sym 21443 $PACKER_VCC_NET
.sym 21448 int_miso
.sym 21542 io_pmod[6]$SB_IO_IN
.sym 21544 $io_pmod[3]$iobuf_i
.sym 21598 spi_if_ins.spi.r_rx_bit_count[2]
.sym 21602 spi_if_ins.spi.r_rx_bit_count[1]
.sym 21603 spi_if_ins.spi.r_rx_bit_count[0]
.sym 21699 i_ss_SB_LUT4_I1_O[0]
.sym 21700 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 21703 spi_if_ins.spi.r_rx_done
.sym 21704 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 21800 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 21801 spi_if_ins.spi.r_rx_byte[4]
.sym 21804 spi_if_ins.spi.r_rx_byte[0]
.sym 21851 $PACKER_GND_NET
.sym 21855 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 21902 spi_if_ins.w_rx_data[4]
.sym 21904 spi_if_ins.w_rx_data[0]
.sym 21949 i_ss_SB_LUT4_I1_O[1]
.sym 21965 spi_if_ins.w_rx_data[4]
.sym 22208 o_tr_vc1_b$SB_IO_OUT
.sym 22209 o_tr_vc1$SB_IO_OUT
.sym 22210 o_tr_vc2$SB_IO_OUT
.sym 22211 o_rx_h_tx_l$SB_IO_OUT
.sym 22213 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22214 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22215 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22357 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22358 io_ctrl_ins.rf_mode[2]
.sym 22361 o_tr_vc1$SB_IO_OUT
.sym 22362 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 22363 o_tr_vc2$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22498 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22536 o_miso_$_TBUF__Y_E
.sym 22541 int_miso
.sym 22563 i_mosi$SB_IO_IN
.sym 22590 i_ss$SB_IO_IN
.sym 22631 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22975 i_smi_a3$SB_IO_IN
.sym 22980 i_ss$SB_IO_IN
.sym 23087 $io_pmod[4]$iobuf_i
.sym 23100 i_ss$SB_IO_IN
.sym 23348 i_ss$SB_IO_IN
.sym 23451 spi_if_ins.spi.SCKr[0]
.sym 23468 i_ss$SB_IO_IN
.sym 23593 i_ss$SB_IO_IN
.sym 23600 i_ss$SB_IO_IN
.sym 23619 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 23628 i_ss$SB_IO_IN
.sym 23630 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23634 spi_if_ins.spi.r_rx_bit_count[2]
.sym 23639 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23640 $nextpnr_ICESTORM_LC_7$O
.sym 23643 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23646 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 23648 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23654 spi_if_ins.spi.r_rx_bit_count[2]
.sym 23656 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 23677 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23679 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23684 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23687 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 23688 w_clock_sys
.sym 23689 i_ss$SB_IO_IN
.sym 23707 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 23720 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23733 spi_if_ins.spi.r_rx_bit_count[2]
.sym 23745 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23746 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23748 i_ss_SB_LUT4_I1_O[0]
.sym 23749 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23752 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 23753 i_ss$SB_IO_IN
.sym 23760 i_ss$SB_IO_IN
.sym 23761 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 23771 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23772 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23773 spi_if_ins.spi.r_rx_bit_count[2]
.sym 23777 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 23778 i_ss$SB_IO_IN
.sym 23779 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 23794 i_ss_SB_LUT4_I1_O[0]
.sym 23800 spi_if_ins.spi.r_rx_bit_count[0]
.sym 23801 spi_if_ins.spi.r_rx_bit_count[1]
.sym 23802 spi_if_ins.spi.r_rx_bit_count[2]
.sym 23810 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23811 w_clock_sys
.sym 23812 i_ss$SB_IO_IN
.sym 23814 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23816 spi_if_ins.spi.r2_rx_done
.sym 23817 spi_if_ins.spi.r3_rx_done
.sym 23845 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 23856 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 23863 i_ss_SB_LUT4_I1_O[0]
.sym 23868 i_ss_SB_LUT4_I1_O[1]
.sym 23878 i_mosi$SB_IO_IN
.sym 23884 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23887 i_ss_SB_LUT4_I1_O[0]
.sym 23888 i_ss_SB_LUT4_I1_O[1]
.sym 23895 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23912 i_mosi$SB_IO_IN
.sym 23933 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 23934 w_clock_sys
.sym 23978 spi_if_ins.spi.r_rx_byte[4]
.sym 23981 spi_if_ins.spi.r_rx_byte[0]
.sym 23995 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24011 spi_if_ins.spi.r_rx_byte[4]
.sym 24024 spi_if_ins.spi.r_rx_byte[0]
.sym 24056 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24057 w_clock_sys
.sym 24182 o_rx_h_tx_l$SB_IO_OUT
.sym 24347 io_ctrl_ins.rf_mode[2]
.sym 24348 io_ctrl_ins.rf_mode[0]
.sym 24351 io_ctrl_ins.rf_mode[0]
.sym 24355 io_ctrl_ins.rf_mode[1]
.sym 24356 io_ctrl_ins.rf_mode[1]
.sym 24358 io_ctrl_ins.rf_pin_state[5]
.sym 24359 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24364 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24368 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24370 io_ctrl_ins.rf_pin_state[6]
.sym 24372 io_ctrl_ins.rf_pin_state[7]
.sym 24374 io_ctrl_ins.rf_pin_state[4]
.sym 24375 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24376 io_ctrl_ins.rf_pin_state[3]
.sym 24379 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24380 io_ctrl_ins.rf_pin_state[4]
.sym 24381 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24382 io_ctrl_ins.rf_mode[1]
.sym 24385 io_ctrl_ins.rf_pin_state[5]
.sym 24386 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24387 io_ctrl_ins.rf_mode[1]
.sym 24388 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24391 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24392 io_ctrl_ins.rf_mode[2]
.sym 24393 io_ctrl_ins.rf_mode[1]
.sym 24394 io_ctrl_ins.rf_pin_state[3]
.sym 24397 io_ctrl_ins.rf_pin_state[7]
.sym 24398 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24400 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24409 io_ctrl_ins.rf_mode[2]
.sym 24412 io_ctrl_ins.rf_mode[0]
.sym 24415 io_ctrl_ins.rf_mode[1]
.sym 24416 io_ctrl_ins.rf_mode[2]
.sym 24417 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24418 io_ctrl_ins.rf_mode[0]
.sym 24421 io_ctrl_ins.rf_pin_state[6]
.sym 24422 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24424 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24425 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24426 w_clock_sys
.sym 24440 o_tr_vc1_b$SB_IO_OUT
.sym 24441 io_ctrl_ins.rf_mode[1]
.sym 24442 io_ctrl_ins.rf_mode[0]
.sym 24444 o_tr_vc1$SB_IO_OUT
.sym 24447 io_ctrl_ins.rf_mode[0]
.sym 24448 o_rx_h_tx_l$SB_IO_OUT
.sym 24453 o_tr_vc2$SB_IO_OUT
.sym 24594 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24620 o_led0$SB_IO_OUT
.sym 24659 i_sck$SB_IO_IN
.sym 24664 i_ss$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25401 i_smi_soe_se$rename$0
.sym 25554 io_pmod[3]$SB_IO_IN
.sym 25556 io_pmod[6]$SB_IO_IN
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25809 i_sck$SB_IO_IN
.sym 25860 i_sck$SB_IO_IN
.sym 25862 w_clock_sys
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26029 $PACKER_VCC_NET
.sym 26274 spi_if_ins.spi.r2_rx_done
.sym 26275 spi_if_ins.spi.r3_rx_done
.sym 26276 spi_if_ins.spi.r_rx_done
.sym 26288 spi_if_ins.spi.r3_rx_done
.sym 26289 spi_if_ins.spi.r2_rx_done
.sym 26299 spi_if_ins.spi.r_rx_done
.sym 26304 spi_if_ins.spi.r2_rx_done
.sym 26327 w_clock_sys
.sym 26739 o_rx_h_tx_l$SB_IO_OUT
.sym 26747 o_rx_h_tx_l$SB_IO_OUT
.sym 26809 o_tr_vc2$SB_IO_OUT
.sym 27245 io_pmod[4]$SB_IO_IN
.sym 27275 io_pmod[4]$SB_IO_IN
.sym 27276 $PACKER_VCC_NET
.sym 27283 $PACKER_VCC_NET
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27293 i_smi_a3$SB_IO_IN
.sym 27294 $PACKER_VCC_NET
.sym 27305 io_pmod[5]$SB_IO_IN
.sym 27307 i_ss$SB_IO_IN
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27332 $io_pmod[4]$iobuf_i
.sym 27335 $io_pmod[7]$iobuf_i
.sym 27337 i_mosi$SB_IO_IN
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27379 $io_pmod[5]$iobuf_i
.sym 27387 $io_pmod[7]$iobuf_i
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27412 $io_pmod[6]$iobuf_i
.sym 27415 $io_pmod[3]$iobuf_i
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27471 $PACKER_VCC_NET
.sym 27515 $PACKER_GND_NET
.sym 27545 o_tr_vc1$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27559 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27596 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27619 o_tr_vc2$SB_IO_OUT
.sym 27627 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27645 o_tr_vc1_b$SB_IO_OUT
.sym 27651 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27734 w_lvds_rx_09_d0
.sym 27738 lvds_rx_09_inst.r_data[0]
.sym 27742 lvds_rx_09_inst.r_data[2]
.sym 27750 lvds_rx_09_inst.r_data[7]
.sym 27754 lvds_rx_09_inst.r_data[9]
.sym 27758 lvds_rx_09_inst.r_data[4]
.sym 27762 lvds_rx_09_inst.r_data[3]
.sym 27766 lvds_rx_09_inst.r_data[5]
.sym 27770 lvds_rx_09_inst.r_data[1]
.sym 27778 lvds_rx_09_inst.r_data[10]
.sym 27782 lvds_rx_09_inst.r_data[11]
.sym 27786 lvds_rx_09_inst.r_data[8]
.sym 27798 lvds_rx_09_inst.r_data[6]
.sym 27806 lvds_rx_09_inst.r_data[12]
.sym 27826 w_rx_09_fifo_pulled_data[6]
.sym 27827 w_rx_09_fifo_pulled_data[14]
.sym 27828 smi_ctrl_ins.int_cnt_09[4]
.sym 27829 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 27854 w_lvds_rx_09_d1
.sym 27886 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 27887 w_lvds_rx_09_d1
.sym 27888 w_lvds_rx_09_d0
.sym 27889 w_lvds_rx_09_d1_SB_LUT4_I1_I3[3]
.sym 27890 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 27891 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 27892 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 27893 lvds_rx_09_inst.o_debug_state[0]
.sym 27901 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 27902 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 27903 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 27904 i_button_SB_LUT4_I3_I2[2]
.sym 27905 lvds_rx_09_inst.o_debug_state[0]
.sym 27907 lvds_rx_09_inst.r_phase_count[0]
.sym 27911 lvds_rx_09_inst.r_phase_count[1]
.sym 27912 $PACKER_VCC_NET
.sym 27913 lvds_rx_09_inst.r_phase_count[0]
.sym 27914 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 27916 $PACKER_VCC_NET
.sym 27917 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 27918 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 27919 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 27920 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 27921 lvds_rx_09_inst.o_debug_state[0]
.sym 27925 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 27926 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 27927 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 27928 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 27929 lvds_rx_09_inst.o_debug_state[0]
.sym 27931 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 27932 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 27933 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 27934 i_button_SB_LUT4_I3_I2[2]
.sym 27935 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 27936 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 27937 lvds_rx_09_inst.o_debug_state[0]
.sym 27969 r_counter
.sym 27985 w_lvds_rx_09_d1
.sym 28234 lvds_rx_09_inst.r_data[0]
.sym 28246 lvds_rx_09_inst.r_data[2]
.sym 28258 lvds_rx_09_inst.r_data[7]
.sym 28262 lvds_rx_09_inst.r_data[5]
.sym 28266 lvds_rx_09_inst.r_data[6]
.sym 28270 lvds_rx_09_inst.r_data[3]
.sym 28274 lvds_rx_09_inst.r_data[9]
.sym 28278 w_lvds_rx_09_d0
.sym 28282 lvds_rx_09_inst.r_data[11]
.sym 28286 lvds_rx_09_inst.r_data[4]
.sym 28290 lvds_rx_09_inst.r_data[1]
.sym 28294 lvds_rx_09_inst.r_data[8]
.sym 28298 lvds_rx_09_inst.r_data[14]
.sym 28302 lvds_rx_09_inst.r_data[19]
.sym 28310 lvds_rx_09_inst.r_data[13]
.sym 28314 lvds_rx_09_inst.r_data[10]
.sym 28318 lvds_rx_09_inst.r_data[12]
.sym 28330 w_rx_09_fifo_pulled_data[22]
.sym 28331 w_rx_09_fifo_pulled_data[30]
.sym 28332 smi_ctrl_ins.int_cnt_09[4]
.sym 28333 smi_ctrl_ins.int_cnt_09[3]
.sym 28338 lvds_rx_09_inst.r_data[17]
.sym 28342 lvds_rx_09_inst.r_data[13]
.sym 28346 lvds_rx_09_inst.r_data[15]
.sym 28350 lvds_rx_09_inst.r_data[14]
.sym 28358 lvds_rx_09_inst.r_data[15]
.sym 28362 w_lvds_rx_09_d1
.sym 28378 lvds_rx_09_inst.r_data[17]
.sym 28418 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 28419 w_lvds_rx_09_d1
.sym 28420 lvds_rx_09_inst.o_debug_state[0]
.sym 28421 w_lvds_rx_09_d0
.sym 28427 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28428 lvds_rx_09_inst.o_debug_state[0]
.sym 28429 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28434 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 28435 lvds_rx_09_inst.o_debug_state[0]
.sym 28436 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28437 i_button_SB_LUT4_I3_I2[2]
.sym 28438 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 28439 w_lvds_rx_09_d1
.sym 28440 w_lvds_rx_09_d0
.sym 28441 lvds_rx_09_inst.o_debug_state[0]
.sym 28456 w_lvds_rx_09_d0
.sym 28457 w_lvds_rx_09_d1
.sym 28708 i_smi_a3$SB_IO_IN
.sym 28709 w_smi_data_output[5]
.sym 28736 i_smi_a3$SB_IO_IN
.sym 28737 w_smi_data_output[1]
.sym 28738 w_rx_09_fifo_pulled_data[3]
.sym 28739 w_rx_09_fifo_pulled_data[11]
.sym 28740 smi_ctrl_ins.int_cnt_09[4]
.sym 28741 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 28742 w_rx_09_fifo_pulled_data[5]
.sym 28743 w_rx_09_fifo_pulled_data[13]
.sym 28744 smi_ctrl_ins.int_cnt_09[4]
.sym 28745 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 28746 w_rx_09_fifo_pulled_data[7]
.sym 28747 w_rx_09_fifo_pulled_data[15]
.sym 28748 smi_ctrl_ins.int_cnt_09[4]
.sym 28749 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 28750 w_rx_09_fifo_pulled_data[2]
.sym 28751 w_rx_09_fifo_pulled_data[10]
.sym 28752 smi_ctrl_ins.int_cnt_09[4]
.sym 28753 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 28758 w_rx_09_fifo_pulled_data[1]
.sym 28759 w_rx_09_fifo_pulled_data[9]
.sym 28760 smi_ctrl_ins.int_cnt_09[4]
.sym 28761 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 28764 i_smi_a3$SB_IO_IN
.sym 28765 w_smi_data_output[6]
.sym 28774 lvds_rx_09_inst.r_data[27]
.sym 28782 lvds_rx_09_inst.r_data[21]
.sym 28786 lvds_rx_09_inst.r_data[23]
.sym 28798 lvds_rx_09_inst.r_data[25]
.sym 28806 w_rx_09_fifo_pulled_data[18]
.sym 28807 w_rx_09_fifo_pulled_data[26]
.sym 28808 smi_ctrl_ins.int_cnt_09[4]
.sym 28809 smi_ctrl_ins.int_cnt_09[3]
.sym 28810 lvds_rx_09_inst.r_data[19]
.sym 28814 lvds_rx_09_inst.r_data[23]
.sym 28821 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 28822 lvds_rx_09_inst.r_data[21]
.sym 28828 i_button_SB_LUT4_I3_I2[2]
.sym 28829 io_pmod[4]$SB_IO_IN
.sym 28830 w_rx_09_fifo_pulled_data[20]
.sym 28831 w_rx_09_fifo_pulled_data[28]
.sym 28832 smi_ctrl_ins.int_cnt_09[4]
.sym 28833 smi_ctrl_ins.int_cnt_09[3]
.sym 28834 w_rx_09_fifo_pulled_data[0]
.sym 28835 w_rx_09_fifo_pulled_data[8]
.sym 28836 smi_ctrl_ins.int_cnt_09[4]
.sym 28837 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 28838 w_rx_09_fifo_pulled_data[17]
.sym 28839 w_rx_09_fifo_pulled_data[25]
.sym 28840 smi_ctrl_ins.int_cnt_09[4]
.sym 28841 smi_ctrl_ins.int_cnt_09[3]
.sym 28842 w_rx_09_fifo_pulled_data[19]
.sym 28843 w_rx_09_fifo_pulled_data[27]
.sym 28844 smi_ctrl_ins.int_cnt_09[4]
.sym 28845 smi_ctrl_ins.int_cnt_09[3]
.sym 28846 w_rx_09_fifo_pulled_data[23]
.sym 28847 w_rx_09_fifo_pulled_data[31]
.sym 28848 smi_ctrl_ins.int_cnt_09[4]
.sym 28849 smi_ctrl_ins.int_cnt_09[3]
.sym 28850 w_rx_09_fifo_pulled_data[21]
.sym 28851 w_rx_09_fifo_pulled_data[29]
.sym 28852 smi_ctrl_ins.int_cnt_09[4]
.sym 28853 smi_ctrl_ins.int_cnt_09[3]
.sym 28856 i_button_SB_LUT4_I3_I2[2]
.sym 28857 io_pmod[3]$SB_IO_IN
.sym 28858 w_rx_09_fifo_pulled_data[4]
.sym 28859 w_rx_09_fifo_pulled_data[12]
.sym 28860 smi_ctrl_ins.int_cnt_09[4]
.sym 28861 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 28862 w_rx_09_fifo_pulled_data[16]
.sym 28863 w_rx_09_fifo_pulled_data[24]
.sym 28864 smi_ctrl_ins.int_cnt_09[4]
.sym 28865 smi_ctrl_ins.int_cnt_09[3]
.sym 28867 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 28872 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 28873 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 28876 rx_09_fifo.wr_addr[3]
.sym 28877 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 28880 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28881 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 28884 rx_09_fifo.wr_addr[5]
.sym 28885 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 28888 rx_09_fifo.wr_addr[6]
.sym 28889 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 28892 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 28893 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 28897 $nextpnr_ICESTORM_LC_1$I3
.sym 28898 rx_09_fifo.rd_addr[6]
.sym 28899 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 28900 rx_09_fifo.rd_addr[7]
.sym 28901 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 28902 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 28906 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 28910 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 28911 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 28912 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28913 io_pmod[3]$SB_IO_IN
.sym 28914 rx_09_fifo.rd_addr[1]
.sym 28915 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 28916 rx_09_fifo.rd_addr[3]
.sym 28917 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 28918 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 28922 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 28923 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 28924 rx_09_fifo.rd_addr[7]
.sym 28925 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 28926 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 28927 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 28928 rx_09_fifo.rd_addr[5]
.sym 28929 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 28931 rx_09_fifo.wr_addr[0]
.sym 28936 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 28937 rx_09_fifo.wr_addr[0]
.sym 28940 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 28941 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28944 rx_09_fifo.wr_addr[3]
.sym 28945 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28948 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28949 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28952 rx_09_fifo.wr_addr[5]
.sym 28953 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28956 rx_09_fifo.wr_addr[6]
.sym 28957 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28960 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 28961 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28965 sys_ctrl_ins.reset_cmd
.sym 28990 $PACKER_GND_NET
.sym 29000 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29001 sys_ctrl_ins.reset_cmd
.sym 29009 sys_ctrl_ins.reset_count[0]
.sym 29013 sys_ctrl_ins.reset_cmd
.sym 29014 i_button_SB_LUT4_I3_I2[2]
.sym 29015 i_smi_a1$SB_IO_IN
.sym 29016 i_smi_a2$SB_IO_IN
.sym 29017 i_smi_a3$SB_IO_IN
.sym 29027 sys_ctrl_ins.reset_count[0]
.sym 29032 sys_ctrl_ins.reset_count[1]
.sym 29034 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29036 sys_ctrl_ins.reset_count[2]
.sym 29037 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29038 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29040 sys_ctrl_ins.reset_count[3]
.sym 29041 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29042 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29044 sys_ctrl_ins.reset_count[1]
.sym 29045 sys_ctrl_ins.reset_count[0]
.sym 29054 sys_ctrl_ins.reset_count[3]
.sym 29055 sys_ctrl_ins.reset_count[1]
.sym 29056 sys_ctrl_ins.reset_count[2]
.sym 29057 sys_ctrl_ins.reset_count[0]
.sym 29066 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29096 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 29097 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 29105 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 29259 smi_ctrl_ins.int_cnt_09[4]
.sym 29260 smi_ctrl_ins.int_cnt_09[3]
.sym 29261 io_pmod[5]$SB_IO_IN
.sym 29272 i_smi_a3$SB_IO_IN
.sym 29273 w_smi_data_output[2]
.sym 29282 lvds_rx_09_inst.r_data[25]
.sym 29302 lvds_rx_09_inst.r_data[16]
.sym 29313 i_button_SB_LUT4_I3_I2[2]
.sym 29314 lvds_rx_09_inst.r_data[27]
.sym 29322 lvds_rx_09_inst.r_data[22]
.sym 29330 lvds_rx_09_inst.r_data[18]
.sym 29334 lvds_rx_09_inst.r_data[24]
.sym 29338 lvds_rx_09_inst.r_data[26]
.sym 29342 lvds_rx_09_inst.r_data[20]
.sym 29346 lvds_rx_09_inst.r_data[16]
.sym 29350 lvds_rx_09_inst.r_data[26]
.sym 29354 lvds_rx_09_inst.r_data[20]
.sym 29358 lvds_rx_09_inst.r_data[18]
.sym 29362 lvds_rx_09_inst.r_data[24]
.sym 29366 lvds_rx_09_inst.r_data[29]
.sym 29370 lvds_rx_09_inst.r_data[28]
.sym 29374 lvds_rx_09_inst.r_data[22]
.sym 29381 smi_ctrl_ins.int_cnt_09[3]
.sym 29384 smi_ctrl_ins.int_cnt_09[4]
.sym 29385 smi_ctrl_ins.int_cnt_09[3]
.sym 29386 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29387 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29388 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29389 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29390 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29391 rx_09_fifo.rd_addr[3]
.sym 29392 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 29393 rx_09_fifo.rd_addr[1]
.sym 29394 rx_09_fifo.rd_addr[3]
.sym 29395 rx_09_fifo.wr_addr[3]
.sym 29396 rx_09_fifo.rd_addr[5]
.sym 29397 rx_09_fifo.wr_addr[5]
.sym 29402 rx_09_fifo.wr_addr[3]
.sym 29403 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29404 rx_09_fifo.wr_addr[5]
.sym 29405 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 29406 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29407 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29408 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29409 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 29410 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 29411 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 29412 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 29413 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 29414 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 29418 io_pmod[3]$SB_IO_IN
.sym 29419 rx_09_fifo.rd_addr[6]
.sym 29420 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 29421 io_pmod[6]$SB_IO_IN
.sym 29422 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29423 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 29424 rx_09_fifo.rd_addr[5]
.sym 29425 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 29426 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29430 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29437 rx_09_fifo.wr_addr[0]
.sym 29438 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 29459 io_pmod[6]$SB_IO_IN
.sym 29460 lvds_rx_09_inst.o_debug_state[0]
.sym 29461 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 29462 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29463 i_button_SB_LUT4_I3_I2[2]
.sym 29464 w_lvds_rx_09_d1_SB_LUT4_I1_I3[0]
.sym 29465 lvds_rx_09_inst.o_debug_state[0]
.sym 29468 i_button_SB_LUT4_I3_I2[2]
.sym 29469 lvds_rx_09_inst.o_debug_state[0]
.sym 29486 $PACKER_VCC_NET
.sym 29493 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29506 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29510 i_smi_a2$SB_IO_IN
.sym 29511 i_smi_a1$SB_IO_IN
.sym 29512 i_smi_a3$SB_IO_IN
.sym 29513 i_button_SB_LUT4_I3_I2[2]
.sym 29550 w_tx_data_smi[1]
.sym 29551 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29552 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29553 w_tx_data_io[1]
.sym 29574 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 29575 w_ioc[4]
.sym 29576 w_ioc[3]
.sym 29577 w_ioc[0]
.sym 29579 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29580 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29581 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29591 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 29592 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 29593 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29594 w_tx_data_sys[0]
.sym 29595 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 29596 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 29597 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 29603 w_ioc[2]
.sym 29604 w_ioc[4]
.sym 29605 w_ioc[3]
.sym 29606 w_rx_data[2]
.sym 29610 w_rx_data[5]
.sym 29614 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29615 io_ctrl_ins.pmod_dir_state[2]
.sym 29616 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 29617 io_ctrl_ins.o_pmod[2]
.sym 29618 w_rx_data[7]
.sym 29623 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 29624 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 29625 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29626 o_shdn_tx_lna$SB_IO_OUT
.sym 29627 io_ctrl_ins.rf_mode[0]
.sym 29628 w_ioc[2]
.sym 29629 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 29630 io_ctrl_ins.o_pmod[0]
.sym 29631 io_ctrl_ins.mixer_en_state
.sym 29632 w_ioc[0]
.sym 29633 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29642 w_rx_data[0]
.sym 29646 w_rx_data[1]
.sym 29650 w_rx_data[6]
.sym 29658 w_rx_data[3]
.sym 29662 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29663 io_ctrl_ins.pmod_dir_state[7]
.sym 29664 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 29665 io_ctrl_ins.o_pmod[7]
.sym 29675 io_ctrl_ins.rf_pin_state[1]
.sym 29676 io_ctrl_ins.rf_mode[1]
.sym 29677 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29679 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29680 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29681 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29682 io_ctrl_ins.o_pmod[1]
.sym 29683 o_shdn_rx_lna$SB_IO_OUT
.sym 29684 w_ioc[0]
.sym 29685 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29686 io_ctrl_ins.rf_pin_state[0]
.sym 29687 io_ctrl_ins.rf_mode[1]
.sym 29688 io_ctrl_ins.rf_mode[2]
.sym 29689 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29692 w_ioc[2]
.sym 29693 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 29694 io_ctrl_ins.rf_mode[1]
.sym 29695 io_ctrl_ins.rf_mode[2]
.sym 29696 io_ctrl_ins.rf_pin_state[2]
.sym 29697 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29710 w_rx_data[7]
.sym 29768 i_smi_a3$SB_IO_IN
.sym 29769 w_smi_data_output[7]
.sym 29774 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 29784 i_smi_a3$SB_IO_IN
.sym 29785 w_smi_data_output[3]
.sym 29799 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29800 io_pmod[5]$SB_IO_IN
.sym 29801 smi_ctrl_ins.r_fifo_09_pull
.sym 29814 smi_ctrl_ins.r_fifo_09_pull
.sym 29827 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 29832 rx_09_fifo.rd_addr[1]
.sym 29836 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29837 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29840 rx_09_fifo.rd_addr[3]
.sym 29841 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29844 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29845 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29848 rx_09_fifo.rd_addr[5]
.sym 29849 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29852 rx_09_fifo.rd_addr[6]
.sym 29853 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29856 rx_09_fifo.rd_addr[7]
.sym 29857 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29859 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 29864 rx_09_fifo.rd_addr[1]
.sym 29868 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29869 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 29872 rx_09_fifo.rd_addr[3]
.sym 29873 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 29876 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29877 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 29880 rx_09_fifo.rd_addr[5]
.sym 29881 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 29884 rx_09_fifo.rd_addr[6]
.sym 29885 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 29888 rx_09_fifo.rd_addr[7]
.sym 29889 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 29893 $nextpnr_ICESTORM_LC_3$I3
.sym 29894 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29895 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29896 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29897 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 29898 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29899 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29900 io_pmod[5]$SB_IO_IN
.sym 29901 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29902 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 29903 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29904 io_pmod[4]$SB_IO_IN
.sym 29905 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 29908 rx_09_fifo.rd_addr[1]
.sym 29909 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 29910 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29911 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29912 rx_09_fifo.wr_addr[6]
.sym 29913 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 29914 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29915 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29916 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 29917 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 29918 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 29919 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 29920 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29921 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 29923 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29924 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29925 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29928 i_button_SB_LUT4_I3_I2[2]
.sym 29929 io_pmod[3]$SB_IO_IN
.sym 29934 lvds_rx_09_inst.r_push
.sym 29938 rx_09_fifo.rd_addr[6]
.sym 29939 rx_09_fifo.wr_addr[6]
.sym 29940 rx_09_fifo.rd_addr[7]
.sym 29941 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 29944 rx_09_fifo.wr_addr[0]
.sym 29945 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 29946 rx_09_fifo.wr_addr[0]
.sym 29947 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 29948 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29949 rx_09_fifo.rd_addr[1]
.sym 29951 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 29952 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 29953 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29962 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 29986 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29990 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29991 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29992 spi_if_ins.state_if[0]
.sym 29993 spi_if_ins.state_if[1]
.sym 30003 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30004 spi_if_ins.state_if[1]
.sym 30005 spi_if_ins.state_if[0]
.sym 30009 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30019 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30020 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30021 w_cs[1]
.sym 30022 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30023 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30024 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30025 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30031 i_button_SB_LUT4_I3_I2[2]
.sym 30032 w_cs[1]
.sym 30033 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30034 io_pmod[5]$SB_IO_IN
.sym 30040 spi_if_ins.state_if[0]
.sym 30041 spi_if_ins.state_if[1]
.sym 30043 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30044 spi_if_ins.state_if[0]
.sym 30045 spi_if_ins.state_if[1]
.sym 30046 io_pmod[6]$SB_IO_IN
.sym 30054 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30055 w_cs[1]
.sym 30056 w_cs[2]
.sym 30057 w_cs[3]
.sym 30058 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30059 w_cs[1]
.sym 30060 w_cs[2]
.sym 30061 w_cs[3]
.sym 30062 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30063 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30064 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30065 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30066 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30067 w_cs[2]
.sym 30068 w_cs[3]
.sym 30069 w_cs[1]
.sym 30070 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30071 w_cs[1]
.sym 30072 w_cs[3]
.sym 30073 w_cs[2]
.sym 30074 w_cs[1]
.sym 30075 w_cs[2]
.sym 30076 w_cs[3]
.sym 30077 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30078 i_button_SB_LUT4_I3_I2[2]
.sym 30079 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30080 w_cs[2]
.sym 30081 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30082 spi_if_ins.w_rx_data[3]
.sym 30086 spi_if_ins.w_rx_data[2]
.sym 30090 w_tx_data_smi[0]
.sym 30091 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30092 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30093 w_tx_data_io[0]
.sym 30094 spi_if_ins.w_rx_data[1]
.sym 30098 spi_if_ins.w_rx_data[4]
.sym 30102 spi_if_ins.w_rx_data[0]
.sym 30109 w_rx_data[5]
.sym 30112 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30113 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30115 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30116 w_tx_data_io[5]
.sym 30117 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30119 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30120 w_tx_data_io[7]
.sym 30121 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30122 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30123 w_ioc[4]
.sym 30124 w_ioc[3]
.sym 30125 w_ioc[2]
.sym 30128 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30129 w_tx_data_io[3]
.sym 30131 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30132 w_tx_data_io[2]
.sym 30133 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30136 w_ioc[0]
.sym 30137 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30140 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30141 w_tx_data_io[6]
.sym 30144 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30145 w_tx_data_io[4]
.sym 30147 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30148 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30149 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30152 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 30153 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 30156 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 30157 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 30158 w_ioc[0]
.sym 30159 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30160 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30161 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30164 i_button_SB_LUT4_I3_O[0]
.sym 30165 i_button_SB_LUT4_I3_O[1]
.sym 30166 io_ctrl_ins.o_pmod[5]
.sym 30167 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30168 i_button_SB_LUT4_I3_I2[1]
.sym 30169 i_config[2]$SB_IO_IN
.sym 30172 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30173 i_button_SB_LUT4_I3_I1[1]
.sym 30175 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30176 i_button_SB_LUT4_I3_I2[0]
.sym 30177 i_button_SB_LUT4_I3_I2[2]
.sym 30178 w_rx_data[0]
.sym 30182 w_rx_data[1]
.sym 30186 io_ctrl_ins.o_pmod[6]
.sym 30187 i_button_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30188 i_button_SB_LUT4_I3_I2[1]
.sym 30189 i_config[3]$SB_IO_IN
.sym 30191 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30192 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30193 w_ioc[0]
.sym 30196 io_ctrl_ins.debug_mode[0]
.sym 30197 io_ctrl_ins.debug_mode[1]
.sym 30200 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30201 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30202 io_ctrl_ins.debug_mode[0]
.sym 30203 io_ctrl_ins.rf_mode[2]
.sym 30204 io_ctrl_ins.rf_mode[1]
.sym 30205 io_ctrl_ins.debug_mode[1]
.sym 30207 w_ioc[0]
.sym 30208 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[0]
.sym 30209 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30210 io_ctrl_ins.rf_mode[1]
.sym 30211 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30212 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30213 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30218 io_ctrl_ins.debug_mode[0]
.sym 30219 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30220 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 30221 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 30222 io_ctrl_ins.debug_mode[1]
.sym 30223 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30224 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 30225 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 30234 io_ctrl_ins.rf_mode[2]
.sym 30235 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30236 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30237 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30320 i_smi_a3$SB_IO_IN
.sym 30321 w_smi_data_output[4]
.sym 30389 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30392 io_pmod[4]$SB_IO_IN
.sym 30393 i_button_SB_LUT4_I3_I2[2]
.sym 30396 rx_09_fifo.rd_addr[1]
.sym 30397 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30412 i_button_SB_LUT4_I3_I2[2]
.sym 30413 i_smi_soe_se$rename$0
.sym 30478 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30507 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30508 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30509 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30511 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30512 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30513 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30516 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30517 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30518 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30519 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30520 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30521 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30532 spi_if_ins.w_rx_data[5]
.sym 30533 spi_if_ins.w_rx_data[6]
.sym 30540 spi_if_ins.w_rx_data[5]
.sym 30541 spi_if_ins.w_rx_data[6]
.sym 30548 spi_if_ins.w_rx_data[5]
.sym 30549 spi_if_ins.w_rx_data[6]
.sym 30556 spi_if_ins.w_rx_data[6]
.sym 30557 spi_if_ins.w_rx_data[5]
.sym 30558 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30559 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30560 spi_if_ins.state_if[0]
.sym 30561 spi_if_ins.state_if[1]
.sym 30570 spi_if_ins.w_rx_data[5]
.sym 30575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30576 spi_if_ins.state_if[0]
.sym 30577 spi_if_ins.state_if[1]
.sym 30578 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30579 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30580 spi_if_ins.state_if[0]
.sym 30581 spi_if_ins.state_if[1]
.sym 30582 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30586 spi_if_ins.w_rx_data[2]
.sym 30594 r_tx_data[1]
.sym 30598 r_tx_data[0]
.sym 30603 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30604 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30605 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 30606 r_tx_data[5]
.sym 30610 r_tx_data[6]
.sym 30614 r_tx_data[7]
.sym 30624 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30625 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30638 r_tx_data[2]
.sym 30646 r_tx_data[4]
.sym 30654 r_tx_data[3]
.sym 30658 spi_if_ins.w_rx_data[6]
.sym 30662 spi_if_ins.w_rx_data[3]
.sym 30666 spi_if_ins.w_rx_data[4]
.sym 30670 o_tr_vc1$SB_IO_OUT
.sym 30671 i_button_SB_LUT4_I3_I1[0]
.sym 30672 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30673 io_ctrl_ins.pmod_dir_state[5]
.sym 30674 spi_if_ins.w_rx_data[1]
.sym 30681 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30682 spi_if_ins.w_rx_data[0]
.sym 30688 i_button_SB_LUT4_I3_I2[2]
.sym 30689 i_button_SB_LUT4_I3_I2[0]
.sym 30691 i_button_SB_LUT4_I3_I2[0]
.sym 30692 i_button_SB_LUT4_I3_I2[1]
.sym 30693 i_button_SB_LUT4_I3_I2[2]
.sym 30694 w_rx_data[2]
.sym 30700 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30701 i_button_SB_LUT4_I3_I1[1]
.sym 30702 o_rx_h_tx_l$SB_IO_OUT
.sym 30703 i_button_SB_LUT4_I3_I1[0]
.sym 30704 i_button_SB_LUT4_I3_I2[1]
.sym 30705 i_button$SB_IO_IN
.sym 30706 io_ctrl_ins.o_pmod[3]
.sym 30707 o_tr_vc2$SB_IO_OUT
.sym 30708 w_ioc[0]
.sym 30709 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30710 w_rx_data[3]
.sym 30714 w_rx_data[4]
.sym 30718 o_rx_h_tx_l_b$SB_IO_OUT
.sym 30719 i_button_SB_LUT4_I3_I1[0]
.sym 30720 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30721 io_ctrl_ins.pmod_dir_state[6]
.sym 30722 w_rx_data[4]
.sym 30726 w_rx_data[0]
.sym 30730 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30731 io_ctrl_ins.pmod_dir_state[0]
.sym 30732 i_button_SB_LUT4_I3_I2[1]
.sym 30733 o_led0$SB_IO_OUT
.sym 30734 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30735 io_ctrl_ins.pmod_dir_state[4]
.sym 30736 i_button_SB_LUT4_I3_I2[1]
.sym 30737 i_config[1]$SB_IO_IN
.sym 30738 w_rx_data[1]
.sym 30742 w_rx_data[3]
.sym 30746 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30747 io_ctrl_ins.pmod_dir_state[1]
.sym 30748 i_button_SB_LUT4_I3_I2[1]
.sym 30749 o_led1$SB_IO_OUT
.sym 30750 i_button_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30751 io_ctrl_ins.pmod_dir_state[3]
.sym 30752 i_button_SB_LUT4_I3_I2[1]
.sym 30753 i_config[0]$SB_IO_IN
.sym 31010 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 31011 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 31012 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31013 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 31030 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 31031 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 31032 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31033 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 31039 spi_if_ins.r_tx_byte[7]
.sym 31040 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31041 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 31042 spi_if_ins.r_tx_byte[2]
.sym 31048 i_ss$SB_IO_IN
.sym 31049 spi_if_ins.r_tx_data_valid
.sym 31050 spi_if_ins.r_tx_byte[7]
.sym 31054 spi_if_ins.spi.r_tx_byte[1]
.sym 31055 spi_if_ins.spi.r_tx_byte[5]
.sym 31056 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31057 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31059 spi_if_ins.spi.r_tx_byte[3]
.sym 31060 spi_if_ins.spi.r_tx_byte[7]
.sym 31061 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31062 spi_if_ins.spi.r_tx_byte[0]
.sym 31063 spi_if_ins.spi.r_tx_byte[4]
.sym 31064 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31065 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31067 spi_if_ins.spi.r_tx_byte[2]
.sym 31068 spi_if_ins.spi.r_tx_byte[6]
.sym 31069 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31072 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 31073 spi_if_ins.r_tx_data_valid
.sym 31074 spi_if_ins.r_tx_byte[0]
.sym 31078 spi_if_ins.r_tx_byte[4]
.sym 31085 spi_if_ins.w_rx_data[5]
.sym 31086 spi_if_ins.r_tx_byte[6]
.sym 31090 spi_if_ins.r_tx_byte[1]
.sym 31094 spi_if_ins.r_tx_byte[5]
.sym 31098 spi_if_ins.r_tx_byte[3]
.sym 31105 spi_if_ins.w_rx_data[6]
.sym 31122 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31137 spi_if_ins.r_tx_byte[3]
.sym 31142 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31149 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 31170 w_rx_data[0]
.sym 31174 w_rx_data[2]
.sym 31184 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31185 w_ioc[0]
.sym 31198 w_rx_data[1]
.sym 31210 w_rx_data[6]
.sym 31214 w_rx_data[5]
.sym 31218 io_ctrl_ins.o_pmod[4]
.sym 31219 o_tr_vc1_b$SB_IO_OUT
.sym 31220 w_ioc[0]
.sym 31221 i_button_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 31222 w_rx_data[2]
.sym 31232 i_button_SB_LUT4_I3_I1[0]
.sym 31233 i_button_SB_LUT4_I3_I1[1]
.sym 31234 w_rx_data[0]
.sym 31246 w_rx_data[1]
.sym 31506 spi_if_ins.spi.SCKr[1]
.sym 31514 spi_if_ins.spi.SCKr[0]
.sym 31523 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31527 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 31528 $PACKER_VCC_NET
.sym 31531 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31532 $PACKER_VCC_NET
.sym 31533 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31534 spi_if_ins.spi.SCKr[2]
.sym 31535 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31536 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31537 spi_if_ins.spi.SCKr[1]
.sym 31539 spi_if_ins.spi.SCKr[2]
.sym 31540 spi_if_ins.spi.SCKr[1]
.sym 31541 i_ss$SB_IO_IN
.sym 31543 i_ss$SB_IO_IN
.sym 31544 spi_if_ins.spi.SCKr[2]
.sym 31545 spi_if_ins.spi.SCKr[1]
.sym 31555 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 31556 $PACKER_VCC_NET
.sym 31557 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31569 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31573 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 31577 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 31583 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 31584 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 31585 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 31586 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31590 i_mosi$SB_IO_IN
.sym 31598 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31602 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31606 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31610 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31614 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31622 spi_if_ins.spi.r_rx_byte[2]
.sym 31626 spi_if_ins.spi.r_rx_byte[5]
.sym 31634 spi_if_ins.spi.r_rx_byte[1]
.sym 31638 spi_if_ins.spi.r_rx_byte[6]
.sym 31642 spi_if_ins.spi.r_rx_byte[3]
.sym 31646 spi_if_ins.spi.r_rx_byte[7]
.sym 31650 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31658 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31666 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31670 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31674 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31678 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31698 w_rx_data[4]
.sym 31714 w_rx_data[6]
.sym 31718 w_rx_data[7]
.sym 31726 w_rx_data[3]
.sym 31730 w_rx_data[5]
.sym 31738 w_rx_data[4]
.sym 31757 o_led1$SB_IO_OUT
.sym 31789 i_ss$SB_IO_IN
.sym 32035 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32040 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32044 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32045 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 32060 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32061 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32065 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32071 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32072 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32073 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32075 i_ss$SB_IO_IN
.sym 32076 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 32077 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 32086 i_ss_SB_LUT4_I1_O[0]
.sym 32091 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32092 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32093 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32100 i_ss_SB_LUT4_I1_O[0]
.sym 32101 i_ss_SB_LUT4_I1_O[1]
.sym 32102 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32114 i_mosi$SB_IO_IN
.sym 32130 spi_if_ins.spi.r_rx_byte[4]
.sym 32138 spi_if_ins.spi.r_rx_byte[0]
.sym 32226 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32227 io_ctrl_ins.rf_mode[1]
.sym 32228 io_ctrl_ins.rf_pin_state[4]
.sym 32229 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32230 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32231 io_ctrl_ins.rf_mode[1]
.sym 32232 io_ctrl_ins.rf_pin_state[5]
.sym 32233 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32234 io_ctrl_ins.rf_pin_state[3]
.sym 32235 io_ctrl_ins.rf_mode[1]
.sym 32236 io_ctrl_ins.rf_mode[2]
.sym 32237 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32239 io_ctrl_ins.rf_pin_state[7]
.sym 32240 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32241 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32248 io_ctrl_ins.rf_mode[0]
.sym 32249 io_ctrl_ins.rf_mode[2]
.sym 32250 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32251 io_ctrl_ins.rf_mode[1]
.sym 32252 io_ctrl_ins.rf_mode[0]
.sym 32253 io_ctrl_ins.rf_mode[2]
.sym 32255 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32256 io_ctrl_ins.rf_pin_state[6]
.sym 32257 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32542 i_sck$SB_IO_IN
.sym 32616 spi_if_ins.spi.r3_rx_done
.sym 32617 spi_if_ins.spi.r2_rx_done
.sym 32622 spi_if_ins.spi.r_rx_done
.sym 32626 spi_if_ins.spi.r2_rx_done
.sym 32709 o_rx_h_tx_l$SB_IO_OUT
