// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _hls_xfft2real_Loop_realfft_be_descramble_pro_HH_
#define _hls_xfft2real_Loop_realfft_be_descramble_pro_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_xfft2real_mul_mul_16s_16s_31_3.h"
#include "hls_xfft2real_mac_muladd_16s_16s_31s_31_3.h"
#include "hls_xfft2real_mac_mulsub_16s_16s_31s_31_3.h"
#include "hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0.h"
#include "hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1.h"

namespace ap_rtl {

struct hls_xfft2real_Loop_realfft_be_descramble_pro : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > dout_V_TDATA;
    sc_out< sc_logic > dout_V_TVALID;
    sc_in< sc_logic > dout_V_TREADY;
    sc_out< sc_lv<8> > descramble_buf_0_M_imag_V_address0;
    sc_out< sc_logic > descramble_buf_0_M_imag_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_0_M_imag_V_q0;
    sc_out< sc_lv<8> > descramble_buf_0_M_imag_V_address1;
    sc_out< sc_logic > descramble_buf_0_M_imag_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_0_M_imag_V_q1;
    sc_out< sc_lv<8> > descramble_buf_1_M_imag_V_address0;
    sc_out< sc_logic > descramble_buf_1_M_imag_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_1_M_imag_V_q0;
    sc_out< sc_lv<8> > descramble_buf_1_M_imag_V_address1;
    sc_out< sc_logic > descramble_buf_1_M_imag_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_1_M_imag_V_q1;
    sc_out< sc_lv<8> > descramble_buf_0_M_real_V_address0;
    sc_out< sc_logic > descramble_buf_0_M_real_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_0_M_real_V_q0;
    sc_out< sc_lv<8> > descramble_buf_0_M_real_V_address1;
    sc_out< sc_logic > descramble_buf_0_M_real_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_0_M_real_V_q1;
    sc_out< sc_lv<8> > descramble_buf_1_M_real_V_address0;
    sc_out< sc_logic > descramble_buf_1_M_real_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_1_M_real_V_q0;
    sc_out< sc_lv<8> > descramble_buf_1_M_real_V_address1;
    sc_out< sc_logic > descramble_buf_1_M_real_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_1_M_real_V_q1;


    // Module declarations
    hls_xfft2real_Loop_realfft_be_descramble_pro(sc_module_name name);
    SC_HAS_PROCESS(hls_xfft2real_Loop_realfft_be_descramble_pro);

    ~hls_xfft2real_Loop_realfft_be_descramble_pro();

    sc_trace_file* mVcdFile;

    hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0* twid_rom_0_U;
    hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1* twid_rom_1_U;
    hls_xfft2real_mul_mul_16s_16s_31_3<1,3,16,16,31>* hls_xfft2real_mul_mul_16s_16s_31_3_U7;
    hls_xfft2real_mac_muladd_16s_16s_31s_31_3<1,3,16,16,31,31>* hls_xfft2real_mac_muladd_16s_16s_31s_31_3_U8;
    hls_xfft2real_mul_mul_16s_16s_31_3<1,3,16,16,31>* hls_xfft2real_mul_mul_16s_16s_31_3_U9;
    hls_xfft2real_mac_mulsub_16s_16s_31s_31_3<1,3,16,16,31,31>* hls_xfft2real_mac_mulsub_16s_16s_31s_31_3_U10;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_22;
    sc_signal< sc_lv<9> > twid_rom_0_address0;
    sc_signal< sc_logic > twid_rom_0_ce0;
    sc_signal< sc_lv<16> > twid_rom_0_q0;
    sc_signal< sc_lv<9> > twid_rom_1_address0;
    sc_signal< sc_logic > twid_rom_1_ce0;
    sc_signal< sc_lv<16> > twid_rom_1_q0;
    sc_signal< sc_lv<10> > i1_0_i_reg_205;
    sc_signal< sc_lv<10> > ap_reg_ppstg_i1_0_i_reg_205_pp0_it1;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_90;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_lv<1> > exitcond_i_reg_653;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it10;
    sc_signal< sc_logic > ap_sig_ioackin_dout_V_TREADY;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_lv<10> > ap_reg_ppstg_i1_0_i_reg_205_pp0_it2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_i1_0_i_reg_205_pp0_it3;
    sc_signal< sc_lv<10> > ap_reg_ppstg_i1_0_i_reg_205_pp0_it4;
    sc_signal< sc_lv<1> > exitcond_i_fu_235_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_653_pp0_it9;
    sc_signal< sc_lv<10> > i_fu_241_p2;
    sc_signal< sc_lv<10> > i_reg_657;
    sc_signal< sc_lv<1> > tmp_s_fu_251_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_662;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_s_reg_662_pp0_it10;
    sc_signal< sc_lv<8> > tmp_18_fu_263_p1;
    sc_signal< sc_lv<8> > tmp_18_reg_666;
    sc_signal< sc_lv<1> > tmp_23_reg_671;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_23_reg_671_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_23_reg_671_pp0_it2;
    sc_signal< sc_lv<16> > descramble_buf_0_M_real_V_lo_1_reg_717;
    sc_signal< sc_lv<16> > descramble_buf_1_M_real_V_lo_1_reg_722;
    sc_signal< sc_lv<16> > descramble_buf_0_M_imag_V_lo_1_reg_727;
    sc_signal< sc_lv<16> > descramble_buf_1_M_imag_V_lo_1_reg_732;
    sc_signal< sc_lv<1> > icmp_fu_304_p2;
    sc_signal< sc_lv<1> > icmp_reg_737;
    sc_signal< sc_lv<16> > descramble_buf_0_M_real_V_lo_reg_743;
    sc_signal< sc_lv<16> > descramble_buf_1_M_real_V_lo_reg_748;
    sc_signal< sc_lv<16> > descramble_buf_0_M_imag_V_lo_reg_753;
    sc_signal< sc_lv<16> > descramble_buf_1_M_imag_V_lo_reg_758;
    sc_signal< sc_lv<16> > p_Val2_4_fu_310_p3;
    sc_signal< sc_lv<16> > p_Val2_4_reg_763;
    sc_signal< sc_lv<16> > p_Val2_6_fu_320_p2;
    sc_signal< sc_lv<16> > p_Val2_6_reg_768;
    sc_signal< sc_lv<16> > p_Val2_s_fu_326_p3;
    sc_signal< sc_lv<16> > p_Val2_s_reg_773;
    sc_signal< sc_lv<16> > ap_reg_ppstg_p_Val2_s_reg_773_pp0_it5;
    sc_signal< sc_lv<16> > ap_reg_ppstg_p_Val2_s_reg_773_pp0_it6;
    sc_signal< sc_lv<16> > ap_reg_ppstg_p_Val2_s_reg_773_pp0_it7;
    sc_signal< sc_lv<16> > ap_reg_ppstg_p_Val2_s_reg_773_pp0_it8;
    sc_signal< sc_lv<16> > p_Val2_2_fu_331_p3;
    sc_signal< sc_lv<16> > p_Val2_2_reg_779;
    sc_signal< sc_lv<16> > ap_reg_ppstg_p_Val2_2_reg_779_pp0_it5;
    sc_signal< sc_lv<16> > ap_reg_ppstg_p_Val2_2_reg_779_pp0_it6;
    sc_signal< sc_lv<16> > ap_reg_ppstg_p_Val2_2_reg_779_pp0_it7;
    sc_signal< sc_lv<16> > ap_reg_ppstg_p_Val2_2_reg_779_pp0_it8;
    sc_signal< sc_lv<17> > r_V_fu_346_p2;
    sc_signal< sc_lv<17> > r_V_reg_785;
    sc_signal< sc_lv<17> > r_V_2_fu_352_p2;
    sc_signal< sc_lv<17> > r_V_2_reg_790;
    sc_signal< sc_lv<1> > tmp_24_reg_795;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_24_reg_795_pp0_it5;
    sc_signal< sc_lv<16> > tmp_3_reg_800;
    sc_signal< sc_lv<16> > ap_reg_ppstg_tmp_3_reg_800_pp0_it5;
    sc_signal< sc_lv<17> > r_V_1_fu_380_p2;
    sc_signal< sc_lv<17> > r_V_1_reg_805;
    sc_signal< sc_lv<17> > p_Val2_5_fu_386_p2;
    sc_signal< sc_lv<17> > p_Val2_5_reg_810;
    sc_signal< sc_lv<1> > tmp_25_reg_815;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_25_reg_815_pp0_it5;
    sc_signal< sc_lv<16> > tmp_14_reg_820;
    sc_signal< sc_lv<16> > ap_reg_ppstg_tmp_14_reg_820_pp0_it5;
    sc_signal< sc_lv<16> > tmp_16_reg_825;
    sc_signal< sc_lv<1> > tmp_27_reg_830;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_27_reg_830_pp0_it5;
    sc_signal< sc_lv<16> > tmp_20_reg_835;
    sc_signal< sc_lv<16> > ap_reg_ppstg_tmp_20_reg_835_pp0_it5;
    sc_signal< sc_lv<16> > tmp_8_reg_840;
    sc_signal< sc_lv<16> > tmp_13_reg_845;
    sc_signal< sc_lv<16> > p_y_M_real_V_read_assign_fu_513_p3;
    sc_signal< sc_lv<16> > p_y_M_real_V_read_assign_reg_850;
    sc_signal< sc_lv<16> > tmp_19_reg_855;
    sc_signal< sc_lv<16> > f_M_real_V_fu_542_p3;
    sc_signal< sc_lv<16> > f_M_real_V_reg_870;
    sc_signal< sc_lv<16> > ap_reg_ppstg_f_M_real_V_reg_870_pp0_it7;
    sc_signal< sc_lv<16> > ap_reg_ppstg_f_M_real_V_reg_870_pp0_it8;
    sc_signal< sc_lv<16> > ap_reg_ppstg_f_M_real_V_reg_870_pp0_it9;
    sc_signal< sc_lv<16> > f_M_imag_V_fu_553_p3;
    sc_signal< sc_lv<16> > f_M_imag_V_reg_875;
    sc_signal< sc_lv<16> > ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it7;
    sc_signal< sc_lv<16> > ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it8;
    sc_signal< sc_lv<16> > ap_reg_ppstg_f_M_imag_V_reg_875_pp0_it9;
    sc_signal< sc_lv<16> > p_y_M_imag_V_read_assign_fu_564_p3;
    sc_signal< sc_lv<16> > p_y_M_imag_V_read_assign_reg_880;
    sc_signal< sc_lv<31> > tmp_i_fu_570_p1;
    sc_signal< sc_lv<31> > tmp_i_reg_885;
    sc_signal< sc_lv<31> > tmp_1_i_fu_574_p1;
    sc_signal< sc_lv<31> > tmp_2_i_fu_577_p1;
    sc_signal< sc_lv<31> > tmp_2_i_reg_897;
    sc_signal< sc_lv<31> > tmp_3_i_fu_581_p1;
    sc_signal< sc_lv<31> > grp_fu_629_p2;
    sc_signal< sc_lv<31> > tmp1_cast_i_reg_909;
    sc_signal< sc_lv<31> > grp_fu_641_p2;
    sc_signal< sc_lv<31> > tmp_3_cast_i_reg_914;
    sc_signal< sc_lv<31> > grp_fu_647_p3;
    sc_signal< sc_lv<31> > p_Val2_9_reg_919;
    sc_signal< sc_lv<31> > grp_fu_635_p3;
    sc_signal< sc_lv<31> > p_Val2_10_reg_924;
    sc_signal< sc_lv<16> > cdata_M_real_V_fu_584_p2;
    sc_signal< sc_lv<16> > cdata_M_real_V_reg_929;
    sc_signal< sc_lv<16> > p_Val2_1_fu_588_p2;
    sc_signal< sc_lv<16> > p_Val2_1_reg_934;
    sc_signal< sc_lv<16> > p_r_M_real_V_1_fu_610_p2;
    sc_signal< sc_lv<16> > p_r_M_real_V_1_reg_939;
    sc_signal< sc_lv<16> > p_r_M_imag_V_fu_615_p2;
    sc_signal< sc_lv<16> > p_r_M_imag_V_reg_944;
    sc_signal< bool > ap_sig_bdd_386;
    sc_signal< sc_lv<10> > i1_0_i_phi_fu_209_p4;
    sc_signal< sc_lv<16> > ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it10;
    sc_signal< sc_lv<16> > ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it11;
    sc_signal< sc_lv<16> > tmp_M_real_V_phi_fu_220_p4;
    sc_signal< sc_lv<16> > ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it10;
    sc_signal< sc_lv<16> > ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it11;
    sc_signal< sc_lv<16> > cdata_M_imag_V_phi_fu_229_p4;
    sc_signal< sc_lv<64> > newIndex5_fu_275_p1;
    sc_signal< sc_lv<64> > newIndex3_fu_286_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_438_p1;
    sc_signal< sc_logic > ap_reg_ioackin_dout_V_TREADY;
    sc_signal< sc_lv<9> > tmp_fu_247_p1;
    sc_signal< sc_lv<9> > tmp_4_fu_257_p2;
    sc_signal< sc_lv<8> > tmp_7_fu_282_p1;
    sc_signal< sc_lv<2> > tmp_12_fu_294_p4;
    sc_signal< sc_lv<16> > p_Val2_3_fu_315_p3;
    sc_signal< sc_lv<17> > tmp_5_fu_342_p1;
    sc_signal< sc_lv<17> > tmp_6_fu_336_p1;
    sc_signal< sc_lv<17> > tmp_11_fu_376_p1;
    sc_signal< sc_lv<17> > tmp_1_fu_339_p1;
    sc_signal< sc_lv<18> > tmp_19_tr_fu_444_p1;
    sc_signal< sc_lv<18> > p_neg1_fu_450_p2;
    sc_signal< sc_lv<18> > tmp_24_tr_fu_466_p1;
    sc_signal< sc_lv<18> > p_neg2_fu_469_p2;
    sc_signal< sc_lv<17> > t_V_2_fu_485_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_490_p3;
    sc_signal< sc_lv<16> > p_neg_t_fu_498_p2;
    sc_signal< sc_lv<16> > tmp_17_fu_503_p4;
    sc_signal< sc_lv<18> > tmp_31_tr_fu_447_p1;
    sc_signal< sc_lv<18> > p_neg_fu_521_p2;
    sc_signal< sc_lv<16> > tmp_10_fu_537_p2;
    sc_signal< sc_lv<16> > tmp_15_fu_548_p2;
    sc_signal< sc_lv<16> > tmp_21_fu_559_p2;
    sc_signal< sc_lv<16> > p_r_M_real_V_fu_592_p4;
    sc_signal< sc_lv<16> > p_r_M_imag_V_3_fu_601_p4;
    sc_signal< sc_lv<16> > grp_fu_629_p1;
    sc_signal< sc_lv<16> > grp_fu_635_p0;
    sc_signal< sc_lv<16> > grp_fu_635_p1;
    sc_signal< sc_lv<16> > grp_fu_641_p1;
    sc_signal< sc_lv<16> > grp_fu_647_p0;
    sc_signal< sc_lv<16> > grp_fu_647_p1;
    sc_signal< sc_logic > grp_fu_629_ce;
    sc_signal< sc_logic > grp_fu_635_ce;
    sc_signal< sc_logic > grp_fu_641_ce;
    sc_signal< sc_logic > grp_fu_647_ce;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_2;
    sc_signal< bool > ap_sig_bdd_692;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_422;
    sc_signal< bool > ap_sig_bdd_404;
    sc_signal< bool > ap_sig_bdd_401;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st14_fsm_2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it10();
    void thread_ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it10();
    void thread_ap_sig_bdd_22();
    void thread_ap_sig_bdd_386();
    void thread_ap_sig_bdd_401();
    void thread_ap_sig_bdd_404();
    void thread_ap_sig_bdd_422();
    void thread_ap_sig_bdd_692();
    void thread_ap_sig_bdd_90();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_st14_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_ioackin_dout_V_TREADY();
    void thread_cdata_M_imag_V_phi_fu_229_p4();
    void thread_cdata_M_real_V_fu_584_p2();
    void thread_descramble_buf_0_M_imag_V_address0();
    void thread_descramble_buf_0_M_imag_V_address1();
    void thread_descramble_buf_0_M_imag_V_ce0();
    void thread_descramble_buf_0_M_imag_V_ce1();
    void thread_descramble_buf_0_M_real_V_address0();
    void thread_descramble_buf_0_M_real_V_address1();
    void thread_descramble_buf_0_M_real_V_ce0();
    void thread_descramble_buf_0_M_real_V_ce1();
    void thread_descramble_buf_1_M_imag_V_address0();
    void thread_descramble_buf_1_M_imag_V_address1();
    void thread_descramble_buf_1_M_imag_V_ce0();
    void thread_descramble_buf_1_M_imag_V_ce1();
    void thread_descramble_buf_1_M_real_V_address0();
    void thread_descramble_buf_1_M_real_V_address1();
    void thread_descramble_buf_1_M_real_V_ce0();
    void thread_descramble_buf_1_M_real_V_ce1();
    void thread_dout_V_TDATA();
    void thread_dout_V_TVALID();
    void thread_exitcond_i_fu_235_p2();
    void thread_f_M_imag_V_fu_553_p3();
    void thread_f_M_real_V_fu_542_p3();
    void thread_grp_fu_629_ce();
    void thread_grp_fu_629_p1();
    void thread_grp_fu_635_ce();
    void thread_grp_fu_635_p0();
    void thread_grp_fu_635_p1();
    void thread_grp_fu_641_ce();
    void thread_grp_fu_641_p1();
    void thread_grp_fu_647_ce();
    void thread_grp_fu_647_p0();
    void thread_grp_fu_647_p1();
    void thread_i1_0_i_phi_fu_209_p4();
    void thread_i_fu_241_p2();
    void thread_icmp_fu_304_p2();
    void thread_newIndex3_fu_286_p1();
    void thread_newIndex5_fu_275_p1();
    void thread_p_Val2_1_fu_588_p2();
    void thread_p_Val2_2_fu_331_p3();
    void thread_p_Val2_3_fu_315_p3();
    void thread_p_Val2_4_fu_310_p3();
    void thread_p_Val2_5_fu_386_p2();
    void thread_p_Val2_6_fu_320_p2();
    void thread_p_Val2_s_fu_326_p3();
    void thread_p_neg1_fu_450_p2();
    void thread_p_neg2_fu_469_p2();
    void thread_p_neg_fu_521_p2();
    void thread_p_neg_t_fu_498_p2();
    void thread_p_r_M_imag_V_3_fu_601_p4();
    void thread_p_r_M_imag_V_fu_615_p2();
    void thread_p_r_M_real_V_1_fu_610_p2();
    void thread_p_r_M_real_V_fu_592_p4();
    void thread_p_y_M_imag_V_read_assign_fu_564_p3();
    void thread_p_y_M_real_V_read_assign_fu_513_p3();
    void thread_r_V_1_fu_380_p2();
    void thread_r_V_2_fu_352_p2();
    void thread_r_V_fu_346_p2();
    void thread_t_V_2_fu_485_p2();
    void thread_tmp_10_fu_537_p2();
    void thread_tmp_11_fu_376_p1();
    void thread_tmp_12_fu_294_p4();
    void thread_tmp_15_fu_548_p2();
    void thread_tmp_17_fu_503_p4();
    void thread_tmp_18_fu_263_p1();
    void thread_tmp_19_tr_fu_444_p1();
    void thread_tmp_1_fu_339_p1();
    void thread_tmp_1_i_fu_574_p1();
    void thread_tmp_21_fu_559_p2();
    void thread_tmp_24_tr_fu_466_p1();
    void thread_tmp_26_fu_490_p3();
    void thread_tmp_2_i_fu_577_p1();
    void thread_tmp_31_tr_fu_447_p1();
    void thread_tmp_3_i_fu_581_p1();
    void thread_tmp_4_fu_257_p2();
    void thread_tmp_5_fu_342_p1();
    void thread_tmp_6_fu_336_p1();
    void thread_tmp_7_fu_282_p1();
    void thread_tmp_9_fu_438_p1();
    void thread_tmp_M_real_V_phi_fu_220_p4();
    void thread_tmp_fu_247_p1();
    void thread_tmp_i_fu_570_p1();
    void thread_tmp_s_fu_251_p2();
    void thread_twid_rom_0_address0();
    void thread_twid_rom_0_ce0();
    void thread_twid_rom_1_address0();
    void thread_twid_rom_1_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
