Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:59:10 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square21/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  441         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (441)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (441)
5. checking no_input_delay (21)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (441)
--------------------------
 There are 441 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[20]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[20]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[20]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[20]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[20]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[20]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[20]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[20]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[20]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[20]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[20]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[20]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[20]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[20]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[20]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[20]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[20]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[20]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[20]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[20]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (441)
--------------------------------------------------
 There are 441 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[20]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[20]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[20]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[20]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[20]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[20]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[20]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[20]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[20]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[20]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[20]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[20]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[20]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[20]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[20]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[20]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[20]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[20]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[20]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[20]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  467          inf        0.000                      0                  467           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           467 Endpoints
Min Delay           467 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.716ns  (logic 5.432ns (50.689%)  route 5.284ns (49.311%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.283 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.283    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.372 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     6.379    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.609 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/O[1]
                         net (fo=1, routed)           1.692     8.301    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    10.716 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.716    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.706ns  (logic 5.602ns (52.328%)  route 5.104ns (47.672%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.283 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.283    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.372 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     6.379    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.468 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.468    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[19]
    SLICE_X4Y76                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/CI
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.557 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.557    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[23]
    SLICE_X4Y77                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst6/CI
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.744 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst6/CO[0]
                         net (fo=1, routed)           1.511     8.256    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.450    10.706 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.706    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 5.327ns (49.826%)  route 5.364ns (50.174%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.283 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.283    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.513 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/O[1]
                         net (fo=1, routed)           1.779     8.292    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    10.690 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.690    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.679ns  (logic 5.396ns (50.524%)  route 5.284ns (49.476%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.283 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.283    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.372 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     6.379    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.560 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/O[2]
                         net (fo=1, routed)           1.691     8.252    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428    10.679 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.679    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.650ns  (logic 5.368ns (50.409%)  route 5.281ns (49.591%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.283 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.283    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.372 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     6.379    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.538 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/O[0]
                         net (fo=1, routed)           1.689     8.227    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    10.650 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.650    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 5.506ns (51.714%)  route 5.141ns (48.286%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.283 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.283    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.372 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     6.379    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.468 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.468    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[19]
    SLICE_X4Y76                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/CI
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.698 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/O[1]
                         net (fo=1, routed)           1.548     8.247    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400    10.646 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.646    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.622ns  (logic 5.214ns (49.084%)  route 5.408ns (50.916%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.375 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/O[2]
                         net (fo=1, routed)           1.823     8.198    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424    10.622 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.622    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.619ns  (logic 5.354ns (50.425%)  route 5.264ns (49.575%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.283 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.283    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.517 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/O[3]
                         net (fo=1, routed)           1.679     8.196    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422    10.619 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.619    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.581ns  (logic 5.439ns (51.403%)  route 5.142ns (48.597%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.283 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.283    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.372 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     6.379    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.613 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/O[3]
                         net (fo=1, routed)           1.550     8.163    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418    10.581 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.581    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.569ns  (logic 5.455ns (51.616%)  route 5.114ns (48.384%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[1]/Q
                         net (fo=3, routed)           1.049     1.390    compressor/comp/gpc2/src1[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/lut4_prop1/I3
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.097     1.487 r  compressor/comp/gpc2/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.487    compressor/comp/gpc2/lut4_prop1_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.968 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.779     2.746    compressor/comp/gpc71/lut6_2_inst0/I3
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/lut6_2_inst0/LUT6/I3
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.222     2.968 r  compressor/comp/gpc71/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc71/lut6_2_inst0_n_1
    SLICE_X4Y69                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.155 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=4, routed)           0.952     4.108    compressor/comp/gpc101/lut6_2_inst1/I1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/lut6_2_inst1/LUT6/I1
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.224     4.332 r  compressor/comp/gpc101/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.332    compressor/comp/gpc101/lut6_2_inst1_n_1
    SLICE_X5Y69                                                       r  compressor/comp/gpc101/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.764 r  compressor/comp/gpc101/carry4_inst0/O[2]
                         net (fo=2, routed)           0.805     5.569    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene5_0[2]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/I1
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.230     5.799 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop4/O
                         net (fo=1, routed)           0.000     5.799    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[4]
    SLICE_X4Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.194 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     6.194    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.283 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.283    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y74                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.372 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.007     6.379    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y75                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.468 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.468    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[19]
    SLICE_X4Y76                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/CI
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.649 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/O[2]
                         net (fo=1, routed)           1.522     8.171    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398    10.569 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.569    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.240%)  route 0.068ns (34.760%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  src9_reg[8]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[8]/Q
                         net (fo=2, routed)           0.068     0.196    src9[8]
    SLICE_X10Y75         FDRE                                         r  src9_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.686%)  route 0.073ns (36.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE                         0.000     0.000 r  src3_reg[9]/C
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[9]/Q
                         net (fo=5, routed)           0.073     0.201    src3[9]
    SLICE_X5Y66          FDRE                                         r  src3_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.148ns (70.379%)  route 0.062ns (29.621%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  src20_reg[9]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src20_reg[9]/Q
                         net (fo=5, routed)           0.062     0.210    src20[9]
    SLICE_X2Y79          FDRE                                         r  src20_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.144%)  route 0.060ns (26.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE                         0.000     0.000 r  src9_reg[3]/C
    SLICE_X10Y75         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src9_reg[3]/Q
                         net (fo=5, routed)           0.060     0.224    src9[3]
    SLICE_X11Y75         FDRE                                         r  src9_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src0_reg[5]/Q
                         net (fo=2, routed)           0.113     0.241    src0[5]
    SLICE_X0Y71          FDRE                                         r  src0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.178%)  route 0.106ns (42.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src20_reg[1]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src20_reg[1]/Q
                         net (fo=3, routed)           0.106     0.247    src20[1]
    SLICE_X3Y81          FDRE                                         r  src20_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.906%)  route 0.119ns (48.094%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src7_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[13]/Q
                         net (fo=5, routed)           0.119     0.247    src7[13]
    SLICE_X8Y70          FDRE                                         r  src7_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.590%)  route 0.120ns (48.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src7_reg[9]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[9]/Q
                         net (fo=5, routed)           0.120     0.248    src7[9]
    SLICE_X8Y68          FDRE                                         r  src7_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  src12_reg[14]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[14]/Q
                         net (fo=2, routed)           0.122     0.250    src12[14]
    SLICE_X9Y77          FDRE                                         r  src12_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.160%)  route 0.122ns (48.840%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  src2_reg[7]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[7]/Q
                         net (fo=2, routed)           0.122     0.250    src2[7]
    SLICE_X1Y66          FDRE                                         r  src2_reg[8]/D
  -------------------------------------------------------------------    -------------------





