mov.u64 %r0, _Zcontext_6___cuda___cuda_local_var_39901_33_non_const_peri_col4144
opcode mov a _Zcontext_6___cuda___cuda_local_var_39901_33_non_const_peri_col4144 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r1, _Zcontext_6___cuda___cuda_local_var_39900_33_non_const_peri_row5168
opcode mov a _Zcontext_6___cuda___cuda_local_var_39900_33_non_const_peri_row5168 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r2, %ctaid.x
opcode mov a %ctaid.x b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 1
num_dest_regs 1
src1 1557
src2 0
src3 0
src4 0
dest1 2
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f50
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.u32 %r3, %r2, 16
opcode mul a  b %r1 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 2
src2 0
src3 0
src4 0
dest1 3
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f58
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r4, %tid.x
opcode mov a %tid.x b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 1
num_dest_regs 1
src1 1551
src2 0
src3 0
src4 0
dest1 4
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f60
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.u64.u32 %r5, %r4
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 4
src2 0
src3 0
src4 0
dest1 5
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f68
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r6, %tid.y
opcode mov a %tid.y b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 1
num_dest_regs 1
src1 1551
src2 0
src3 0
src4 0
dest1 6
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f70
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.u64.u32 %r7, %r6
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 6
src2 0
src3 0
src4 0
dest1 7
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f78
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r8, [__cudaparm__Z12lud_internalPfii_offset + 12]
opcode ld a __cudaparm__Z12lud_internalPfii_offset b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

add.u32 %r9, %r8, %r3
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 8
src2 3
src3 0
src4 0
dest1 9
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f88
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.u32 %r10, %r6, 16
opcode mul a  b %r4 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 6
src2 0
src3 0
src4 0
dest1 10
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f90
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r11, %r5, %r10
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 5
src2 10
src3 0
src4 0
dest1 11
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f98
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.u64 %r12, %r11, 4
opcode mul a  b %rd6 c  d 
*** begin of the data strcture *** 
opcode 65
num_read_regs 1
num_dest_regs 1
src1 11
src2 0
src3 0
src4 0
dest1 12
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fa0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r13, [__cudaparm__Z12lud_internalPfii_matrix_dim + 8]
opcode ld a __cudaparm__Z12lud_internalPfii_matrix_dim b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r14, [__cudaparm__Z12lud_internalPfii_m]
opcode ld a __cudaparm__Z12lud_internalPfii_m b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

add.u32 %r15, %r8, %r6
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 8
src2 6
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.u32 %r16, %r13, %r15
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 13
src2 15
src3 0
src4 0
dest1 16
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fc0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r17, %r9, %r16
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 9
src2 16
src3 0
src4 0
dest1 17
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fc8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r18, %r4, %r17
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 4
src2 17
src3 0
src4 0
dest1 18
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fd0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r19, %r18, 16
opcode add a  b %r11 c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 1
num_dest_regs 1
src1 18
src2 0
src3 0
src4 0
dest1 19
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fd8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.u64.u32 %r20, %r19
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 19
src2 0
src3 0
src4 0
dest1 20
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fe0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.u32 %r21, %r19, 4
opcode mul a  b %r12 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 19
src2 0
src3 0
src4 0
dest1 21
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fe8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r22, %r14, %r21
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 14
src2 21
src3 0
src4 0
dest1 22
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1ff0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3da80
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3da80
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3da84
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3da84
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3da88
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3da88
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3da8c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3da8c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3da90
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3da90
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3da94
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3da94
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3da98
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3da98
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3da9c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3da9c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3daa0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3daa0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3daa4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3daa4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3daa8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3daa8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3daac
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3daac
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3dab0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3dab0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3dab4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3dab4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3dab8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3dab8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3dabc
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3dabc
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3ea80
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3ea80
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3ea84
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3ea84
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3ea88
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3ea88
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3ea8c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3ea8c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3ea90
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3ea90
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3ea94
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3ea94
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3ea98
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3ea98
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3ea9c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3ea9c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3eaa0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3eaa0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3eaa4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3eaa4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3eaa8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3eaa8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3eaac
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3eaac
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3eab0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3eab0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3eab4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3eab4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3eab8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3eab8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r23, [%r22]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 22
src2 0
src3 0
src4 0
dest1 23
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1ff8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb3eabc
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb3eabc
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

add.u64 %r24, %r12, %r1
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 12
src2 1
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2000
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40004
br_taken_mask 0
mem_addr/reconv_inst_addr 40004
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40014
br_taken_mask 0
mem_addr/reconv_inst_addr 40014
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4001c
br_taken_mask 0
mem_addr/reconv_inst_addr 4001c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40024
br_taken_mask 0
mem_addr/reconv_inst_addr 40024
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4002c
br_taken_mask 0
mem_addr/reconv_inst_addr 4002c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4003c
br_taken_mask 0
mem_addr/reconv_inst_addr 4003c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40040
br_taken_mask 0
mem_addr/reconv_inst_addr 40040
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40044
br_taken_mask 0
mem_addr/reconv_inst_addr 40044
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40048
br_taken_mask 0
mem_addr/reconv_inst_addr 40048
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4004c
br_taken_mask 0
mem_addr/reconv_inst_addr 4004c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40050
br_taken_mask 0
mem_addr/reconv_inst_addr 40050
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40054
br_taken_mask 0
mem_addr/reconv_inst_addr 40054
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40058
br_taken_mask 0
mem_addr/reconv_inst_addr 40058
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4005c
br_taken_mask 0
mem_addr/reconv_inst_addr 4005c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40060
br_taken_mask 0
mem_addr/reconv_inst_addr 40060
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40064
br_taken_mask 0
mem_addr/reconv_inst_addr 40064
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40068
br_taken_mask 0
mem_addr/reconv_inst_addr 40068
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4006c
br_taken_mask 0
mem_addr/reconv_inst_addr 4006c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40070
br_taken_mask 0
mem_addr/reconv_inst_addr 40070
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40074
br_taken_mask 0
mem_addr/reconv_inst_addr 40074
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40078
br_taken_mask 0
mem_addr/reconv_inst_addr 40078
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r24], %r23
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 23
src2 24
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2008
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4007c
br_taken_mask 0
mem_addr/reconv_inst_addr 4007c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

mov.u32 %r25, %ctaid.y
opcode mov a %ctaid.y b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 1
num_dest_regs 1
src1 1557
src2 0
src3 0
src4 0
dest1 25
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2010
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.u32 %r26, %r25, 16
opcode mul a  b %r13 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 25
src2 0
src3 0
src4 0
dest1 26
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2018
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r27, %r8, %r26
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 8
src2 26
src3 0
src4 0
dest1 27
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r28, %r27, %r6
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 27
src2 6
src3 0
src4 0
dest1 28
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2028
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r29, %r28, 16
opcode add a  b %r16 c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 1
num_dest_regs 1
src1 28
src2 0
src3 0
src4 0
dest1 29
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2030
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.u32 %r30, %r13, %r29
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 13
src2 29
src3 0
src4 0
dest1 30
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2038
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r31, %r8, %r30
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 8
src2 30
src3 0
src4 0
dest1 31
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2040
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r32, %r4, %r31
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 4
src2 31
src3 0
src4 0
dest1 32
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2048
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.u64.u32 %r33, %r32
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 32
src2 0
src3 0
src4 0
dest1 33
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2050
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.u32 %r34, %r32, 4
opcode mul a  b %r20 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 32
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2058
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r35, %r14, %r34
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 14
src2 34
src3 0
src4 0
dest1 35
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2060
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da40
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da40
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da44
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da44
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da48
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da48
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da4c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da4c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da50
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da50
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da54
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da54
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da58
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da58
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da5c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da5c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da60
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da60
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da64
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da64
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da68
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da68
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da6c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da6c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da70
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da70
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da74
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da74
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da78
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da78
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da7c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da7c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea40
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea40
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea44
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea44
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea48
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea48
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea4c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea4c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea50
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea50
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea54
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea54
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea58
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea58
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea5c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea5c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea60
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea60
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea64
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea64
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea68
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea68
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea6c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea6c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea70
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea70
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea74
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea74
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea78
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea78
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r36, [%r35]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 35
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea7c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea7c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

add.u64 %r37, %r12, %r0
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 12
src2 0
src3 0
src4 0
dest1 37
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2070
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r37], %r36
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 36
src2 37
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

bar.sync 0
opcode bar a  b  c  d 
*** begin of the data strcture *** 
opcode 13
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2080
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.u32 %r38, %r4, 4
opcode mul a  b %r3 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 4
src2 0
src3 0
src4 0
dest1 38
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r39, %r1, %r38
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 1
src2 38
src3 0
src4 0
dest1 39
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2090
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.u32 %r40, %r6, 64
opcode mul a  b %r4 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 6
src2 0
src3 0
src4 0
dest1 40
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2098
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r41, %r0, %r40
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 0
src2 40
src3 0
src4 0
dest1 41
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f32 %r42, 0f00000000
opcode mov a %f3 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 42
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 20a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40004
br_taken_mask 0
mem_addr/reconv_inst_addr 40004
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40014
br_taken_mask 0
mem_addr/reconv_inst_addr 40014
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4001c
br_taken_mask 0
mem_addr/reconv_inst_addr 4001c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40024
br_taken_mask 0
mem_addr/reconv_inst_addr 40024
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4002c
br_taken_mask 0
mem_addr/reconv_inst_addr 4002c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4003c
br_taken_mask 0
mem_addr/reconv_inst_addr 4003c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40004
br_taken_mask 0
mem_addr/reconv_inst_addr 40004
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40014
br_taken_mask 0
mem_addr/reconv_inst_addr 40014
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4001c
br_taken_mask 0
mem_addr/reconv_inst_addr 4001c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40024
br_taken_mask 0
mem_addr/reconv_inst_addr 40024
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4002c
br_taken_mask 0
mem_addr/reconv_inst_addr 4002c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r43, [%r39]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4003c
br_taken_mask 0
mem_addr/reconv_inst_addr 4003c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r44, [%r41]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r45, %r43, %r44, %r42
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 43
src2 44
src3 42
src4 0
dest1 45
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 20c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40040
br_taken_mask 0
mem_addr/reconv_inst_addr 40040
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40044
br_taken_mask 0
mem_addr/reconv_inst_addr 40044
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40048
br_taken_mask 0
mem_addr/reconv_inst_addr 40048
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4004c
br_taken_mask 0
mem_addr/reconv_inst_addr 4004c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40050
br_taken_mask 0
mem_addr/reconv_inst_addr 40050
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40054
br_taken_mask 0
mem_addr/reconv_inst_addr 40054
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40058
br_taken_mask 0
mem_addr/reconv_inst_addr 40058
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4005c
br_taken_mask 0
mem_addr/reconv_inst_addr 4005c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40060
br_taken_mask 0
mem_addr/reconv_inst_addr 40060
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40064
br_taken_mask 0
mem_addr/reconv_inst_addr 40064
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40068
br_taken_mask 0
mem_addr/reconv_inst_addr 40068
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4006c
br_taken_mask 0
mem_addr/reconv_inst_addr 4006c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40070
br_taken_mask 0
mem_addr/reconv_inst_addr 40070
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40074
br_taken_mask 0
mem_addr/reconv_inst_addr 40074
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40078
br_taken_mask 0
mem_addr/reconv_inst_addr 40078
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4007c
br_taken_mask 0
mem_addr/reconv_inst_addr 4007c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40040
br_taken_mask 0
mem_addr/reconv_inst_addr 40040
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40044
br_taken_mask 0
mem_addr/reconv_inst_addr 40044
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40048
br_taken_mask 0
mem_addr/reconv_inst_addr 40048
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4004c
br_taken_mask 0
mem_addr/reconv_inst_addr 4004c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40050
br_taken_mask 0
mem_addr/reconv_inst_addr 40050
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40054
br_taken_mask 0
mem_addr/reconv_inst_addr 40054
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40058
br_taken_mask 0
mem_addr/reconv_inst_addr 40058
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4005c
br_taken_mask 0
mem_addr/reconv_inst_addr 4005c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40060
br_taken_mask 0
mem_addr/reconv_inst_addr 40060
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40064
br_taken_mask 0
mem_addr/reconv_inst_addr 40064
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40068
br_taken_mask 0
mem_addr/reconv_inst_addr 40068
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4006c
br_taken_mask 0
mem_addr/reconv_inst_addr 4006c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40070
br_taken_mask 0
mem_addr/reconv_inst_addr 40070
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40074
br_taken_mask 0
mem_addr/reconv_inst_addr 40074
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40078
br_taken_mask 0
mem_addr/reconv_inst_addr 40078
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r46, [%r39 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 46
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4007c
br_taken_mask 0
mem_addr/reconv_inst_addr 4007c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r47, [%r41 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 47
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r48, %r46, %r47, %r45
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 46
src2 47
src3 45
src4 0
dest1 48
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 20d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40080
br_taken_mask 0
mem_addr/reconv_inst_addr 40080
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40084
br_taken_mask 0
mem_addr/reconv_inst_addr 40084
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40088
br_taken_mask 0
mem_addr/reconv_inst_addr 40088
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4008c
br_taken_mask 0
mem_addr/reconv_inst_addr 4008c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40090
br_taken_mask 0
mem_addr/reconv_inst_addr 40090
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40094
br_taken_mask 0
mem_addr/reconv_inst_addr 40094
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40098
br_taken_mask 0
mem_addr/reconv_inst_addr 40098
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4009c
br_taken_mask 0
mem_addr/reconv_inst_addr 4009c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400a0
br_taken_mask 0
mem_addr/reconv_inst_addr 400a0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400a4
br_taken_mask 0
mem_addr/reconv_inst_addr 400a4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400a8
br_taken_mask 0
mem_addr/reconv_inst_addr 400a8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400ac
br_taken_mask 0
mem_addr/reconv_inst_addr 400ac
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400b0
br_taken_mask 0
mem_addr/reconv_inst_addr 400b0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400b4
br_taken_mask 0
mem_addr/reconv_inst_addr 400b4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400b8
br_taken_mask 0
mem_addr/reconv_inst_addr 400b8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400bc
br_taken_mask 0
mem_addr/reconv_inst_addr 400bc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40080
br_taken_mask 0
mem_addr/reconv_inst_addr 40080
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40084
br_taken_mask 0
mem_addr/reconv_inst_addr 40084
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40088
br_taken_mask 0
mem_addr/reconv_inst_addr 40088
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4008c
br_taken_mask 0
mem_addr/reconv_inst_addr 4008c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40090
br_taken_mask 0
mem_addr/reconv_inst_addr 40090
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40094
br_taken_mask 0
mem_addr/reconv_inst_addr 40094
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40098
br_taken_mask 0
mem_addr/reconv_inst_addr 40098
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4009c
br_taken_mask 0
mem_addr/reconv_inst_addr 4009c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400a0
br_taken_mask 0
mem_addr/reconv_inst_addr 400a0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400a4
br_taken_mask 0
mem_addr/reconv_inst_addr 400a4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400a8
br_taken_mask 0
mem_addr/reconv_inst_addr 400a8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400ac
br_taken_mask 0
mem_addr/reconv_inst_addr 400ac
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400b0
br_taken_mask 0
mem_addr/reconv_inst_addr 400b0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400b4
br_taken_mask 0
mem_addr/reconv_inst_addr 400b4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400b8
br_taken_mask 0
mem_addr/reconv_inst_addr 400b8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r49, [%r39 + 128]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 49
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400bc
br_taken_mask 0
mem_addr/reconv_inst_addr 400bc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r50, [%r41 + 8]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 50
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r51, %r49, %r50, %r48
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 49
src2 50
src3 48
src4 0
dest1 51
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400c0
br_taken_mask 0
mem_addr/reconv_inst_addr 400c0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400c4
br_taken_mask 0
mem_addr/reconv_inst_addr 400c4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400c8
br_taken_mask 0
mem_addr/reconv_inst_addr 400c8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400cc
br_taken_mask 0
mem_addr/reconv_inst_addr 400cc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400d0
br_taken_mask 0
mem_addr/reconv_inst_addr 400d0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400d4
br_taken_mask 0
mem_addr/reconv_inst_addr 400d4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400d8
br_taken_mask 0
mem_addr/reconv_inst_addr 400d8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400dc
br_taken_mask 0
mem_addr/reconv_inst_addr 400dc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400e0
br_taken_mask 0
mem_addr/reconv_inst_addr 400e0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400e4
br_taken_mask 0
mem_addr/reconv_inst_addr 400e4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400e8
br_taken_mask 0
mem_addr/reconv_inst_addr 400e8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400ec
br_taken_mask 0
mem_addr/reconv_inst_addr 400ec
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400f0
br_taken_mask 0
mem_addr/reconv_inst_addr 400f0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400f4
br_taken_mask 0
mem_addr/reconv_inst_addr 400f4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400f8
br_taken_mask 0
mem_addr/reconv_inst_addr 400f8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400fc
br_taken_mask 0
mem_addr/reconv_inst_addr 400fc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400c0
br_taken_mask 0
mem_addr/reconv_inst_addr 400c0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400c4
br_taken_mask 0
mem_addr/reconv_inst_addr 400c4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400c8
br_taken_mask 0
mem_addr/reconv_inst_addr 400c8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400cc
br_taken_mask 0
mem_addr/reconv_inst_addr 400cc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400d0
br_taken_mask 0
mem_addr/reconv_inst_addr 400d0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400d4
br_taken_mask 0
mem_addr/reconv_inst_addr 400d4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400d8
br_taken_mask 0
mem_addr/reconv_inst_addr 400d8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400dc
br_taken_mask 0
mem_addr/reconv_inst_addr 400dc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400e0
br_taken_mask 0
mem_addr/reconv_inst_addr 400e0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400e4
br_taken_mask 0
mem_addr/reconv_inst_addr 400e4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400e8
br_taken_mask 0
mem_addr/reconv_inst_addr 400e8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400ec
br_taken_mask 0
mem_addr/reconv_inst_addr 400ec
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400f0
br_taken_mask 0
mem_addr/reconv_inst_addr 400f0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400f4
br_taken_mask 0
mem_addr/reconv_inst_addr 400f4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400f8
br_taken_mask 0
mem_addr/reconv_inst_addr 400f8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r52, [%r39 + 192]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 52
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 400fc
br_taken_mask 0
mem_addr/reconv_inst_addr 400fc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r53, [%r41 + 12]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 53
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2100
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r54, %r52, %r53, %r51
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 52
src2 53
src3 51
src4 0
dest1 54
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2108
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40100
br_taken_mask 0
mem_addr/reconv_inst_addr 40100
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40104
br_taken_mask 0
mem_addr/reconv_inst_addr 40104
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40108
br_taken_mask 0
mem_addr/reconv_inst_addr 40108
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4010c
br_taken_mask 0
mem_addr/reconv_inst_addr 4010c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40110
br_taken_mask 0
mem_addr/reconv_inst_addr 40110
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40114
br_taken_mask 0
mem_addr/reconv_inst_addr 40114
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40118
br_taken_mask 0
mem_addr/reconv_inst_addr 40118
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4011c
br_taken_mask 0
mem_addr/reconv_inst_addr 4011c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40120
br_taken_mask 0
mem_addr/reconv_inst_addr 40120
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40124
br_taken_mask 0
mem_addr/reconv_inst_addr 40124
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40128
br_taken_mask 0
mem_addr/reconv_inst_addr 40128
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4012c
br_taken_mask 0
mem_addr/reconv_inst_addr 4012c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40130
br_taken_mask 0
mem_addr/reconv_inst_addr 40130
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40134
br_taken_mask 0
mem_addr/reconv_inst_addr 40134
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40138
br_taken_mask 0
mem_addr/reconv_inst_addr 40138
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4013c
br_taken_mask 0
mem_addr/reconv_inst_addr 4013c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40100
br_taken_mask 0
mem_addr/reconv_inst_addr 40100
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40104
br_taken_mask 0
mem_addr/reconv_inst_addr 40104
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40108
br_taken_mask 0
mem_addr/reconv_inst_addr 40108
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4010c
br_taken_mask 0
mem_addr/reconv_inst_addr 4010c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40110
br_taken_mask 0
mem_addr/reconv_inst_addr 40110
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40114
br_taken_mask 0
mem_addr/reconv_inst_addr 40114
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40118
br_taken_mask 0
mem_addr/reconv_inst_addr 40118
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4011c
br_taken_mask 0
mem_addr/reconv_inst_addr 4011c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40120
br_taken_mask 0
mem_addr/reconv_inst_addr 40120
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40124
br_taken_mask 0
mem_addr/reconv_inst_addr 40124
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40128
br_taken_mask 0
mem_addr/reconv_inst_addr 40128
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4012c
br_taken_mask 0
mem_addr/reconv_inst_addr 4012c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40130
br_taken_mask 0
mem_addr/reconv_inst_addr 40130
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40134
br_taken_mask 0
mem_addr/reconv_inst_addr 40134
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40138
br_taken_mask 0
mem_addr/reconv_inst_addr 40138
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r55, [%r39 + 256]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 55
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2110
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4013c
br_taken_mask 0
mem_addr/reconv_inst_addr 4013c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r56, [%r41 + 16]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 56
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2118
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r57, %r55, %r56, %r54
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 55
src2 56
src3 54
src4 0
dest1 57
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2120
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40140
br_taken_mask 0
mem_addr/reconv_inst_addr 40140
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40144
br_taken_mask 0
mem_addr/reconv_inst_addr 40144
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40148
br_taken_mask 0
mem_addr/reconv_inst_addr 40148
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4014c
br_taken_mask 0
mem_addr/reconv_inst_addr 4014c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40150
br_taken_mask 0
mem_addr/reconv_inst_addr 40150
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40154
br_taken_mask 0
mem_addr/reconv_inst_addr 40154
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40158
br_taken_mask 0
mem_addr/reconv_inst_addr 40158
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4015c
br_taken_mask 0
mem_addr/reconv_inst_addr 4015c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40160
br_taken_mask 0
mem_addr/reconv_inst_addr 40160
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40164
br_taken_mask 0
mem_addr/reconv_inst_addr 40164
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40168
br_taken_mask 0
mem_addr/reconv_inst_addr 40168
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4016c
br_taken_mask 0
mem_addr/reconv_inst_addr 4016c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40170
br_taken_mask 0
mem_addr/reconv_inst_addr 40170
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40174
br_taken_mask 0
mem_addr/reconv_inst_addr 40174
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40178
br_taken_mask 0
mem_addr/reconv_inst_addr 40178
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4017c
br_taken_mask 0
mem_addr/reconv_inst_addr 4017c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40140
br_taken_mask 0
mem_addr/reconv_inst_addr 40140
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40144
br_taken_mask 0
mem_addr/reconv_inst_addr 40144
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40148
br_taken_mask 0
mem_addr/reconv_inst_addr 40148
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4014c
br_taken_mask 0
mem_addr/reconv_inst_addr 4014c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40150
br_taken_mask 0
mem_addr/reconv_inst_addr 40150
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40154
br_taken_mask 0
mem_addr/reconv_inst_addr 40154
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40158
br_taken_mask 0
mem_addr/reconv_inst_addr 40158
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4015c
br_taken_mask 0
mem_addr/reconv_inst_addr 4015c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40160
br_taken_mask 0
mem_addr/reconv_inst_addr 40160
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40164
br_taken_mask 0
mem_addr/reconv_inst_addr 40164
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40168
br_taken_mask 0
mem_addr/reconv_inst_addr 40168
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4016c
br_taken_mask 0
mem_addr/reconv_inst_addr 4016c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40170
br_taken_mask 0
mem_addr/reconv_inst_addr 40170
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40174
br_taken_mask 0
mem_addr/reconv_inst_addr 40174
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40178
br_taken_mask 0
mem_addr/reconv_inst_addr 40178
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r58, [%r39 + 320]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 58
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2128
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4017c
br_taken_mask 0
mem_addr/reconv_inst_addr 4017c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r59, [%r41 + 20]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2130
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r60, %r58, %r59, %r57
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 58
src2 59
src3 57
src4 0
dest1 60
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2138
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40180
br_taken_mask 0
mem_addr/reconv_inst_addr 40180
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40184
br_taken_mask 0
mem_addr/reconv_inst_addr 40184
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40188
br_taken_mask 0
mem_addr/reconv_inst_addr 40188
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4018c
br_taken_mask 0
mem_addr/reconv_inst_addr 4018c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40190
br_taken_mask 0
mem_addr/reconv_inst_addr 40190
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40194
br_taken_mask 0
mem_addr/reconv_inst_addr 40194
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40198
br_taken_mask 0
mem_addr/reconv_inst_addr 40198
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4019c
br_taken_mask 0
mem_addr/reconv_inst_addr 4019c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401a0
br_taken_mask 0
mem_addr/reconv_inst_addr 401a0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401a4
br_taken_mask 0
mem_addr/reconv_inst_addr 401a4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401a8
br_taken_mask 0
mem_addr/reconv_inst_addr 401a8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401ac
br_taken_mask 0
mem_addr/reconv_inst_addr 401ac
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401b0
br_taken_mask 0
mem_addr/reconv_inst_addr 401b0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401b4
br_taken_mask 0
mem_addr/reconv_inst_addr 401b4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401b8
br_taken_mask 0
mem_addr/reconv_inst_addr 401b8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401bc
br_taken_mask 0
mem_addr/reconv_inst_addr 401bc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40180
br_taken_mask 0
mem_addr/reconv_inst_addr 40180
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40184
br_taken_mask 0
mem_addr/reconv_inst_addr 40184
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40188
br_taken_mask 0
mem_addr/reconv_inst_addr 40188
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4018c
br_taken_mask 0
mem_addr/reconv_inst_addr 4018c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40190
br_taken_mask 0
mem_addr/reconv_inst_addr 40190
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40194
br_taken_mask 0
mem_addr/reconv_inst_addr 40194
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40198
br_taken_mask 0
mem_addr/reconv_inst_addr 40198
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4019c
br_taken_mask 0
mem_addr/reconv_inst_addr 4019c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401a0
br_taken_mask 0
mem_addr/reconv_inst_addr 401a0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401a4
br_taken_mask 0
mem_addr/reconv_inst_addr 401a4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401a8
br_taken_mask 0
mem_addr/reconv_inst_addr 401a8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401ac
br_taken_mask 0
mem_addr/reconv_inst_addr 401ac
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401b0
br_taken_mask 0
mem_addr/reconv_inst_addr 401b0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401b4
br_taken_mask 0
mem_addr/reconv_inst_addr 401b4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401b8
br_taken_mask 0
mem_addr/reconv_inst_addr 401b8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r61, [%r39 + 384]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2140
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401bc
br_taken_mask 0
mem_addr/reconv_inst_addr 401bc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r62, [%r41 + 24]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2148
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r63, %r61, %r62, %r60
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 61
src2 62
src3 60
src4 0
dest1 63
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2150
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401c0
br_taken_mask 0
mem_addr/reconv_inst_addr 401c0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401c4
br_taken_mask 0
mem_addr/reconv_inst_addr 401c4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401c8
br_taken_mask 0
mem_addr/reconv_inst_addr 401c8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401cc
br_taken_mask 0
mem_addr/reconv_inst_addr 401cc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401d0
br_taken_mask 0
mem_addr/reconv_inst_addr 401d0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401d4
br_taken_mask 0
mem_addr/reconv_inst_addr 401d4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401d8
br_taken_mask 0
mem_addr/reconv_inst_addr 401d8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401dc
br_taken_mask 0
mem_addr/reconv_inst_addr 401dc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401e0
br_taken_mask 0
mem_addr/reconv_inst_addr 401e0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401e4
br_taken_mask 0
mem_addr/reconv_inst_addr 401e4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401e8
br_taken_mask 0
mem_addr/reconv_inst_addr 401e8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401ec
br_taken_mask 0
mem_addr/reconv_inst_addr 401ec
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401f0
br_taken_mask 0
mem_addr/reconv_inst_addr 401f0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401f4
br_taken_mask 0
mem_addr/reconv_inst_addr 401f4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401f8
br_taken_mask 0
mem_addr/reconv_inst_addr 401f8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401fc
br_taken_mask 0
mem_addr/reconv_inst_addr 401fc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401c0
br_taken_mask 0
mem_addr/reconv_inst_addr 401c0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401c4
br_taken_mask 0
mem_addr/reconv_inst_addr 401c4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401c8
br_taken_mask 0
mem_addr/reconv_inst_addr 401c8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401cc
br_taken_mask 0
mem_addr/reconv_inst_addr 401cc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401d0
br_taken_mask 0
mem_addr/reconv_inst_addr 401d0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401d4
br_taken_mask 0
mem_addr/reconv_inst_addr 401d4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401d8
br_taken_mask 0
mem_addr/reconv_inst_addr 401d8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401dc
br_taken_mask 0
mem_addr/reconv_inst_addr 401dc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401e0
br_taken_mask 0
mem_addr/reconv_inst_addr 401e0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401e4
br_taken_mask 0
mem_addr/reconv_inst_addr 401e4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401e8
br_taken_mask 0
mem_addr/reconv_inst_addr 401e8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401ec
br_taken_mask 0
mem_addr/reconv_inst_addr 401ec
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401f0
br_taken_mask 0
mem_addr/reconv_inst_addr 401f0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401f4
br_taken_mask 0
mem_addr/reconv_inst_addr 401f4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401f8
br_taken_mask 0
mem_addr/reconv_inst_addr 401f8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r64, [%r39 + 448]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2158
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 401fc
br_taken_mask 0
mem_addr/reconv_inst_addr 401fc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r65, [%r41 + 28]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2160
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r66, %r64, %r65, %r63
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 64
src2 65
src3 63
src4 0
dest1 66
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2168
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40200
br_taken_mask 0
mem_addr/reconv_inst_addr 40200
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40204
br_taken_mask 0
mem_addr/reconv_inst_addr 40204
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40208
br_taken_mask 0
mem_addr/reconv_inst_addr 40208
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4020c
br_taken_mask 0
mem_addr/reconv_inst_addr 4020c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40210
br_taken_mask 0
mem_addr/reconv_inst_addr 40210
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40214
br_taken_mask 0
mem_addr/reconv_inst_addr 40214
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40218
br_taken_mask 0
mem_addr/reconv_inst_addr 40218
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4021c
br_taken_mask 0
mem_addr/reconv_inst_addr 4021c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40220
br_taken_mask 0
mem_addr/reconv_inst_addr 40220
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40224
br_taken_mask 0
mem_addr/reconv_inst_addr 40224
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40228
br_taken_mask 0
mem_addr/reconv_inst_addr 40228
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4022c
br_taken_mask 0
mem_addr/reconv_inst_addr 4022c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40230
br_taken_mask 0
mem_addr/reconv_inst_addr 40230
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40234
br_taken_mask 0
mem_addr/reconv_inst_addr 40234
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40238
br_taken_mask 0
mem_addr/reconv_inst_addr 40238
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4023c
br_taken_mask 0
mem_addr/reconv_inst_addr 4023c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40200
br_taken_mask 0
mem_addr/reconv_inst_addr 40200
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40204
br_taken_mask 0
mem_addr/reconv_inst_addr 40204
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40208
br_taken_mask 0
mem_addr/reconv_inst_addr 40208
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4020c
br_taken_mask 0
mem_addr/reconv_inst_addr 4020c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40210
br_taken_mask 0
mem_addr/reconv_inst_addr 40210
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40214
br_taken_mask 0
mem_addr/reconv_inst_addr 40214
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40218
br_taken_mask 0
mem_addr/reconv_inst_addr 40218
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4021c
br_taken_mask 0
mem_addr/reconv_inst_addr 4021c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40220
br_taken_mask 0
mem_addr/reconv_inst_addr 40220
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40224
br_taken_mask 0
mem_addr/reconv_inst_addr 40224
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40228
br_taken_mask 0
mem_addr/reconv_inst_addr 40228
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4022c
br_taken_mask 0
mem_addr/reconv_inst_addr 4022c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40230
br_taken_mask 0
mem_addr/reconv_inst_addr 40230
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40234
br_taken_mask 0
mem_addr/reconv_inst_addr 40234
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40238
br_taken_mask 0
mem_addr/reconv_inst_addr 40238
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r67, [%r39 + 512]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2170
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4023c
br_taken_mask 0
mem_addr/reconv_inst_addr 4023c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r68, [%r41 + 32]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2178
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r69, %r67, %r68, %r66
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 67
src2 68
src3 66
src4 0
dest1 69
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2180
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40240
br_taken_mask 0
mem_addr/reconv_inst_addr 40240
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40244
br_taken_mask 0
mem_addr/reconv_inst_addr 40244
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40248
br_taken_mask 0
mem_addr/reconv_inst_addr 40248
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4024c
br_taken_mask 0
mem_addr/reconv_inst_addr 4024c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40250
br_taken_mask 0
mem_addr/reconv_inst_addr 40250
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40254
br_taken_mask 0
mem_addr/reconv_inst_addr 40254
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40258
br_taken_mask 0
mem_addr/reconv_inst_addr 40258
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4025c
br_taken_mask 0
mem_addr/reconv_inst_addr 4025c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40260
br_taken_mask 0
mem_addr/reconv_inst_addr 40260
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40264
br_taken_mask 0
mem_addr/reconv_inst_addr 40264
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40268
br_taken_mask 0
mem_addr/reconv_inst_addr 40268
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4026c
br_taken_mask 0
mem_addr/reconv_inst_addr 4026c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40270
br_taken_mask 0
mem_addr/reconv_inst_addr 40270
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40274
br_taken_mask 0
mem_addr/reconv_inst_addr 40274
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40278
br_taken_mask 0
mem_addr/reconv_inst_addr 40278
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4027c
br_taken_mask 0
mem_addr/reconv_inst_addr 4027c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40240
br_taken_mask 0
mem_addr/reconv_inst_addr 40240
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40244
br_taken_mask 0
mem_addr/reconv_inst_addr 40244
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40248
br_taken_mask 0
mem_addr/reconv_inst_addr 40248
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4024c
br_taken_mask 0
mem_addr/reconv_inst_addr 4024c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40250
br_taken_mask 0
mem_addr/reconv_inst_addr 40250
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40254
br_taken_mask 0
mem_addr/reconv_inst_addr 40254
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40258
br_taken_mask 0
mem_addr/reconv_inst_addr 40258
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4025c
br_taken_mask 0
mem_addr/reconv_inst_addr 4025c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40260
br_taken_mask 0
mem_addr/reconv_inst_addr 40260
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40264
br_taken_mask 0
mem_addr/reconv_inst_addr 40264
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40268
br_taken_mask 0
mem_addr/reconv_inst_addr 40268
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4026c
br_taken_mask 0
mem_addr/reconv_inst_addr 4026c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40270
br_taken_mask 0
mem_addr/reconv_inst_addr 40270
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40274
br_taken_mask 0
mem_addr/reconv_inst_addr 40274
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40278
br_taken_mask 0
mem_addr/reconv_inst_addr 40278
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r70, [%r39 + 576]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4027c
br_taken_mask 0
mem_addr/reconv_inst_addr 4027c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r71, [%r41 + 36]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r72, %r70, %r71, %r69
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 70
src2 71
src3 69
src4 0
dest1 72
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2198
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40280
br_taken_mask 0
mem_addr/reconv_inst_addr 40280
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40284
br_taken_mask 0
mem_addr/reconv_inst_addr 40284
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40288
br_taken_mask 0
mem_addr/reconv_inst_addr 40288
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4028c
br_taken_mask 0
mem_addr/reconv_inst_addr 4028c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40290
br_taken_mask 0
mem_addr/reconv_inst_addr 40290
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40294
br_taken_mask 0
mem_addr/reconv_inst_addr 40294
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40298
br_taken_mask 0
mem_addr/reconv_inst_addr 40298
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4029c
br_taken_mask 0
mem_addr/reconv_inst_addr 4029c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402a0
br_taken_mask 0
mem_addr/reconv_inst_addr 402a0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402a4
br_taken_mask 0
mem_addr/reconv_inst_addr 402a4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402a8
br_taken_mask 0
mem_addr/reconv_inst_addr 402a8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402ac
br_taken_mask 0
mem_addr/reconv_inst_addr 402ac
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402b0
br_taken_mask 0
mem_addr/reconv_inst_addr 402b0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402b4
br_taken_mask 0
mem_addr/reconv_inst_addr 402b4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402b8
br_taken_mask 0
mem_addr/reconv_inst_addr 402b8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402bc
br_taken_mask 0
mem_addr/reconv_inst_addr 402bc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40280
br_taken_mask 0
mem_addr/reconv_inst_addr 40280
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40284
br_taken_mask 0
mem_addr/reconv_inst_addr 40284
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40288
br_taken_mask 0
mem_addr/reconv_inst_addr 40288
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4028c
br_taken_mask 0
mem_addr/reconv_inst_addr 4028c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40290
br_taken_mask 0
mem_addr/reconv_inst_addr 40290
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40294
br_taken_mask 0
mem_addr/reconv_inst_addr 40294
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40298
br_taken_mask 0
mem_addr/reconv_inst_addr 40298
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4029c
br_taken_mask 0
mem_addr/reconv_inst_addr 4029c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402a0
br_taken_mask 0
mem_addr/reconv_inst_addr 402a0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402a4
br_taken_mask 0
mem_addr/reconv_inst_addr 402a4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402a8
br_taken_mask 0
mem_addr/reconv_inst_addr 402a8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402ac
br_taken_mask 0
mem_addr/reconv_inst_addr 402ac
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402b0
br_taken_mask 0
mem_addr/reconv_inst_addr 402b0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402b4
br_taken_mask 0
mem_addr/reconv_inst_addr 402b4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402b8
br_taken_mask 0
mem_addr/reconv_inst_addr 402b8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r73, [%r39 + 640]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402bc
br_taken_mask 0
mem_addr/reconv_inst_addr 402bc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r74, [%r41 + 40]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r75, %r73, %r74, %r72
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 73
src2 74
src3 72
src4 0
dest1 75
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 21b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402c0
br_taken_mask 0
mem_addr/reconv_inst_addr 402c0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402c4
br_taken_mask 0
mem_addr/reconv_inst_addr 402c4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402c8
br_taken_mask 0
mem_addr/reconv_inst_addr 402c8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402cc
br_taken_mask 0
mem_addr/reconv_inst_addr 402cc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402d0
br_taken_mask 0
mem_addr/reconv_inst_addr 402d0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402d4
br_taken_mask 0
mem_addr/reconv_inst_addr 402d4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402d8
br_taken_mask 0
mem_addr/reconv_inst_addr 402d8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402dc
br_taken_mask 0
mem_addr/reconv_inst_addr 402dc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402e0
br_taken_mask 0
mem_addr/reconv_inst_addr 402e0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402e4
br_taken_mask 0
mem_addr/reconv_inst_addr 402e4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402e8
br_taken_mask 0
mem_addr/reconv_inst_addr 402e8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402ec
br_taken_mask 0
mem_addr/reconv_inst_addr 402ec
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402f0
br_taken_mask 0
mem_addr/reconv_inst_addr 402f0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402f4
br_taken_mask 0
mem_addr/reconv_inst_addr 402f4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402f8
br_taken_mask 0
mem_addr/reconv_inst_addr 402f8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402fc
br_taken_mask 0
mem_addr/reconv_inst_addr 402fc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402c0
br_taken_mask 0
mem_addr/reconv_inst_addr 402c0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402c4
br_taken_mask 0
mem_addr/reconv_inst_addr 402c4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402c8
br_taken_mask 0
mem_addr/reconv_inst_addr 402c8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402cc
br_taken_mask 0
mem_addr/reconv_inst_addr 402cc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402d0
br_taken_mask 0
mem_addr/reconv_inst_addr 402d0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402d4
br_taken_mask 0
mem_addr/reconv_inst_addr 402d4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402d8
br_taken_mask 0
mem_addr/reconv_inst_addr 402d8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402dc
br_taken_mask 0
mem_addr/reconv_inst_addr 402dc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402e0
br_taken_mask 0
mem_addr/reconv_inst_addr 402e0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402e4
br_taken_mask 0
mem_addr/reconv_inst_addr 402e4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402e8
br_taken_mask 0
mem_addr/reconv_inst_addr 402e8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402ec
br_taken_mask 0
mem_addr/reconv_inst_addr 402ec
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402f0
br_taken_mask 0
mem_addr/reconv_inst_addr 402f0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402f4
br_taken_mask 0
mem_addr/reconv_inst_addr 402f4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402f8
br_taken_mask 0
mem_addr/reconv_inst_addr 402f8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r76, [%r39 + 704]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 402fc
br_taken_mask 0
mem_addr/reconv_inst_addr 402fc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r77, [%r41 + 44]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r78, %r76, %r77, %r75
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 76
src2 77
src3 75
src4 0
dest1 78
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 21c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40300
br_taken_mask 0
mem_addr/reconv_inst_addr 40300
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40304
br_taken_mask 0
mem_addr/reconv_inst_addr 40304
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40308
br_taken_mask 0
mem_addr/reconv_inst_addr 40308
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4030c
br_taken_mask 0
mem_addr/reconv_inst_addr 4030c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40310
br_taken_mask 0
mem_addr/reconv_inst_addr 40310
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40314
br_taken_mask 0
mem_addr/reconv_inst_addr 40314
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40318
br_taken_mask 0
mem_addr/reconv_inst_addr 40318
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4031c
br_taken_mask 0
mem_addr/reconv_inst_addr 4031c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40320
br_taken_mask 0
mem_addr/reconv_inst_addr 40320
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40324
br_taken_mask 0
mem_addr/reconv_inst_addr 40324
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40328
br_taken_mask 0
mem_addr/reconv_inst_addr 40328
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4032c
br_taken_mask 0
mem_addr/reconv_inst_addr 4032c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40330
br_taken_mask 0
mem_addr/reconv_inst_addr 40330
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40334
br_taken_mask 0
mem_addr/reconv_inst_addr 40334
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40338
br_taken_mask 0
mem_addr/reconv_inst_addr 40338
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4033c
br_taken_mask 0
mem_addr/reconv_inst_addr 4033c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40300
br_taken_mask 0
mem_addr/reconv_inst_addr 40300
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40304
br_taken_mask 0
mem_addr/reconv_inst_addr 40304
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40308
br_taken_mask 0
mem_addr/reconv_inst_addr 40308
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4030c
br_taken_mask 0
mem_addr/reconv_inst_addr 4030c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40310
br_taken_mask 0
mem_addr/reconv_inst_addr 40310
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40314
br_taken_mask 0
mem_addr/reconv_inst_addr 40314
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40318
br_taken_mask 0
mem_addr/reconv_inst_addr 40318
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4031c
br_taken_mask 0
mem_addr/reconv_inst_addr 4031c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40320
br_taken_mask 0
mem_addr/reconv_inst_addr 40320
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40324
br_taken_mask 0
mem_addr/reconv_inst_addr 40324
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40328
br_taken_mask 0
mem_addr/reconv_inst_addr 40328
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4032c
br_taken_mask 0
mem_addr/reconv_inst_addr 4032c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40330
br_taken_mask 0
mem_addr/reconv_inst_addr 40330
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40334
br_taken_mask 0
mem_addr/reconv_inst_addr 40334
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40338
br_taken_mask 0
mem_addr/reconv_inst_addr 40338
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r79, [%r39 + 768]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4033c
br_taken_mask 0
mem_addr/reconv_inst_addr 4033c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r80, [%r41 + 48]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r81, %r79, %r80, %r78
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 79
src2 80
src3 78
src4 0
dest1 81
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 21e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40340
br_taken_mask 0
mem_addr/reconv_inst_addr 40340
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40344
br_taken_mask 0
mem_addr/reconv_inst_addr 40344
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40348
br_taken_mask 0
mem_addr/reconv_inst_addr 40348
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4034c
br_taken_mask 0
mem_addr/reconv_inst_addr 4034c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40350
br_taken_mask 0
mem_addr/reconv_inst_addr 40350
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40354
br_taken_mask 0
mem_addr/reconv_inst_addr 40354
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40358
br_taken_mask 0
mem_addr/reconv_inst_addr 40358
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4035c
br_taken_mask 0
mem_addr/reconv_inst_addr 4035c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40360
br_taken_mask 0
mem_addr/reconv_inst_addr 40360
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40364
br_taken_mask 0
mem_addr/reconv_inst_addr 40364
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40368
br_taken_mask 0
mem_addr/reconv_inst_addr 40368
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4036c
br_taken_mask 0
mem_addr/reconv_inst_addr 4036c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40370
br_taken_mask 0
mem_addr/reconv_inst_addr 40370
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40374
br_taken_mask 0
mem_addr/reconv_inst_addr 40374
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40378
br_taken_mask 0
mem_addr/reconv_inst_addr 40378
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4037c
br_taken_mask 0
mem_addr/reconv_inst_addr 4037c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40340
br_taken_mask 0
mem_addr/reconv_inst_addr 40340
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40344
br_taken_mask 0
mem_addr/reconv_inst_addr 40344
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40348
br_taken_mask 0
mem_addr/reconv_inst_addr 40348
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4034c
br_taken_mask 0
mem_addr/reconv_inst_addr 4034c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40350
br_taken_mask 0
mem_addr/reconv_inst_addr 40350
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40354
br_taken_mask 0
mem_addr/reconv_inst_addr 40354
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40358
br_taken_mask 0
mem_addr/reconv_inst_addr 40358
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4035c
br_taken_mask 0
mem_addr/reconv_inst_addr 4035c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40360
br_taken_mask 0
mem_addr/reconv_inst_addr 40360
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40364
br_taken_mask 0
mem_addr/reconv_inst_addr 40364
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40368
br_taken_mask 0
mem_addr/reconv_inst_addr 40368
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4036c
br_taken_mask 0
mem_addr/reconv_inst_addr 4036c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40370
br_taken_mask 0
mem_addr/reconv_inst_addr 40370
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40374
br_taken_mask 0
mem_addr/reconv_inst_addr 40374
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40378
br_taken_mask 0
mem_addr/reconv_inst_addr 40378
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r82, [%r39 + 832]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4037c
br_taken_mask 0
mem_addr/reconv_inst_addr 4037c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r83, [%r41 + 52]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r84, %r82, %r83, %r81
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 82
src2 83
src3 81
src4 0
dest1 84
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 21f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40380
br_taken_mask 0
mem_addr/reconv_inst_addr 40380
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40384
br_taken_mask 0
mem_addr/reconv_inst_addr 40384
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40388
br_taken_mask 0
mem_addr/reconv_inst_addr 40388
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4038c
br_taken_mask 0
mem_addr/reconv_inst_addr 4038c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40390
br_taken_mask 0
mem_addr/reconv_inst_addr 40390
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40394
br_taken_mask 0
mem_addr/reconv_inst_addr 40394
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40398
br_taken_mask 0
mem_addr/reconv_inst_addr 40398
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4039c
br_taken_mask 0
mem_addr/reconv_inst_addr 4039c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403a0
br_taken_mask 0
mem_addr/reconv_inst_addr 403a0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403a4
br_taken_mask 0
mem_addr/reconv_inst_addr 403a4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403a8
br_taken_mask 0
mem_addr/reconv_inst_addr 403a8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403ac
br_taken_mask 0
mem_addr/reconv_inst_addr 403ac
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403b0
br_taken_mask 0
mem_addr/reconv_inst_addr 403b0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403b4
br_taken_mask 0
mem_addr/reconv_inst_addr 403b4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403b8
br_taken_mask 0
mem_addr/reconv_inst_addr 403b8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403bc
br_taken_mask 0
mem_addr/reconv_inst_addr 403bc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40380
br_taken_mask 0
mem_addr/reconv_inst_addr 40380
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40384
br_taken_mask 0
mem_addr/reconv_inst_addr 40384
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40388
br_taken_mask 0
mem_addr/reconv_inst_addr 40388
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4038c
br_taken_mask 0
mem_addr/reconv_inst_addr 4038c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40390
br_taken_mask 0
mem_addr/reconv_inst_addr 40390
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40394
br_taken_mask 0
mem_addr/reconv_inst_addr 40394
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40398
br_taken_mask 0
mem_addr/reconv_inst_addr 40398
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4039c
br_taken_mask 0
mem_addr/reconv_inst_addr 4039c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403a0
br_taken_mask 0
mem_addr/reconv_inst_addr 403a0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403a4
br_taken_mask 0
mem_addr/reconv_inst_addr 403a4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403a8
br_taken_mask 0
mem_addr/reconv_inst_addr 403a8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403ac
br_taken_mask 0
mem_addr/reconv_inst_addr 403ac
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403b0
br_taken_mask 0
mem_addr/reconv_inst_addr 403b0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403b4
br_taken_mask 0
mem_addr/reconv_inst_addr 403b4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403b8
br_taken_mask 0
mem_addr/reconv_inst_addr 403b8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r85, [%r39 + 896]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403bc
br_taken_mask 0
mem_addr/reconv_inst_addr 403bc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r86, [%r41 + 56]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r87, %r85, %r86, %r84
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 85
src2 86
src3 84
src4 0
dest1 87
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2210
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403c0
br_taken_mask 0
mem_addr/reconv_inst_addr 403c0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403c4
br_taken_mask 0
mem_addr/reconv_inst_addr 403c4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403c8
br_taken_mask 0
mem_addr/reconv_inst_addr 403c8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403cc
br_taken_mask 0
mem_addr/reconv_inst_addr 403cc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403d0
br_taken_mask 0
mem_addr/reconv_inst_addr 403d0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403d4
br_taken_mask 0
mem_addr/reconv_inst_addr 403d4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403d8
br_taken_mask 0
mem_addr/reconv_inst_addr 403d8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403dc
br_taken_mask 0
mem_addr/reconv_inst_addr 403dc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403e0
br_taken_mask 0
mem_addr/reconv_inst_addr 403e0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403e4
br_taken_mask 0
mem_addr/reconv_inst_addr 403e4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403e8
br_taken_mask 0
mem_addr/reconv_inst_addr 403e8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403ec
br_taken_mask 0
mem_addr/reconv_inst_addr 403ec
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403f0
br_taken_mask 0
mem_addr/reconv_inst_addr 403f0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403f4
br_taken_mask 0
mem_addr/reconv_inst_addr 403f4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403f8
br_taken_mask 0
mem_addr/reconv_inst_addr 403f8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403fc
br_taken_mask 0
mem_addr/reconv_inst_addr 403fc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403c0
br_taken_mask 0
mem_addr/reconv_inst_addr 403c0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403c4
br_taken_mask 0
mem_addr/reconv_inst_addr 403c4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403c8
br_taken_mask 0
mem_addr/reconv_inst_addr 403c8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403cc
br_taken_mask 0
mem_addr/reconv_inst_addr 403cc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403d0
br_taken_mask 0
mem_addr/reconv_inst_addr 403d0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403d4
br_taken_mask 0
mem_addr/reconv_inst_addr 403d4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403d8
br_taken_mask 0
mem_addr/reconv_inst_addr 403d8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403dc
br_taken_mask 0
mem_addr/reconv_inst_addr 403dc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403e0
br_taken_mask 0
mem_addr/reconv_inst_addr 403e0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403e4
br_taken_mask 0
mem_addr/reconv_inst_addr 403e4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403e8
br_taken_mask 0
mem_addr/reconv_inst_addr 403e8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403ec
br_taken_mask 0
mem_addr/reconv_inst_addr 403ec
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403f0
br_taken_mask 0
mem_addr/reconv_inst_addr 403f0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403f4
br_taken_mask 0
mem_addr/reconv_inst_addr 403f4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403f8
br_taken_mask 0
mem_addr/reconv_inst_addr 403f8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r88, [%r39 + 960]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 88
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2218
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 403fc
br_taken_mask 0
mem_addr/reconv_inst_addr 403fc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r89, [%r41 + 60]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 41
src2 0
src3 0
src4 0
dest1 89
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

fma.rn.f32 %r90, %r88, %r89, %r87
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 88
src2 89
src3 87
src4 0
dest1 90
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2228
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r91, %r9, %r30
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 9
src2 30
src3 0
src4 0
dest1 91
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2230
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r92, %r91, %r4
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 91
src2 4
src3 0
src4 0
dest1 92
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2238
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u32 %r93, %r92, 16
opcode add a  b %r22 c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 1
num_dest_regs 1
src1 92
src2 0
src3 0
src4 0
dest1 93
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.u64.u32 %r94, %r93
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 93
src2 0
src3 0
src4 0
dest1 94
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2248
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.u32 %r95, %r93, 4
opcode mul a  b %r23 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 93
src2 0
src3 0
src4 0
dest1 95
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r96, %r14, %r95
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 14
src2 95
src3 0
src4 0
dest1 96
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2258
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da80
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da80
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da84
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da84
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da88
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da88
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da8c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da8c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da90
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da90
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da94
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da94
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da98
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da98
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da9c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da9c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4daa0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4daa0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4daa4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4daa4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4daa8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4daa8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4daac
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4daac
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4dab0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4dab0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4dab4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4dab4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4dab8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4dab8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4dabc
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4dabc
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea80
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea80
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea84
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea84
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea88
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea88
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea8c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea8c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea90
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea90
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea94
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea94
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea98
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea98
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea9c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea9c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eaa0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eaa0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eaa4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eaa4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eaa8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eaa8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eaac
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eaac
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eab0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eab0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eab4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eab4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eab8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eab8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r97, [%r96]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 96
src2 0
src3 0
src4 0
dest1 97
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eabc
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eabc
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

sub.f32 %r98, %r97, %r90
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 97
src2 90
src3 0
src4 0
dest1 98
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2268
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da80
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da80
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da84
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da84
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da88
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da88
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da8c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da8c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da90
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da90
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da94
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da94
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da98
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da98
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4da9c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4da9c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4daa0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4daa0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4daa4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4daa4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4daa8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4daa8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4daac
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4daac
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4dab0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4dab0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4dab4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4dab4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4dab8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4dab8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4dabc
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4dabc
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea80
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea80
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea84
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea84
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea88
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea88
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea8c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea8c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea90
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea90
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea94
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea94
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea98
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea98
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4ea9c
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4ea9c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eaa0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eaa0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eaa4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eaa4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eaa8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eaa8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eaac
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eaac
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eab0
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eab0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eab4
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eab4
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eab8
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eab8
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r96], %r98
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 98
src2 96
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 7f994fb4eabc
br_taken_mask 0
mem_addr/reconv_inst_addr 7f994fb4eabc
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

exit
opcode exit a  b  c  d 
*** begin of the data strcture *** 
opcode 40
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 8
is_load 0
inst_size 4
inst_addr 2278
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

