<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.30</td>
<td class="s9 cl rt"><a href="mod1008.html#Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1008.html#Toggle" > 79.17</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008.html#Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69502"  onclick="showContent('inst_tag_69502')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_squelch</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69502_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69502_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69502_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1008_0.html#inst_tag_69502_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69503"  onclick="showContent('inst_tag_69503')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_lat_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69503_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69503_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69503_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1008_0.html#inst_tag_69503_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69544"  onclick="showContent('inst_tag_69544')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69544_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69544_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69544_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1008_1.html#inst_tag_69544_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69553"  onclick="showContent('inst_tag_69553')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_rst_first_valid_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69553_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69553_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69553_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1008_1.html#inst_tag_69553_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69554"  onclick="showContent('inst_tag_69554')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_ted_squelch_ana_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69554_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69554_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69554_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1008_1.html#inst_tag_69554_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69555"  onclick="showContent('inst_tag_69555')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_read_start_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69555_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69555_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69555_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1008_1.html#inst_tag_69555_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69557"  onclick="showContent('inst_tag_69557')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_wr_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69557_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69557_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69557_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1008_1.html#inst_tag_69557_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69538"  onclick="showContent('inst_tag_69538')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.c_bist_mode_en_ref</a></td>
<td class="s2 cl rt"> 24.93</td>
<td class="s4 cl rt"><a href="mod1008_1.html#inst_tag_69538_Line" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69538_Cond" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod1008_1.html#inst_tag_69538_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1008_1.html#inst_tag_69538_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69497"  onclick="showContent('inst_tag_69497')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_ana_comp_out</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69497_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69497_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69497_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69497_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69498"  onclick="showContent('inst_tag_69498')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_clock_force</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69498_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69498_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69498_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69498_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69499"  onclick="showContent('inst_tag_69499')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_calib_spc_threshold</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69499_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69499_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69499_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69499_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69500"  onclick="showContent('inst_tag_69500')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_multiple_calib</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69500_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69500_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69500_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69500_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69501"  onclick="showContent('inst_tag_69501')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_manual_calib</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69501_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69501_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69501_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69501_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69505"  onclick="showContent('inst_tag_69505')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69505_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69505_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69505_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69505_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69506"  onclick="showContent('inst_tag_69506')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_udc_bist_mux.c_bist_speed_sel</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69506_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69506_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69506_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69506_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69508"  onclick="showContent('inst_tag_69508')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdp_src_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69508_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69508_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69508_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69508_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69509"  onclick="showContent('inst_tag_69509')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdm_src_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69509_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69509_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69509_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69509_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69510"  onclick="showContent('inst_tag_69510')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dp_vdat_ref_comp_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69510_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69510_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69510_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69510_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69511"  onclick="showContent('inst_tag_69511')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dm_vdat_ref_comp_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69511_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69511_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69511_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69511_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69512"  onclick="showContent('inst_tag_69512')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_hstx_en_delayed_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69512_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69512_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69512_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69512_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69513"  onclick="showContent('inst_tag_69513')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_bc_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69513_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69513_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69513_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69513_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69514"  onclick="showContent('inst_tag_69514')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_comp_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69514_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69514_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69514_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69514_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69515"  onclick="showContent('inst_tag_69515')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_nonfloat_comp_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69515_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69515_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69515_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69515_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69516"  onclick="showContent('inst_tag_69516')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_a_comp_sts_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69516_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69516_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69516_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69516_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69517"  onclick="showContent('inst_tag_69517')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_b_c_comp_sts_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69517_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69517_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69517_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69517_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69518"  onclick="showContent('inst_tag_69518')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_bc_delay_0_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69518_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69518_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69518_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69518_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69519"  onclick="showContent('inst_tag_69519')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_otg_adp_bc_reset_cntrl_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69519_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69519_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69519_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69519_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69520"  onclick="showContent('inst_tag_69520')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_eop_all_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69520_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69520_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69520_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69520_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69521"  onclick="showContent('inst_tag_69521')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_timeout_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69521_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69521_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69521_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69521_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69522"  onclick="showContent('inst_tag_69522')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_hs_sync_conf_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69522_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69522_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69522_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69522_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69523"  onclick="showContent('inst_tag_69523')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_eop_se0_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69523_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69523_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69523_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69523_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69524"  onclick="showContent('inst_tag_69524')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_ls_eop_se0_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69524_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69524_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69524_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69524_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69525"  onclick="showContent('inst_tag_69525')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_preamble_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69525_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69525_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69525_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69525_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69526"  onclick="showContent('inst_tag_69526')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_hs_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69526_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69526_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69526_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69526_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69527"  onclick="showContent('inst_tag_69527')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_lsfs_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69527_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69527_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69527_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69527_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69528"  onclick="showContent('inst_tag_69528')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_hs_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69528_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69528_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69528_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69528_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69529"  onclick="showContent('inst_tag_69529')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_lsfs_dll_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69529_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69529_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_0.html#inst_tag_69529_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69529_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69530"  onclick="showContent('inst_tag_69530')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_sync_det_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69530_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69530_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69530_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69530_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69531"  onclick="showContent('inst_tag_69531')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_eop_det_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69531_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69531_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69531_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69531_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69532"  onclick="showContent('inst_tag_69532')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_nrzi_dec_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69532_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69532_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69532_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69532_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69533"  onclick="showContent('inst_tag_69533')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bitunstuff_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69533_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69533_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69533_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69533_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69534"  onclick="showContent('inst_tag_69534')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_shift_reg_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69534_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69534_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69534_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69534_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69535"  onclick="showContent('inst_tag_69535')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_cntrl_soft_reset_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69535_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69535_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69535_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69535_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69536"  onclick="showContent('inst_tag_69536')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_fs_cnt_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69536_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69536_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69536_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69536_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69537"  onclick="showContent('inst_tag_69537')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_ls_cnt_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69537_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69537_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69537_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69537_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69539"  onclick="showContent('inst_tag_69539')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_on_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69539_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69539_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69539_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69539_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69540"  onclick="showContent('inst_tag_69540')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_mode_sel_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69540_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69540_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69540_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69540_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69541"  onclick="showContent('inst_tag_69541')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.databus_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69541_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69541_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69541_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69541_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69545"  onclick="showContent('inst_tag_69545')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_tm_clk_gate_mask_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69545_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69545_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69545_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69545_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69546"  onclick="showContent('inst_tag_69546')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_clk_off_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69546_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69546_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_1.html#inst_tag_69546_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69546_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69566"  onclick="showContent('inst_tag_69566')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69566_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69566_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69566_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69566_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69567"  onclick="showContent('inst_tag_69567')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69567_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69567_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69567_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69567_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69568"  onclick="showContent('inst_tag_69568')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69568_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69568_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69568_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69568_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69569"  onclick="showContent('inst_tag_69569')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69569_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69569_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69569_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69569_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69570"  onclick="showContent('inst_tag_69570')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69570_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69570_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69570_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69570_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69571"  onclick="showContent('inst_tag_69571')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69571_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69571_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69571_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69571_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69572"  onclick="showContent('inst_tag_69572')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69572_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69572_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69572_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69572_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69573"  onclick="showContent('inst_tag_69573')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69573_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69573_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69573_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69573_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69574"  onclick="showContent('inst_tag_69574')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69574_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69574_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69574_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69574_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69575"  onclick="showContent('inst_tag_69575')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69575_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69575_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69575_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69575_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69576"  onclick="showContent('inst_tag_69576')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69576_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69576_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69576_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69576_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69577"  onclick="showContent('inst_tag_69577')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69577_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69577_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69577_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69577_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69580"  onclick="showContent('inst_tag_69580')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69580_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69580_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69580_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69580_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69587"  onclick="showContent('inst_tag_69587')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69587_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69587_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69587_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69587_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69594"  onclick="showContent('inst_tag_69594')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69594_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69594_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69594_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69594_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69595"  onclick="showContent('inst_tag_69595')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69595_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69595_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69595_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69595_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69596"  onclick="showContent('inst_tag_69596')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69596_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69596_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69596_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69596_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69597"  onclick="showContent('inst_tag_69597')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69597_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69597_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69597_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69597_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69598"  onclick="showContent('inst_tag_69598')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hscalib_code_gen.c_test_calib_en</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69598_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69598_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_3.html#inst_tag_69598_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69598_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69599"  onclick="showContent('inst_tag_69599')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fscalib_code_gen.c_test_calib_en</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69599_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69599_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_3.html#inst_tag_69599_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69599_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69600"  onclick="showContent('inst_tag_69600')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_bccalib_code_gen.c_test_calib_en</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69600_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69600_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_3.html#inst_tag_69600_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69600_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69611"  onclick="showContent('inst_tag_69611')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_comp_override_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69611_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69611_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_3.html#inst_tag_69611_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69611_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69612"  onclick="showContent('inst_tag_69612')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_res_calib_code_sync</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69612_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69612_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod1008_3.html#inst_tag_69612_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69612_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69507"  onclick="showContent('inst_tag_69507')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_sync_async_req</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_0.html#inst_tag_69507_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_0.html#inst_tag_69507_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69507_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_0.html#inst_tag_69507_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69550"  onclick="showContent('inst_tag_69550')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_chirp_mode_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69550_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69550_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69550_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69550_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69551"  onclick="showContent('inst_tag_69551')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_tx_top.c_udc_tx_hs.c_hsded_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69551_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69551_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69551_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69551_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69552"  onclick="showContent('inst_tag_69552')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69552_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69552_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69552_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69552_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69556"  onclick="showContent('inst_tag_69556')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_first_valid_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69556_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69556_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69556_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69556_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69558"  onclick="showContent('inst_tag_69558')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_rd_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69558_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69558_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69558_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69558_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69559"  onclick="showContent('inst_tag_69559')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_lsfsrx_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69559_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69559_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69559_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69559_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69560"  onclick="showContent('inst_tag_69560')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdp_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69560_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69560_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69560_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69560_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69561"  onclick="showContent('inst_tag_69561')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdm_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69561_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69561_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69561_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69561_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69562"  onclick="showContent('inst_tag_69562')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_squelch_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69562_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69562_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69562_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69562_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69563"  onclick="showContent('inst_tag_69563')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_hsrcv_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_1.html#inst_tag_69563_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_1.html#inst_tag_69563_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69563_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69563_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69564"  onclick="showContent('inst_tag_69564')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69564_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69564_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69564_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69564_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69565"  onclick="showContent('inst_tag_69565')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69565_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69565_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69565_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69565_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69579"  onclick="showContent('inst_tag_69579')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69579_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69579_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69579_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69579_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69582"  onclick="showContent('inst_tag_69582')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69582_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69582_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69582_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69582_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69583"  onclick="showContent('inst_tag_69583')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69583_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69583_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69583_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69583_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69584"  onclick="showContent('inst_tag_69584')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69584_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69584_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69584_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69584_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69585"  onclick="showContent('inst_tag_69585')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69585_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69585_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69585_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69585_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69586"  onclick="showContent('inst_tag_69586')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69586_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69586_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69586_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69586_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69589"  onclick="showContent('inst_tag_69589')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69589_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69589_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69589_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69589_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69590"  onclick="showContent('inst_tag_69590')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69590_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69590_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69590_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69590_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69591"  onclick="showContent('inst_tag_69591')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69591_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69591_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69591_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69591_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69592"  onclick="showContent('inst_tag_69592')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69592_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69592_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69592_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69592_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69593"  onclick="showContent('inst_tag_69593')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69593_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_2.html#inst_tag_69593_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69593_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_2.html#inst_tag_69593_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69605"  onclick="showContent('inst_tag_69605')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_squelch_cnt_threshold_en</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69605_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69605_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69605_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69605_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69606"  onclick="showContent('inst_tag_69606')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_lsfsdrv_en_mux_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69606_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69606_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69606_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69606_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69607"  onclick="showContent('inst_tag_69607')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fslsserial_sezero_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69607_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69607_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69607_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69607_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69610"  onclick="showContent('inst_tag_69610')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.c_coarse_start_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69610_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69610_Cond" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69610_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69610_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69601"  onclick="showContent('inst_tag_69601')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_fscalib_sync</a></td>
<td class="s5 cl rt"> 52.27</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69601_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69601_Cond" >  0.00</a></td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69601_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69601_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69602"  onclick="showContent('inst_tag_69602')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_hscalib_sync</a></td>
<td class="s5 cl rt"> 52.27</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69602_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69602_Cond" >  0.00</a></td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69602_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69602_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69603"  onclick="showContent('inst_tag_69603')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_n_tune_hscalib_sync</a></td>
<td class="s5 cl rt"> 52.27</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69603_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69603_Cond" >  0.00</a></td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69603_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69603_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69604"  onclick="showContent('inst_tag_69604')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_suspendm_sync</a></td>
<td class="s5 cl rt"> 52.27</td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69604_Line" > 76.92</a></td>
<td class="s0 cl rt"><a href="mod1008_3.html#inst_tag_69604_Cond" >  0.00</a></td>
<td class="s7 cl rt"><a href="mod1008_3.html#inst_tag_69604_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69604_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69588"  onclick="showContent('inst_tag_69588')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></td>
<td class="s7 cl rt"> 78.88</td>
<td class="s9 cl rt"><a href="mod1008_2.html#inst_tag_69588_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_2.html#inst_tag_69588_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1008_2.html#inst_tag_69588_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_2.html#inst_tag_69588_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69549"  onclick="showContent('inst_tag_69549')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_suspendm_sleepm_sync</a></td>
<td class="s8 cl rt"> 82.01</td>
<td class="s9 cl rt"><a href="mod1008_1.html#inst_tag_69549_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_1.html#inst_tag_69549_Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1008_1.html#inst_tag_69549_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_1.html#inst_tag_69549_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69613"  onclick="showContent('inst_tag_69613')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_linestate_checker.c_interrupt_active_sync</a></td>
<td class="s8 cl rt"> 82.01</td>
<td class="s9 cl rt"><a href="mod1008_3.html#inst_tag_69613_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_3.html#inst_tag_69613_Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1008_3.html#inst_tag_69613_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_3.html#inst_tag_69613_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69496"  onclick="showContent('inst_tag_69496')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_pll_coarse_code_done_sync</a></td>
<td class="s8 cl rt"> 85.13</td>
<td class="s9 cl rt"><a href="mod1008_0.html#inst_tag_69496_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_0.html#inst_tag_69496_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1008_0.html#inst_tag_69496_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_0.html#inst_tag_69496_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69542"  onclick="showContent('inst_tag_69542')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_pll_pfd_pd_sync</a></td>
<td class="s8 cl rt"> 85.13</td>
<td class="s9 cl rt"><a href="mod1008_1.html#inst_tag_69542_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_1.html#inst_tag_69542_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1008_1.html#inst_tag_69542_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_1.html#inst_tag_69542_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69547"  onclick="showContent('inst_tag_69547')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clock_gate_ack_sync</a></td>
<td class="s8 cl rt"> 85.13</td>
<td class="s9 cl rt"><a href="mod1008_1.html#inst_tag_69547_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_1.html#inst_tag_69547_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1008_1.html#inst_tag_69547_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_1.html#inst_tag_69547_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69548"  onclick="showContent('inst_tag_69548')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_reset_active_sync</a></td>
<td class="s8 cl rt"> 85.13</td>
<td class="s9 cl rt"><a href="mod1008_1.html#inst_tag_69548_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_1.html#inst_tag_69548_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1008_1.html#inst_tag_69548_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_1.html#inst_tag_69548_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69581"  onclick="showContent('inst_tag_69581')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></td>
<td class="s8 cl rt"> 85.13</td>
<td class="s9 cl rt"><a href="mod1008_2.html#inst_tag_69581_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_2.html#inst_tag_69581_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1008_2.html#inst_tag_69581_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_2.html#inst_tag_69581_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69608"  onclick="showContent('inst_tag_69608')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_calib_done_sync</a></td>
<td class="s8 cl rt"> 85.13</td>
<td class="s9 cl rt"><a href="mod1008_3.html#inst_tag_69608_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_3.html#inst_tag_69608_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1008_3.html#inst_tag_69608_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_3.html#inst_tag_69608_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_3.html#inst_tag_69609"  onclick="showContent('inst_tag_69609')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hsrx_sampler_calib_done_sync</a></td>
<td class="s8 cl rt"> 85.13</td>
<td class="s9 cl rt"><a href="mod1008_3.html#inst_tag_69609_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_3.html#inst_tag_69609_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1008_3.html#inst_tag_69609_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_3.html#inst_tag_69609_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_2.html#inst_tag_69578"  onclick="showContent('inst_tag_69578')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></td>
<td class="s8 cl rt"> 88.26</td>
<td class="s9 cl rt"><a href="mod1008_2.html#inst_tag_69578_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_2.html#inst_tag_69578_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1008_2.html#inst_tag_69578_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_2.html#inst_tag_69578_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_0.html#inst_tag_69504"  onclick="showContent('inst_tag_69504')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_squelch_filter.c_ted_en_sync</a></td>
<td class="s9 cl rt"> 91.38</td>
<td class="s9 cl rt"><a href="mod1008_0.html#inst_tag_69504_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_0.html#inst_tag_69504_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1008_0.html#inst_tag_69504_Toggle" > 87.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_0.html#inst_tag_69504_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1008_1.html#inst_tag_69543"  onclick="showContent('inst_tag_69543')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s9 cl rt"> 91.38</td>
<td class="s9 cl rt"><a href="mod1008_1.html#inst_tag_69543_Line" > 92.31</a></td>
<td class="s10 cl rt"><a href="mod1008_1.html#inst_tag_69543_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1008_1.html#inst_tag_69543_Toggle" > 87.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1008_1.html#inst_tag_69543_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a name="564190830"></a>
<a href="mod1008.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>13</td><td>12</td><td>92.31</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        1/1                            meta_prev_value &lt;= d_in;
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        1/1                               meta_sync_flop &lt;= d_in;
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        1/1                            data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];
252        1/1                               if (d_in === meta_prev_value)
253        1/1                                  data_sync_flop[0] &lt;= d_in;
254        1/1                               else if (data_sync_flop[0] !== meta_sync_flop)
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        1/1                                  data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="564190830"></a>
<a href="mod1008.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="386076834"></a>
<a href="mod1008.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.38</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69542_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69543_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="608616864"></a>
<a href="mod1008.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69562_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_hsrcv_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1138944983"></a>
<a href="mod1008.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE,NUM_FLOPS=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.13</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69495_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_pll_coarse_code_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69496_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_ana_comp_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69497_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_clock_force</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69498_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_calib_spc_threshold</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69499_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_multiple_calib</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69500_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_manual_calib</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69501_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_squelch</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69502_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_lat_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.38</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69503_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_squelch_filter.c_ted_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69504_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69505_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_udc_bist_mux.c_bist_speed_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69506_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_sync_async_req</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69507_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdp_src_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69508_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdm_src_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69509_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dp_vdat_ref_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69510_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dm_vdat_ref_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69511_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_hstx_en_delayed_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69512_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_bc_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69513_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69514_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_nonfloat_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69515_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_a_comp_sts_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69516_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_b_c_comp_sts_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69517_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_bc_delay_0_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69518_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_otg_adp_bc_reset_cntrl_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69519_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_eop_all_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69520_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_timeout_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69521_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_hs_sync_conf_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69522_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_eop_se0_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69523_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_ls_eop_se0_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69524_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_preamble_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69525_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_hs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69526_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_lsfs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69527_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_hs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_0.html#inst_tag_69528_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_lsfs_dll_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69529_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_sync_det_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69530_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_eop_det_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69531_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_nrzi_dec_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69532_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bitunstuff_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69533_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_shift_reg_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69534_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_cntrl_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69535_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_fs_cnt_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69536_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_ls_cnt_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s2 cl rt"> 24.93</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69537_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.c_bist_mode_en_ref</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69538_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_on_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69539_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_mode_sel_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69540_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.databus_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.13</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69541_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_pll_pfd_pd_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69544_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_tm_clk_gate_mask_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69545_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_clk_off_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.13</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69546_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clock_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.13</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69547_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_reset_active_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.01</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69548_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_suspendm_sleepm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69549_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_chirp_mode_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69550_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_tx_top.c_udc_tx_hs.c_hsded_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69551_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69552_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_rst_first_valid_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69553_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_ted_squelch_ana_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69554_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_read_start_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69555_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_first_valid_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69556_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_wr_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69557_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_rd_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69558_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_lsfsrx_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69559_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdp_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69560_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_1.html#inst_tag_69561_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_squelch_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69563_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69564_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69565_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69566_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69567_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69568_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69569_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69570_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69571_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69572_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69573_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69574_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69575_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69576_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.26</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69577_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69578_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69579_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.13</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69580_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69581_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69582_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69583_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69584_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69585_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69586_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.88</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69587_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69588_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69589_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69590_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69591_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69592_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69593_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69594_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69595_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_2.html#inst_tag_69596_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69597_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hscalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69598_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fscalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69599_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_bccalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.27</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69600_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_fscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.27</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69601_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_hscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.27</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69602_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_n_tune_hscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.27</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69603_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_suspendm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69604_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_squelch_cnt_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69605_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_lsfsdrv_en_mux_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69606_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fslsserial_sezero_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.13</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69607_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_calib_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.13</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69608_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hsrx_sampler_calib_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.02</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69609_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.c_coarse_start_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69610_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_comp_override_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69611_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_res_calib_code_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.01</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1008_3.html#inst_tag_69612_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_linestate_checker.c_interrupt_active_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="564190830"></a>
<a href="mod1008.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "green">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "green">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "green">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "green">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "green">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "green">-4-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
