Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: ssgdemo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ssgdemo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ssgdemo"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : ssgdemo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera\ipcore_dir\clkmix.vhd" into library work
Parsing entity <clkmix>.
Parsing architecture <xilinx> of entity <clkmix>.
Parsing VHDL file "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera\generador_pulso.vhd" into library work
Parsing entity <ssgdemo>.
Parsing architecture <Behaivioral> of entity <ssgdemo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ssgdemo> (architecture <Behaivioral>) from library <work>.

Elaborating entity <clkmix> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:92 - "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera\generador_pulso.vhd" Line 111: cnt should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ssgdemo>.
    Related source file is "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera\generador_pulso.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'spi_channel', unconnected in block 'ssgdemo', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'avr_rx', unconnected in block 'ssgdemo', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'spi_miso', unconnected in block 'ssgdemo', is tied to its initial value (0).
    Found 7-bit register for signal <cnt>.
    Found 7-bit register for signal <cntr0>.
    Found 7-bit register for signal <cntrv>.
    Found 29-bit register for signal <clkdiv>.
    Found 29-bit adder for signal <clkdiv[28]_GND_5_o_add_0_OUT> created at line 69.
    Found 7-bit adder for signal <cntr0[6]_GND_5_o_add_2_OUT> created at line 84.
    Found 7-bit adder for signal <cntrv[6]_GND_5_o_add_3_OUT> created at line 85.
    Found 7-bit adder for signal <cnt[6]_GND_5_o_add_10_OUT> created at line 100.
    Found 7-bit comparator lessequal for signal <pwmv> created at line 105
    Found 7-bit comparator greater for signal <pwm0> created at line 106
    Found 7-bit comparator greater for signal <pwm1> created at line 107
    Found 7-bit comparator greater for signal <pwm3> created at line 108
    WARNING:Xst:2404 -  FFs/Latches <cntr1<6:1>> (without init value) have a constant value of 0 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr1<1:1>> (without init value) have a constant value of 1 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr2<6:1>> (without init value) have a constant value of 0 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr2<1:1>> (without init value) have a constant value of 1 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr3<1:5>> (without init value) have a constant value of 0 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr3<5:5>> (without init value) have a constant value of 1 in block <ssgdemo>.
    WARNING:Xst:2404 -  FFs/Latches <cntr3<5:5>> (without init value) have a constant value of 0 in block <ssgdemo>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ssgdemo> synthesized.

Synthesizing Unit <clkmix>.
    Related source file is "\\vboxsvr\untitled_folder\carlos ITEFI\MOJO\genera\ipcore_dir\clkmix.vhd".
    Summary:
	no macro.
Unit <clkmix> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 29-bit adder                                          : 1
 7-bit adder                                           : 3
# Registers                                            : 4
 29-bit register                                       : 1
 7-bit register                                        : 3
# Comparators                                          : 4
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ssgdemo>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
The following registers are absorbed into counter <cntr0>: 1 register on signal <cntr0>.
The following registers are absorbed into counter <cntrv>: 1 register on signal <cntrv>.
Unit <ssgdemo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 29-bit up counter                                     : 1
 7-bit up counter                                      : 3
# Comparators                                          : 4
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <ssgdemo>, Counter <cntrv> <cntr0> are equivalent, XST will keep only <cntrv>.
WARNING:Xst:2677 - Node <clkdiv_25> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <clkdiv_26> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <clkdiv_27> of sequential type is unconnected in block <ssgdemo>.
WARNING:Xst:2677 - Node <clkdiv_28> of sequential type is unconnected in block <ssgdemo>.

Optimizing unit <ssgdemo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ssgdemo, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ssgdemo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 104
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 24
#      LUT2                        : 3
#      LUT3                        : 5
#      LUT4                        : 2
#      LUT5                        : 5
#      LUT6                        : 8
#      MUXCY                       : 24
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 39
#      FD                          : 32
#      FDC                         : 7
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 13
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 11
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              39  out of  11440     0%  
 Number of Slice LUTs:                   51  out of   5720     0%  
    Number used as Logic:                51  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      12  out of     51    23%  
   Number with an unused LUT:             0  out of     51     0%  
   Number of fully used LUT-FF pairs:    39  out of     51    76%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  13  out of    102    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | DCM_SP:CLKFX           | 25    |
clkdiv_4                           | NONE(cnt_0)            | 7     |
clkdiv_24                          | NONE(cntrv_0)          | 7     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.023ns (Maximum Frequency: 330.797MHz)
   Minimum input arrival time before clock: 3.632ns
   Maximum output required time after clock: 8.896ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 1.520ns (frequency: 657.956MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               2.660ns (Levels of Logic = 22)
  Source:            clkdiv_4 (FF)
  Destination:       clkdiv_24 (FF)
  Source Clock:      mclk rising 0.6X
  Destination Clock: mclk rising 0.6X

  Data Path: clkdiv_4 to clkdiv_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   0.944  clkdiv_4 (clkdiv_4)
     LUT1:I0->O            1   0.254   0.000  Mcount_clkdiv_cy<4>_rt (Mcount_clkdiv_cy<4>_rt)
     MUXCY:S->O            1   0.215   0.000  Mcount_clkdiv_cy<4> (Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<5> (Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<6> (Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<7> (Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<8> (Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<9> (Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<10> (Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<11> (Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<12> (Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<13> (Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<14> (Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<15> (Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<16> (Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<17> (Mcount_clkdiv_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<18> (Mcount_clkdiv_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<19> (Mcount_clkdiv_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<20> (Mcount_clkdiv_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<21> (Mcount_clkdiv_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkdiv_cy<22> (Mcount_clkdiv_cy<22>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_clkdiv_cy<23> (Mcount_clkdiv_cy<23>)
     XORCY:CI->O           1   0.206   0.000  Mcount_clkdiv_xor<24> (Result<24>)
     FD:D                      0.074          clkdiv_24
    ----------------------------------------
    Total                      2.660ns (1.716ns logic, 0.944ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_4'
  Clock period: 2.847ns (frequency: 351.247MHz)
  Total number of paths / destination ports: 44 / 7
-------------------------------------------------------------------------
Delay:               2.847ns (Levels of Logic = 2)
  Source:            cnt_4 (FF)
  Destination:       cnt_2 (FF)
  Source Clock:      clkdiv_4 rising
  Destination Clock: clkdiv_4 rising

  Data Path: cnt_4 to cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   1.018  cnt_4 (cnt_4)
     LUT2:I0->O            2   0.250   0.726  GND_5_o_GND_5_o_equal_10_o<6>_SW0 (N7)
     LUT6:I5->O            1   0.254   0.000  Mcount_cnt_xor<2>11 (Mcount_cnt2)
     FDC:D                     0.074          cnt_2
    ----------------------------------------
    Total                      2.847ns (1.103ns logic, 1.744ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_24'
  Clock period: 3.023ns (frequency: 330.797MHz)
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Delay:               3.023ns (Levels of Logic = 2)
  Source:            cntrv_4 (FF)
  Destination:       cntrv_6 (FF)
  Source Clock:      clkdiv_24 rising
  Destination Clock: clkdiv_24 rising

  Data Path: cntrv_4 to cntrv_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.234  cntrv_4 (cntrv_4)
     LUT5:I0->O            1   0.254   0.682  Mcount_cntrv_cy<4>11 (Mcount_cntrv_cy<4>)
     LUT3:I2->O            1   0.254   0.000  Mcount_cntrv_xor<6>11 (Result<6>1)
     FD:D                      0.074          cntrv_6
    ----------------------------------------
    Total                      3.023ns (1.107ns logic, 1.916ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv_4'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.632ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clkdiv_4 rising

  Data Path: reset to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  reset_IBUF (reset_IBUF)
     INV:I->O              7   0.255   0.909  reset_inv1_INV_0 (reset_inv)
     FDC:CLR                   0.459          cnt_0
    ----------------------------------------
    Total                      3.632ns (2.042ns logic, 1.590ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            clkdiv_10 (FF)
  Destination:       led0 (PAD)
  Source Clock:      mclk rising 0.6X

  Data Path: clkdiv_10 to led0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  clkdiv_10 (clkdiv_10)
     OBUF:I->O                 2.912          led0_OBUF (led0)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_24'
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Offset:              8.739ns (Levels of Logic = 5)
  Source:            cntrv_2 (FF)
  Destination:       pwm0 (PAD)
  Source Clock:      clkdiv_24 rising

  Data Path: cntrv_2 to pwm0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   1.306  cntrv_2 (cntrv_2)
     LUT6:I1->O            1   0.254   0.682  pwmv_INV_5_o1 (pwmv_INV_5_o1)
     LUT3:I2->O            1   0.254   0.682  pwm01_SW2 (N15)
     LUT5:I4->O            2   0.254   0.954  pwm01 (pwm02)
     LUT3:I0->O            1   0.235   0.681  pwm021 (pwm0_OBUF)
     OBUF:I->O                 2.912          pwm0_OBUF (pwm0)
    ----------------------------------------
    Total                      8.739ns (4.434ns logic, 4.305ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_4'
  Total number of paths / destination ports: 33 / 4
-------------------------------------------------------------------------
Offset:              8.896ns (Levels of Logic = 5)
  Source:            cnt_2 (FF)
  Destination:       pwm0 (PAD)
  Source Clock:      clkdiv_4 rising

  Data Path: cnt_2 to pwm0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.463  cnt_2 (cnt_2)
     LUT6:I0->O            1   0.254   0.682  pwmv_INV_5_o1 (pwmv_INV_5_o1)
     LUT3:I2->O            1   0.254   0.682  pwm01_SW2 (N15)
     LUT5:I4->O            2   0.254   0.954  pwm01 (pwm02)
     LUT3:I0->O            1   0.235   0.681  pwm021 (pwm0_OBUF)
     OBUF:I->O                 2.912          pwm0_OBUF (pwm0)
    ----------------------------------------
    Total                      8.896ns (4.434ns logic, 4.462ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkdiv_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_24      |    3.023|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_4       |    2.847|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    2.660|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.41 secs
 
--> 

Total memory usage is 275304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    2 (   0 filtered)

