#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 19 14:18:14 2023
# Process ID: 39564
# Current directory: C:/Git/redPitayaFpga
# Command line: vivado.exe -source red_pitaya_vivado_project_Z10.tcl -tclargs v0.94 
# Log file: C:/Git/redPitayaFpga/vivado.log
# Journal file: C:/Git/redPitayaFpga\vivado.jou
#-----------------------------------------------------------
start_gui
source red_pitaya_vivado_project_Z10.tcl
# set prj_name [lindex $argv 0]
# set prj_defs [lindex $argv 1]
# puts "Project name: $prj_name"
Project name: v0.94
# puts "Defines: $prj_defs"
Defines: 
# cd prj/$prj_name
# set path_brd ../../brd
# set path_rtl rtl
# set path_ip  ip
# set path_bd  project/redpitaya.srcs/sources_1/bd/system/hdl
# set path_sdc ../../sdc
# set path_sdc_prj sdc
# set_param board.repoPaths [list $path_brd]
# set_param iconstr.diffPairPulltype {opposite}
# set part xc7z010clg400-1
# create_project -part $part -force redpitaya ./project
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.797 ; gain = 0.000
# set_property verilog_define $prj_defs [current_fileset]
# source                            $path_ip/systemZ10.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2020.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z010clg400-1
## }
## variable design_name
## set design_name system
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <system> in project, so creating one...
Wrote  : <C:\Git\redPitayaFpga\prj\v0.94\project\redpitaya.srcs\sources_1\bd\system\system.bd> 
INFO: [BD::TCL 103-2004] Making design <system> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "system".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:processing_system7:5.5\
## xilinx.com:ip:xadc_wiz:3.3\
## xilinx.com:ip:xlconstant:1.1\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:xadc_wiz:3.3 xilinx.com:ip:xlconstant:1.1  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
##   set GPIO [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO ]
##   set M_AXI_GP0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_GP0 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {125000000} \
##    CONFIG.PROTOCOL {AXI3} \
##    ] $M_AXI_GP0
## 
##   set SPI0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 SPI0 ]
##   set S_AXI_HP0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP0 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.ARUSER_WIDTH {0} \
##    CONFIG.AWUSER_WIDTH {0} \
##    CONFIG.BUSER_WIDTH {0} \
##    CONFIG.DATA_WIDTH {64} \
##    CONFIG.FREQ_HZ {125000000} \
##    CONFIG.HAS_BRESP {1} \
##    CONFIG.HAS_BURST {1} \
##    CONFIG.HAS_CACHE {1} \
##    CONFIG.HAS_LOCK {1} \
##    CONFIG.HAS_PROT {1} \
##    CONFIG.HAS_QOS {1} \
##    CONFIG.HAS_REGION {1} \
##    CONFIG.HAS_RRESP {1} \
##    CONFIG.HAS_WSTRB {1} \
##    CONFIG.ID_WIDTH {4} \
##    CONFIG.MAX_BURST_LENGTH {16} \
##    CONFIG.NUM_READ_OUTSTANDING {1} \
##    CONFIG.NUM_READ_THREADS {1} \
##    CONFIG.NUM_WRITE_OUTSTANDING {1} \
##    CONFIG.NUM_WRITE_THREADS {1} \
##    CONFIG.PHASE {0.000} \
##    CONFIG.PROTOCOL {AXI3} \
##    CONFIG.READ_WRITE_MODE {READ_WRITE} \
##    CONFIG.RUSER_BITS_PER_BYTE {0} \
##    CONFIG.RUSER_WIDTH {0} \
##    CONFIG.SUPPORTS_NARROW_BURST {1} \
##    CONFIG.WUSER_BITS_PER_BYTE {0} \
##    CONFIG.WUSER_WIDTH {0} \
##    ] $S_AXI_HP0
## 
##   set S_AXI_HP1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP1 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.ARUSER_WIDTH {0} \
##    CONFIG.AWUSER_WIDTH {0} \
##    CONFIG.BUSER_WIDTH {0} \
##    CONFIG.DATA_WIDTH {64} \
##    CONFIG.FREQ_HZ {125000000} \
##    CONFIG.HAS_BRESP {1} \
##    CONFIG.HAS_BURST {1} \
##    CONFIG.HAS_CACHE {1} \
##    CONFIG.HAS_LOCK {1} \
##    CONFIG.HAS_PROT {1} \
##    CONFIG.HAS_QOS {1} \
##    CONFIG.HAS_REGION {1} \
##    CONFIG.HAS_RRESP {1} \
##    CONFIG.HAS_WSTRB {1} \
##    CONFIG.ID_WIDTH {4} \
##    CONFIG.MAX_BURST_LENGTH {16} \
##    CONFIG.NUM_READ_OUTSTANDING {1} \
##    CONFIG.NUM_READ_THREADS {1} \
##    CONFIG.NUM_WRITE_OUTSTANDING {1} \
##    CONFIG.NUM_WRITE_THREADS {1} \
##    CONFIG.PHASE {0.000} \
##    CONFIG.PROTOCOL {AXI3} \
##    CONFIG.READ_WRITE_MODE {READ_WRITE} \
##    CONFIG.RUSER_BITS_PER_BYTE {0} \
##    CONFIG.RUSER_WIDTH {0} \
##    CONFIG.SUPPORTS_NARROW_BURST {1} \
##    CONFIG.WUSER_BITS_PER_BYTE {0} \
##    CONFIG.WUSER_WIDTH {0} \
##    ] $S_AXI_HP1
## 
##   set S_AXI_HP2 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP2 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.ARUSER_WIDTH {0} \
##    CONFIG.AWUSER_WIDTH {0} \
##    CONFIG.BUSER_WIDTH {0} \
##    CONFIG.DATA_WIDTH {64} \
##    CONFIG.FREQ_HZ {125000000} \
##    CONFIG.HAS_BRESP {1} \
##    CONFIG.HAS_BURST {1} \
##    CONFIG.HAS_CACHE {1} \
##    CONFIG.HAS_LOCK {1} \
##    CONFIG.HAS_PROT {1} \
##    CONFIG.HAS_QOS {1} \
##    CONFIG.HAS_REGION {1} \
##    CONFIG.HAS_RRESP {1} \
##    CONFIG.HAS_WSTRB {1} \
##    CONFIG.ID_WIDTH {4} \
##    CONFIG.MAX_BURST_LENGTH {16} \
##    CONFIG.NUM_READ_OUTSTANDING {1} \
##    CONFIG.NUM_READ_THREADS {1} \
##    CONFIG.NUM_WRITE_OUTSTANDING {1} \
##    CONFIG.NUM_WRITE_THREADS {1} \
##    CONFIG.PHASE {0.000} \
##    CONFIG.PROTOCOL {AXI3} \
##    CONFIG.READ_WRITE_MODE {READ_WRITE} \
##    CONFIG.RUSER_BITS_PER_BYTE {0} \
##    CONFIG.RUSER_WIDTH {0} \
##    CONFIG.SUPPORTS_NARROW_BURST {1} \
##    CONFIG.WUSER_BITS_PER_BYTE {0} \
##    CONFIG.WUSER_WIDTH {0} \
##    ] $S_AXI_HP2
## 
##   set S_AXI_HP3 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP3 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.ARUSER_WIDTH {0} \
##    CONFIG.AWUSER_WIDTH {0} \
##    CONFIG.BUSER_WIDTH {0} \
##    CONFIG.DATA_WIDTH {64} \
##    CONFIG.FREQ_HZ {125000000} \
##    CONFIG.HAS_BRESP {1} \
##    CONFIG.HAS_BURST {1} \
##    CONFIG.HAS_CACHE {1} \
##    CONFIG.HAS_LOCK {1} \
##    CONFIG.HAS_PROT {1} \
##    CONFIG.HAS_QOS {1} \
##    CONFIG.HAS_REGION {1} \
##    CONFIG.HAS_RRESP {1} \
##    CONFIG.HAS_WSTRB {1} \
##    CONFIG.ID_WIDTH {4} \
##    CONFIG.MAX_BURST_LENGTH {16} \
##    CONFIG.NUM_READ_OUTSTANDING {1} \
##    CONFIG.NUM_READ_THREADS {1} \
##    CONFIG.NUM_WRITE_OUTSTANDING {1} \
##    CONFIG.NUM_WRITE_THREADS {1} \
##    CONFIG.PHASE {0.000} \
##    CONFIG.PROTOCOL {AXI3} \
##    CONFIG.READ_WRITE_MODE {READ_WRITE} \
##    CONFIG.RUSER_BITS_PER_BYTE {0} \
##    CONFIG.RUSER_WIDTH {0} \
##    CONFIG.SUPPORTS_NARROW_BURST {1} \
##    CONFIG.WUSER_BITS_PER_BYTE {0} \
##    CONFIG.WUSER_WIDTH {0} \
##    ] $S_AXI_HP3   
## 
##   set Vaux0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux0 ]
##   set Vaux1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux1 ]
##   set Vaux8 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux8 ]
##   set Vaux9 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux9 ]
##   set Vp_Vn [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn ]
## 
##   # Create ports
##   set FCLK_CLK0 [ create_bd_port -dir O -type clk FCLK_CLK0 ]
##   set FCLK_CLK1 [ create_bd_port -dir O -type clk FCLK_CLK1 ]
##   set FCLK_CLK2 [ create_bd_port -dir O -type clk FCLK_CLK2 ]
##   set FCLK_CLK3 [ create_bd_port -dir O -type clk FCLK_CLK3 ]
##   set FCLK_RESET0_N [ create_bd_port -dir O -type rst FCLK_RESET0_N ]
##   set FCLK_RESET1_N [ create_bd_port -dir O -type rst FCLK_RESET1_N ]
##   set FCLK_RESET2_N [ create_bd_port -dir O -type rst FCLK_RESET2_N ]
##   set FCLK_RESET3_N [ create_bd_port -dir O -type rst FCLK_RESET3_N ]
##   set M_AXI_GP0_ACLK [ create_bd_port -dir I -type clk -freq_hz 125000000 M_AXI_GP0_ACLK ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {M_AXI_GP0} \
##  ] $M_AXI_GP0_ACLK
##   set S_AXI_HP0_aclk [ create_bd_port -dir I -type clk -freq_hz 125000000 S_AXI_HP0_aclk ]
##   set S_AXI_HP1_aclk [ create_bd_port -dir I -type clk -freq_hz 125000000 S_AXI_HP1_aclk ]
##   set S_AXI_HP2_aclk [ create_bd_port -dir I -type clk -freq_hz 125000000 S_AXI_HP2_aclk ]
##   set S_AXI_HP3_aclk [ create_bd_port -dir I -type clk -freq_hz 125000000 S_AXI_HP3_aclk ]
## 
##   # Create instance: axi_protocol_converter_0, and set properties
##   set axi_protocol_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_0 ]
## 
##   # Create instance: proc_sys_reset, and set properties
##   set proc_sys_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset ]
##   set_property -dict [ list \
##    CONFIG.C_EXT_RST_WIDTH {1} \
##  ] $proc_sys_reset
## 
##    create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_0
## 
##   # Create instance: processing_system7, and set properties
##   set processing_system7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7 ]
##   set_property -dict [ list \
##    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
##    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
##    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
##    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {125.000000} \
##    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {250.000000} \
##    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {50.000000} \
##    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {125.000000} \
##    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
##    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
##    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_CLK0_FREQ {125000000} \
##    CONFIG.PCW_CLK1_FREQ {250000000} \
##    CONFIG.PCW_CLK2_FREQ {50000000} \
##    CONFIG.PCW_CLK3_FREQ {200000000} \
##    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
##    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
##    CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
##    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
##    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
##    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
##    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
##    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
##    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
##    CONFIG.PCW_ENET0_RESET_ENABLE {0} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
##    CONFIG.PCW_ENET_RESET_ENABLE {1} \
##    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_EN_CLK1_PORT {1} \
##    CONFIG.PCW_EN_CLK2_PORT {1} \
##    CONFIG.PCW_EN_CLK3_PORT {1} \
##    CONFIG.PCW_EN_EMIO_GPIO {1} \
##    CONFIG.PCW_EN_EMIO_SPI0 {1} \
##    CONFIG.PCW_EN_EMIO_SPI1 {0} \
##    CONFIG.PCW_EN_EMIO_TTC0 {1} \
##    CONFIG.PCW_EN_EMIO_UART0 {0} \
##    CONFIG.PCW_EN_ENET0 {1} \
##    CONFIG.PCW_EN_GPIO {1} \
##    CONFIG.PCW_EN_I2C0 {1} \
##    CONFIG.PCW_EN_QSPI {1} \
##    CONFIG.PCW_EN_RST1_PORT {1} \
##    CONFIG.PCW_EN_RST2_PORT {1} \
##    CONFIG.PCW_EN_RST3_PORT {1} \
##    CONFIG.PCW_EN_SDIO0 {1} \
##    CONFIG.PCW_EN_SPI0 {1} \
##    CONFIG.PCW_EN_SPI1 {1} \
##    CONFIG.PCW_EN_TTC0 {1} \
##    CONFIG.PCW_EN_UART0 {1} \
##    CONFIG.PCW_EN_UART1 {1} \
##    CONFIG.PCW_EN_USB0 {1} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {4} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {2} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {4} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
##    CONFIG.PCW_FCLK_CLK2_BUF {TRUE} \
##    CONFIG.PCW_FCLK_CLK3_BUF {TRUE} \
##    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} \
##    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {250} \
##    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK2_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK3_ENABLE {1} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_IO {24} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {24} \
##    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
##    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
##    CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
##    CONFIG.PCW_I2C0_I2C0_IO {MIO 50 .. 51} \
##    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
##    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
##    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_I2C_RESET_ENABLE {1} \
##    CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
##    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
##    CONFIG.PCW_IRQ_F2P_INTR {1} \
##    CONFIG.PCW_MIO_0_DIRECTION {inout} \
##    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_0_PULLUP {enabled} \
##    CONFIG.PCW_MIO_0_SLEW {slow} \
##    CONFIG.PCW_MIO_10_DIRECTION {inout} \
##    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_10_PULLUP {enabled} \
##    CONFIG.PCW_MIO_10_SLEW {slow} \
##    CONFIG.PCW_MIO_11_DIRECTION {inout} \
##    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_11_PULLUP {enabled} \
##    CONFIG.PCW_MIO_11_SLEW {slow} \
##    CONFIG.PCW_MIO_12_DIRECTION {inout} \
##    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_12_PULLUP {enabled} \
##    CONFIG.PCW_MIO_12_SLEW {slow} \
##    CONFIG.PCW_MIO_13_DIRECTION {inout} \
##    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_13_PULLUP {enabled} \
##    CONFIG.PCW_MIO_13_SLEW {slow} \
##    CONFIG.PCW_MIO_14_DIRECTION {in} \
##    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_14_PULLUP {enabled} \
##    CONFIG.PCW_MIO_14_SLEW {slow} \
##    CONFIG.PCW_MIO_15_DIRECTION {out} \
##    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_15_PULLUP {enabled} \
##    CONFIG.PCW_MIO_15_SLEW {slow} \
##    CONFIG.PCW_MIO_16_DIRECTION {out} \
##    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_16_PULLUP {disabled} \
##    CONFIG.PCW_MIO_16_SLEW {fast} \
##    CONFIG.PCW_MIO_17_DIRECTION {out} \
##    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_17_PULLUP {disabled} \
##    CONFIG.PCW_MIO_17_SLEW {fast} \
##    CONFIG.PCW_MIO_18_DIRECTION {out} \
##    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_18_PULLUP {disabled} \
##    CONFIG.PCW_MIO_18_SLEW {fast} \
##    CONFIG.PCW_MIO_19_DIRECTION {out} \
##    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_19_PULLUP {disabled} \
##    CONFIG.PCW_MIO_19_SLEW {fast} \
##    CONFIG.PCW_MIO_1_DIRECTION {out} \
##    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_1_PULLUP {enabled} \
##    CONFIG.PCW_MIO_1_SLEW {slow} \
##    CONFIG.PCW_MIO_20_DIRECTION {out} \
##    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_20_PULLUP {disabled} \
##    CONFIG.PCW_MIO_20_SLEW {fast} \
##    CONFIG.PCW_MIO_21_DIRECTION {out} \
##    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_21_PULLUP {disabled} \
##    CONFIG.PCW_MIO_21_SLEW {fast} \
##    CONFIG.PCW_MIO_22_DIRECTION {in} \
##    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_22_PULLUP {disabled} \
##    CONFIG.PCW_MIO_22_SLEW {fast} \
##    CONFIG.PCW_MIO_23_DIRECTION {in} \
##    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_23_PULLUP {disabled} \
##    CONFIG.PCW_MIO_23_SLEW {fast} \
##    CONFIG.PCW_MIO_24_DIRECTION {in} \
##    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_24_PULLUP {disabled} \
##    CONFIG.PCW_MIO_24_SLEW {fast} \
##    CONFIG.PCW_MIO_25_DIRECTION {in} \
##    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_25_PULLUP {disabled} \
##    CONFIG.PCW_MIO_25_SLEW {fast} \
##    CONFIG.PCW_MIO_26_DIRECTION {in} \
##    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_26_PULLUP {disabled} \
##    CONFIG.PCW_MIO_26_SLEW {fast} \
##    CONFIG.PCW_MIO_27_DIRECTION {in} \
##    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_27_PULLUP {disabled} \
##    CONFIG.PCW_MIO_27_SLEW {fast} \
##    CONFIG.PCW_MIO_28_DIRECTION {inout} \
##    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_28_PULLUP {disabled} \
##    CONFIG.PCW_MIO_28_SLEW {fast} \
##    CONFIG.PCW_MIO_29_DIRECTION {in} \
##    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_29_PULLUP {disabled} \
##    CONFIG.PCW_MIO_29_SLEW {fast} \
##    CONFIG.PCW_MIO_2_DIRECTION {inout} \
##    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_2_PULLUP {disabled} \
##    CONFIG.PCW_MIO_2_SLEW {slow} \
##    CONFIG.PCW_MIO_30_DIRECTION {out} \
##    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_30_PULLUP {disabled} \
##    CONFIG.PCW_MIO_30_SLEW {fast} \
##    CONFIG.PCW_MIO_31_DIRECTION {in} \
##    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_31_PULLUP {disabled} \
##    CONFIG.PCW_MIO_31_SLEW {fast} \
##    CONFIG.PCW_MIO_32_DIRECTION {inout} \
##    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_32_PULLUP {disabled} \
##    CONFIG.PCW_MIO_32_SLEW {fast} \
##    CONFIG.PCW_MIO_33_DIRECTION {inout} \
##    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_33_PULLUP {disabled} \
##    CONFIG.PCW_MIO_33_SLEW {fast} \
##    CONFIG.PCW_MIO_34_DIRECTION {inout} \
##    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_34_PULLUP {disabled} \
##    CONFIG.PCW_MIO_34_SLEW {fast} \
##    CONFIG.PCW_MIO_35_DIRECTION {inout} \
##    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_35_PULLUP {disabled} \
##    CONFIG.PCW_MIO_35_SLEW {fast} \
##    CONFIG.PCW_MIO_36_DIRECTION {in} \
##    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_36_PULLUP {disabled} \
##    CONFIG.PCW_MIO_36_SLEW {fast} \
##    CONFIG.PCW_MIO_37_DIRECTION {inout} \
##    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_37_PULLUP {disabled} \
##    CONFIG.PCW_MIO_37_SLEW {fast} \
##    CONFIG.PCW_MIO_38_DIRECTION {inout} \
##    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_38_PULLUP {disabled} \
##    CONFIG.PCW_MIO_38_SLEW {fast} \
##    CONFIG.PCW_MIO_39_DIRECTION {inout} \
##    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_39_PULLUP {disabled} \
##    CONFIG.PCW_MIO_39_SLEW {fast} \
##    CONFIG.PCW_MIO_3_DIRECTION {inout} \
##    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_3_PULLUP {disabled} \
##    CONFIG.PCW_MIO_3_SLEW {slow} \
##    CONFIG.PCW_MIO_40_DIRECTION {inout} \
##    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_40_PULLUP {enabled} \
##    CONFIG.PCW_MIO_40_SLEW {slow} \
##    CONFIG.PCW_MIO_41_DIRECTION {inout} \
##    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_41_PULLUP {enabled} \
##    CONFIG.PCW_MIO_41_SLEW {slow} \
##    CONFIG.PCW_MIO_42_DIRECTION {inout} \
##    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_42_PULLUP {enabled} \
##    CONFIG.PCW_MIO_42_SLEW {slow} \
##    CONFIG.PCW_MIO_43_DIRECTION {inout} \
##    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_43_PULLUP {enabled} \
##    CONFIG.PCW_MIO_43_SLEW {slow} \
##    CONFIG.PCW_MIO_44_DIRECTION {inout} \
##    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_44_PULLUP {enabled} \
##    CONFIG.PCW_MIO_44_SLEW {slow} \
##    CONFIG.PCW_MIO_45_DIRECTION {inout} \
##    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_45_PULLUP {enabled} \
##    CONFIG.PCW_MIO_45_SLEW {slow} \
##    CONFIG.PCW_MIO_46_DIRECTION {in} \
##    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_46_PULLUP {enabled} \
##    CONFIG.PCW_MIO_46_SLEW {slow} \
##    CONFIG.PCW_MIO_47_DIRECTION {in} \
##    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_47_PULLUP {enabled} \
##    CONFIG.PCW_MIO_47_SLEW {slow} \
##    CONFIG.PCW_MIO_48_DIRECTION {out} \
##    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_48_PULLUP {enabled} \
##    CONFIG.PCW_MIO_48_SLEW {slow} \
##    CONFIG.PCW_MIO_49_DIRECTION {inout} \
##    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_49_PULLUP {enabled} \
##    CONFIG.PCW_MIO_49_SLEW {slow} \
##    CONFIG.PCW_MIO_4_DIRECTION {inout} \
##    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_4_PULLUP {disabled} \
##    CONFIG.PCW_MIO_4_SLEW {slow} \
##    CONFIG.PCW_MIO_50_DIRECTION {inout} \
##    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_50_PULLUP {enabled} \
##    CONFIG.PCW_MIO_50_SLEW {slow} \
##    CONFIG.PCW_MIO_51_DIRECTION {inout} \
##    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_51_PULLUP {enabled} \
##    CONFIG.PCW_MIO_51_SLEW {slow} \
##    CONFIG.PCW_MIO_52_DIRECTION {out} \
##    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_52_PULLUP {enabled} \
##    CONFIG.PCW_MIO_52_SLEW {slow} \
##    CONFIG.PCW_MIO_53_DIRECTION {inout} \
##    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 2.5V} \
##    CONFIG.PCW_MIO_53_PULLUP {enabled} \
##    CONFIG.PCW_MIO_53_SLEW {slow} \
##    CONFIG.PCW_MIO_5_DIRECTION {inout} \
##    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_5_PULLUP {disabled} \
##    CONFIG.PCW_MIO_5_SLEW {slow} \
##    CONFIG.PCW_MIO_6_DIRECTION {out} \
##    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_6_PULLUP {disabled} \
##    CONFIG.PCW_MIO_6_SLEW {slow} \
##    CONFIG.PCW_MIO_7_DIRECTION {out} \
##    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_7_PULLUP {disabled} \
##    CONFIG.PCW_MIO_7_SLEW {slow} \
##    CONFIG.PCW_MIO_8_DIRECTION {out} \
##    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_8_PULLUP {disabled} \
##    CONFIG.PCW_MIO_8_SLEW {slow} \
##    CONFIG.PCW_MIO_9_DIRECTION {in} \
##    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_9_PULLUP {enabled} \
##    CONFIG.PCW_MIO_9_SLEW {slow} \
##    CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#Enet 0#Enet 0} \
##    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#mdc#mdio} \
##    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
##    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
##    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 2.5V} \
##    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
##    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
##    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
##    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
##    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {8} \
##    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {125} \
##    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
##    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
##    CONFIG.PCW_SD0_GRP_CD_IO {MIO 46} \
##    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
##    CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
##    CONFIG.PCW_SD0_GRP_WP_IO {MIO 47} \
##    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
##    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {10} \
##    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
##    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {1} \
##    CONFIG.PCW_SPI0_GRP_SS0_IO {EMIO} \
##    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {1} \
##    CONFIG.PCW_SPI0_GRP_SS1_IO {EMIO} \
##    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {1} \
##    CONFIG.PCW_SPI0_GRP_SS2_IO {EMIO} \
##    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_SPI0_SPI0_IO {EMIO} \
##    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {1} \
##    CONFIG.PCW_SPI1_GRP_SS0_IO {MIO 13} \
##    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
##    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15} \
##    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_SPI_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
##    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
##    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9} \
##    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
##    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
##    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
##    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
##    CONFIG.PCW_UIPARAM_DDR_CL {7} \
##    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
##    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
##    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
##    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
##    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
##    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
##    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
##    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
##    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
##    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
##    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
##    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_USB0_RESET_ENABLE {1} \
##    CONFIG.PCW_USB0_RESET_IO {MIO 48} \
##    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
##    CONFIG.PCW_USB1_RESET_ENABLE {0} \
##    CONFIG.PCW_USB_RESET_ENABLE {1} \
##    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
##    CONFIG.PCW_USE_M_AXI_GP1 {1} \
##    CONFIG.PCW_USE_S_AXI_GP0 {1} \
##    CONFIG.PCW_USE_S_AXI_HP0 {1} \
##    CONFIG.PCW_USE_S_AXI_HP1 {1} \
##    CONFIG.PCW_USE_S_AXI_HP2 {1} \
##    CONFIG.PCW_USE_S_AXI_HP3 {1} \
##    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {4} \
##    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {4} \
##    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {4} \
##    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {4} \
##  ] $processing_system7
## 
##   # Create instance: xadc, and set properties
##   set xadc [ create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc ]
##   set_property -dict [ list \
##    CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} \
##    CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} \
##    CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {true} \
##    CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {true} \
##    CONFIG.CHANNEL_ENABLE_VP_VN {true} \
##    CONFIG.ENABLE_AXI4STREAM {false} \
##    CONFIG.ENABLE_RESET {false} \
##    CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
##    CONFIG.INTERFACE_SELECTION {Enable_AXI} \
##    CONFIG.SEQUENCER_MODE {Off} \
##    CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} \
##    CONFIG.XADC_STARUP_SELECTION {independent_adc} \
##  ] $xadc
## 
##   # Create instance: xlconstant, and set properties
##   set xlconstant [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant ]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net Vaux0_1 [get_bd_intf_ports Vaux0] [get_bd_intf_pins xadc/Vaux0]
##   connect_bd_intf_net -intf_net Vaux1_1 [get_bd_intf_ports Vaux1] [get_bd_intf_pins xadc/Vaux1]
##   connect_bd_intf_net -intf_net Vaux8_1 [get_bd_intf_ports Vaux8] [get_bd_intf_pins xadc/Vaux8]
##   connect_bd_intf_net -intf_net Vaux9_1 [get_bd_intf_ports Vaux9] [get_bd_intf_pins xadc/Vaux9]
##   connect_bd_intf_net -intf_net Vp_Vn_1 [get_bd_intf_ports Vp_Vn] [get_bd_intf_pins xadc/Vp_Vn]
##   connect_bd_intf_net -intf_net axi_protocol_converter_0_M_AXI [get_bd_intf_pins axi_protocol_converter_0/M_AXI] [get_bd_intf_pins xadc/s_axi_lite]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_ports M_AXI_GP0] [get_bd_intf_pins processing_system7/M_AXI_GP0]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP1 [get_bd_intf_pins axi_register_slice_0/S_AXI] [get_bd_intf_pins processing_system7/M_AXI_GP1]
##   connect_bd_intf_net -intf_net axi_register_slice_0_M_AXI [get_bd_intf_pins axi_register_slice_0/M_AXI] [get_bd_intf_pins axi_protocol_converter_0/S_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_GPIO_0 [get_bd_intf_ports GPIO] [get_bd_intf_pins processing_system7/GPIO_0]
##   connect_bd_intf_net -intf_net processing_system7_SPI_0 [get_bd_intf_ports SPI0] [get_bd_intf_pins processing_system7/SPI_0]
##   connect_bd_intf_net -intf_net s_axi_hp0_1 [get_bd_intf_ports S_AXI_HP0] [get_bd_intf_pins processing_system7/S_AXI_HP0]
##   connect_bd_intf_net -intf_net s_axi_hp1_1 [get_bd_intf_ports S_AXI_HP1] [get_bd_intf_pins processing_system7/S_AXI_HP1]
##   connect_bd_intf_net -intf_net s_axi_hp2_1 [get_bd_intf_ports S_AXI_HP2] [get_bd_intf_pins processing_system7/S_AXI_HP2]
##   connect_bd_intf_net -intf_net s_axi_hp3_1 [get_bd_intf_ports S_AXI_HP3] [get_bd_intf_pins processing_system7/S_AXI_HP3]
##   # Create port connections
##   connect_bd_net -net m_axi_gp0_aclk_1 [get_bd_ports M_AXI_GP0_ACLK] [get_bd_pins processing_system7/M_AXI_GP0_ACLK]
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_converter_0/aresetn] [get_bd_pins proc_sys_reset/interconnect_aresetn] [get_bd_pins axi_register_slice_0/aresetn] 
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins proc_sys_reset/peripheral_aresetn] [get_bd_pins xadc/s_axi_aresetn]
##   connect_bd_net -net processing_system7_0_fclk_clk0 [get_bd_ports FCLK_CLK0] [get_bd_pins processing_system7/FCLK_CLK0]
##   connect_bd_net -net processing_system7_0_fclk_clk1 [get_bd_ports FCLK_CLK1] [get_bd_pins processing_system7/FCLK_CLK1]
##   connect_bd_net -net processing_system7_0_fclk_clk2 [get_bd_ports FCLK_CLK2] [get_bd_pins processing_system7/FCLK_CLK2]
##   connect_bd_net -net processing_system7_0_fclk_clk3 [get_bd_ports FCLK_CLK3] [get_bd_pins axi_protocol_converter_0/aclk] [get_bd_pins proc_sys_reset/slowest_sync_clk] [get_bd_pins processing_system7/FCLK_CLK3] [get_bd_pins processing_system7/M_AXI_GP1_ACLK] [get_bd_pins xadc/s_axi_aclk] [get_bd_pins axi_register_slice_0/aclk]
##   connect_bd_net -net processing_system7_0_fclk_reset0_n [get_bd_ports FCLK_RESET0_N] [get_bd_pins processing_system7/FCLK_RESET0_N]
##   connect_bd_net -net processing_system7_0_fclk_reset1_n [get_bd_ports FCLK_RESET1_N] [get_bd_pins processing_system7/FCLK_RESET1_N]
##   connect_bd_net -net processing_system7_0_fclk_reset2_n [get_bd_ports FCLK_RESET2_N] [get_bd_pins processing_system7/FCLK_RESET2_N]
##   connect_bd_net -net processing_system7_0_fclk_reset3_n [get_bd_ports FCLK_RESET3_N] [get_bd_pins proc_sys_reset/ext_reset_in] [get_bd_pins processing_system7/FCLK_RESET3_N]
##   connect_bd_net -net s_axi_hp0_aclk [get_bd_ports S_AXI_HP0_aclk] [get_bd_pins processing_system7/S_AXI_GP0_ACLK]
##   connect_bd_net -net s_axi_hp0_aclk [get_bd_ports S_AXI_HP0_aclk] [get_bd_pins processing_system7/S_AXI_HP0_ACLK]
##   connect_bd_net -net s_axi_hp1_aclk [get_bd_ports S_AXI_HP1_aclk] [get_bd_pins processing_system7/S_AXI_HP1_ACLK]
##   connect_bd_net -net s_axi_hp2_aclk [get_bd_ports S_AXI_HP2_aclk] [get_bd_pins processing_system7/S_AXI_HP2_ACLK]
##   connect_bd_net -net s_axi_hp3_aclk [get_bd_ports S_AXI_HP3_aclk] [get_bd_pins processing_system7/S_AXI_HP3_ACLK]
##   connect_bd_net -net xadc_ip2intc_irpt [get_bd_pins processing_system7/IRQ_F2P] [get_bd_pins xadc/ip2intc_irpt]
##   connect_bd_net -net xlconstant_dout [get_bd_pins proc_sys_reset/aux_reset_in] [get_bd_pins xlconstant/dout]
## 
##   # Create address segments
##   assign_bd_address -offset 0x40000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces processing_system7/Data] [get_bd_addr_segs M_AXI_GP0/Reg] -force
##   assign_bd_address -offset 0x83C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7/Data] [get_bd_addr_segs xadc/s_axi_lite/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces S_AXI_HP0] [get_bd_addr_segs processing_system7/S_AXI_HP0/HP0_DDR_LOWOCM] -force
##   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces S_AXI_HP1] [get_bd_addr_segs processing_system7/S_AXI_HP1/HP1_DDR_LOWOCM] -force
##   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces S_AXI_HP2] [get_bd_addr_segs processing_system7/S_AXI_HP2/HP2_DDR_LOWOCM] -force
##   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces S_AXI_HP3] [get_bd_addr_segs processing_system7/S_AXI_HP3/HP3_DDR_LOWOCM] -force
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [Device 21-403] Loading part xc7z010clg400-1
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.152 ; gain = 39.355
Slave segment '/M_AXI_GP0/Reg' is being assigned into address space '/processing_system7/Data' at <0x4000_0000 [ 1G ]>.
Slave segment '/xadc/s_axi_lite/Reg' is being assigned into address space '/processing_system7/Data' at <0x83C0_0000 [ 64K ]>.
Slave segment '/processing_system7/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/S_AXI_HP0' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/S_AXI_HP1' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/S_AXI_HP2' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7/S_AXI_HP3/HP3_DDR_LOWOCM' is being assigned into address space '/S_AXI_HP3' at <0x0000_0000 [ 512M ]>.
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /xadc/s_axi_aclk have been updated from connected ip, but BD cell '/xadc' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </xadc> to completely resolve these warnings.
Wrote  : <C:\Git\redPitayaFpga\prj\v0.94\project\redpitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
# generate_target all [get_files    system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Git\redPitayaFpga\prj\v0.94\project\redpitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_register_slice_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP3'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant .
Exporting to file C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1093.770 ; gain = 36.105
# add_files                         ../../$path_rtl
# add_files                         $path_rtl
# add_files                         $path_bd
# set ip_files [glob -nocomplain $path_ip/*.xci]
# if {$ip_files != ""} {
# add_files                         $ip_files
# }
# add_files -fileset constrs_1      $path_sdc/red_pitaya.xdc
# add_files -fileset constrs_1      $path_sdc_prj/red_pitaya.xdc
# import_files -force
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
# set_property top red_pitaya_top [current_fileset]
# update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/ir_filter.v C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/test_irFiltet.sv}
update_compile_order -fileset sources_1
close [ open C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/delay_simulator.v w ]
add_files C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/delay_simulator.v
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 19 16:10:13 2023] Launched system_xadc_0_synth_1, system_axi_protocol_converter_0_0_synth_1, system_processing_system7_0_synth_1, system_proc_sys_reset_0_synth_1, system_axi_register_slice_0_0_synth_1, synth_1...
Run output will be captured here:
system_xadc_0_synth_1: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/system_xadc_0_synth_1/runme.log
system_axi_protocol_converter_0_0_synth_1: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/system_axi_protocol_converter_0_0_synth_1/runme.log
system_processing_system7_0_synth_1: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/system_processing_system7_0_synth_1/runme.log
system_proc_sys_reset_0_synth_1: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/system_proc_sys_reset_0_synth_1/runme.log
system_axi_register_slice_0_0_synth_1: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/system_axi_register_slice_0_0_synth_1/runme.log
synth_1: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/synth_1/runme.log
[Tue Dec 19 16:10:14 2023] Launched impl_1...
Run output will be captured here: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1163.430 ; gain = 0.000
close [ open C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v w ]
add_files C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'red_pitaya_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj red_pitaya_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_protocol_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_register_slice_0_0/sim/system_axi_register_slice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_register_slice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xadc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/axi_wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/delay_simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_simulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide
INFO: [VRFC 10-311] analyzing module div_add_sub_rad2
INFO: [VRFC 10-311] analyzing module div_add_sub_rad4
INFO: [VRFC 10-311] analyzing module div_add_sub_rad8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/ir_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_ams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ams
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg_ch
WARNING: [VRFC 10-3380] identifier 'dac_do' is used before its declaration [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg_ch.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_hk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_hk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_scope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_scope
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_dfilt1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pdm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_interconnect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj red_pitaya_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_proc_sys_reset_0/sim/system_proc_sys_reset_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_proc_sys_reset_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_conv_funs_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_proc_common_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_ipif_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_family_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_family.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_xadc_0_soft_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_xadc_0_pselect_f'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_xadc_0_address_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_xadc_0_slave_attachment'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_xadc_0_interrupt_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_xadc_0_axi_lite_ipif'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_xadc_0_xadc_core_drp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_xadc_0_axi_xadc'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xelab -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:165]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:176]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:214]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:225]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:232]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:237]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:248]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:286]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:297]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:304]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:309]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:358]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:369]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:376]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:381]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:392]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:585]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:586]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:611]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:612]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:613]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:626]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:627]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:652]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:653]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:654]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:990]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:991]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1016]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1017]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1018]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1029]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1030]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1055]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1056]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1057]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1068]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1069]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1094]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1095]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1096]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1108]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1133]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1134]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1149]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:381]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:382]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:386]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:387]
WARNING: [VRFC 10-5021] port 'axi3_waddr_i' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:258]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v:1233]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:761]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
WARNING: [VRFC 10-3705] select index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.system_xadc_0_ipif_pkg
Compiling package xil_defaultlib.system_xadc_0_proc_common_pkg
Compiling package xil_defaultlib.system_xadc_0_family_support
Compiling package ieee.std_logic_signed
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.sys_bus_if_default
Compiling module xil_defaultlib.gpio_if(DW=32'b011000)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module xil_defaultlib.red_pitaya_pll
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.axi4_if(IW=32'b01100)
Compiling module xil_defaultlib.axi_master_default
Compiling module xil_defaultlib.axi4_slave(DW=32'b0100000,IW=32'...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.system_axi_protocol_converter_0_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.system_axi_register_slice_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_proc_sys_reset_0_arch of entity xil_defaultlib.system_proc_sys_reset_0 [system_proc_sys_reset_0_default]
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.system_processing_system7_0
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_interrupt_control [\system_xadc_0_interrupt_control...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=5,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=1,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_address_decoder [\system_xadc_0_address_decoder(c...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_slave_attachment [\system_xadc_0_slave_attachment(...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_lite_ipif [\system_xadc_0_axi_lite_ipif(c_s...]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_41="1000000100000000"...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_xadc_core_drp [\system_xadc_0_xadc_core_drp(c_s...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_soft_reset [\system_xadc_0_soft_reset(c_rese...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_xadc [\system_xadc_0_axi_xadc(1,22)(1,...]
Compiling module xil_defaultlib.system_xadc_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_xlconstant_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.red_pitaya_ps(gpio=gpio_if(DW=32...
Compiling module xil_defaultlib.sys_bus_interconnect(SN=32'b0100...
Compiling module xil_defaultlib.sys_bus_stub(bus=sys_bus_if_defa...
Compiling module xil_defaultlib.red_pitaya_ams
Compiling module xil_defaultlib.red_pitaya_pdm_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.delay_simulator
Compiling module xil_defaultlib.ir_filter
Compiling module unisims_ver.DNA_PORT(SIM_DNA_VALUE=57'b01000...
Compiling module xil_defaultlib.red_pitaya_hk
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.red_pitaya_dfilt1
Compiling module xil_defaultlib.div_add_sub_rad2(XDW=32,YDW=17)
Compiling module xil_defaultlib.divide(XDW=32,XDWW=6,YDW=17,PIPE...
Compiling module xil_defaultlib.axi_wr_fifo(FW=8,BYTE_SEL=1)
Compiling module xil_defaultlib.red_pitaya_scope
Compiling module xil_defaultlib.red_pitaya_asg_ch_default
Compiling module xil_defaultlib.red_pitaya_asg_default
Compiling module xil_defaultlib.red_pitaya_pid_block
Compiling module xil_defaultlib.red_pitaya_pid
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",IN...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",TRI...
Compiling module xil_defaultlib.red_pitaya_daisy_tx
Compiling module unisims_ver.IBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR(BUFR_DIVIDE="2")
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module xil_defaultlib.red_pitaya_daisy_rx
Compiling module xil_defaultlib.red_pitaya_daisy_test
Compiling module xil_defaultlib.red_pitaya_daisy
Compiling module xil_defaultlib.red_pitaya_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot red_pitaya_top_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim/xsim.dir/red_pitaya_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 19 16:37:37 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 1219.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '77' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "red_pitaya_top_behav -key {Behavioral:sim_1:Functional:red_pitaya_top} -tclbatch {red_pitaya_top.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP2
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP3
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//xadc/s_axi_lite
Time resolution is 1 ps
source red_pitaya_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Warning: *** Warning: The analog data file for XADC was not found. Use the SIM_MONITOR_FILE generic to specify the input analog data file name or use default name: design.txt. 
Time: 0 ps  Iteration: 0  Process: /red_pitaya_top/ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/READFILE_P  File: C:/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/XADC.vhd
                   0 else checking line ......x
WARNING: 2 ns red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1316.703 ; gain = 86.664
INFO: [USF-XSim-96] XSim completed. Design snapshot 'red_pitaya_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:01:38 . Memory (MB): peak = 1316.703 ; gain = 97.500
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'red_pitaya_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj red_pitaya_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FractionalMultiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_dfilt1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pdm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_interconnect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_top
"xvhdl --incr --relax -prj red_pitaya_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xelab -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:165]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:176]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:214]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:225]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:232]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:237]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:248]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:286]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:297]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:304]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:309]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:358]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:369]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:376]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:381]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:392]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:585]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:586]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:611]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:612]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:613]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:626]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:627]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:652]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:653]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:654]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:990]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:991]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1016]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1017]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1018]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1029]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1030]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1055]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1056]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1057]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1068]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1069]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1094]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1095]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1096]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1108]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1133]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1134]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1149]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 18 for port 'result' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:381]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:391]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:392]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:396]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:397]
WARNING: [VRFC 10-5021] port 'axi3_waddr_i' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:258]
WARNING: [VRFC 10-3823] variable 'c' might have multiple concurrent drivers [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:385]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v:1233]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:761]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
WARNING: [VRFC 10-3705] select index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v" Line 3. Module FractionalMultiplier(OUTPUT_WIDTH=18,FRAC_BITS_B=3,FRAC_BITS_OUT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v" Line 3. Module FractionalMultiplier(OUTPUT_WIDTH=18,FRAC_BITS_B=3,FRAC_BITS_OUT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.system_xadc_0_ipif_pkg
Compiling package xil_defaultlib.system_xadc_0_proc_common_pkg
Compiling package xil_defaultlib.system_xadc_0_family_support
Compiling package ieee.std_logic_signed
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.sys_bus_if_default
Compiling module xil_defaultlib.gpio_if(DW=32'b011000)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module xil_defaultlib.red_pitaya_pll
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.axi4_if(IW=32'b01100)
Compiling module xil_defaultlib.axi_master_default
Compiling module xil_defaultlib.axi4_slave(DW=32'b0100000,IW=32'...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.system_axi_protocol_converter_0_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.system_axi_register_slice_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_proc_sys_reset_0_arch of entity xil_defaultlib.system_proc_sys_reset_0 [system_proc_sys_reset_0_default]
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.system_processing_system7_0
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_interrupt_control [\system_xadc_0_interrupt_control...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=5,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=1,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_address_decoder [\system_xadc_0_address_decoder(c...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_slave_attachment [\system_xadc_0_slave_attachment(...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_lite_ipif [\system_xadc_0_axi_lite_ipif(c_s...]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_41="1000000100000000"...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_xadc_core_drp [\system_xadc_0_xadc_core_drp(c_s...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_soft_reset [\system_xadc_0_soft_reset(c_rese...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_xadc [\system_xadc_0_axi_xadc(1,22)(1,...]
Compiling module xil_defaultlib.system_xadc_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_xlconstant_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.red_pitaya_ps(gpio=gpio_if(DW=32...
Compiling module xil_defaultlib.sys_bus_interconnect(SN=32'b0100...
Compiling module xil_defaultlib.sys_bus_stub(bus=sys_bus_if_defa...
Compiling module xil_defaultlib.red_pitaya_ams
Compiling module xil_defaultlib.red_pitaya_pdm_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.FractionalMultiplier(OUTPUT_WIDT...
Compiling module xil_defaultlib.delay_simulator
Compiling module xil_defaultlib.ir_filter
Compiling module unisims_ver.DNA_PORT(SIM_DNA_VALUE=57'b01000...
Compiling module xil_defaultlib.red_pitaya_hk
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.red_pitaya_dfilt1
Compiling module xil_defaultlib.div_add_sub_rad2(XDW=32,YDW=17)
Compiling module xil_defaultlib.divide(XDW=32,XDWW=6,YDW=17,PIPE...
Compiling module xil_defaultlib.axi_wr_fifo(FW=8,BYTE_SEL=1)
Compiling module xil_defaultlib.red_pitaya_scope
Compiling module xil_defaultlib.red_pitaya_asg_ch_default
Compiling module xil_defaultlib.red_pitaya_asg_default
Compiling module xil_defaultlib.red_pitaya_pid_block
Compiling module xil_defaultlib.red_pitaya_pid
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",IN...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",TRI...
Compiling module xil_defaultlib.red_pitaya_daisy_tx
Compiling module unisims_ver.IBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR(BUFR_DIVIDE="2")
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module xil_defaultlib.red_pitaya_daisy_rx
Compiling module xil_defaultlib.red_pitaya_daisy_test
Compiling module xil_defaultlib.red_pitaya_daisy
Compiling module xil_defaultlib.red_pitaya_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot red_pitaya_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1361.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '70' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "red_pitaya_top_behav -key {Behavioral:sim_1:Functional:red_pitaya_top} -tclbatch {red_pitaya_top.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP2
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP3
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//xadc/s_axi_lite
Time resolution is 1 ps
source red_pitaya_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Warning: *** Warning: The analog data file for XADC was not found. Use the SIM_MONITOR_FILE generic to specify the input analog data file name or use default name: design.txt. 
Time: 0 ps  Iteration: 0  Process: /red_pitaya_top/ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/READFILE_P  File: C:/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/XADC.vhd
                   0 else checking line ......x
WARNING: 2 ns red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1591.293 ; gain = 229.770
INFO: [USF-XSim-96] XSim completed. Design snapshot 'red_pitaya_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:22 . Memory (MB): peak = 1591.293 ; gain = 229.770
update_compile_order -fileset sources_1
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'red_pitaya_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj red_pitaya_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_protocol_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_register_slice_0_0/sim/system_axi_register_slice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_register_slice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xadc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FractionalMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/axi_wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/delay_simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_simulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide
INFO: [VRFC 10-311] analyzing module div_add_sub_rad2
INFO: [VRFC 10-311] analyzing module div_add_sub_rad4
INFO: [VRFC 10-311] analyzing module div_add_sub_rad8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/ir_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_ams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ams
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg_ch
WARNING: [VRFC 10-3380] identifier 'dac_do' is used before its declaration [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg_ch.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_hk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_hk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_scope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_scope
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_dfilt1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pdm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_interconnect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_top
"xvhdl --incr --relax -prj red_pitaya_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1678.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xelab -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:165]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:176]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:214]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:225]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:232]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:237]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:248]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:286]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:297]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:304]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:309]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:358]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:369]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:376]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:381]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:392]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:585]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:586]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:611]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:612]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:613]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:626]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:627]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:652]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:653]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:654]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:990]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:991]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1016]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1017]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1018]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1029]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1030]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1055]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1056]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1057]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1068]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1069]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1094]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1095]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1096]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1108]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1133]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1134]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1149]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 18 for port 'result' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:376]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:385]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:386]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:390]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:391]
WARNING: [VRFC 10-5021] port 'axi3_waddr_i' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:258]
WARNING: [VRFC 10-3823] variable 'c' might have multiple concurrent drivers [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:379]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v:1233]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:761]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
WARNING: [VRFC 10-3705] select index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.system_xadc_0_ipif_pkg
Compiling package xil_defaultlib.system_xadc_0_proc_common_pkg
Compiling package xil_defaultlib.system_xadc_0_family_support
Compiling package ieee.std_logic_signed
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.sys_bus_if_default
Compiling module xil_defaultlib.gpio_if(DW=32'b011000)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module xil_defaultlib.red_pitaya_pll
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.axi4_if(IW=32'b01100)
Compiling module xil_defaultlib.axi_master_default
Compiling module xil_defaultlib.axi4_slave(DW=32'b0100000,IW=32'...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.system_axi_protocol_converter_0_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.system_axi_register_slice_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_proc_sys_reset_0_arch of entity xil_defaultlib.system_proc_sys_reset_0 [system_proc_sys_reset_0_default]
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.system_processing_system7_0
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_interrupt_control [\system_xadc_0_interrupt_control...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=5,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=1,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_address_decoder [\system_xadc_0_address_decoder(c...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_slave_attachment [\system_xadc_0_slave_attachment(...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_lite_ipif [\system_xadc_0_axi_lite_ipif(c_s...]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_41="1000000100000000"...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_xadc_core_drp [\system_xadc_0_xadc_core_drp(c_s...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_soft_reset [\system_xadc_0_soft_reset(c_rese...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_xadc [\system_xadc_0_axi_xadc(1,22)(1,...]
Compiling module xil_defaultlib.system_xadc_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_xlconstant_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.red_pitaya_ps(gpio=gpio_if(DW=32...
Compiling module xil_defaultlib.sys_bus_interconnect(SN=32'b0100...
Compiling module xil_defaultlib.sys_bus_stub(bus=sys_bus_if_defa...
Compiling module xil_defaultlib.red_pitaya_ams
Compiling module xil_defaultlib.red_pitaya_pdm_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.FractionalMultiplier(OUTPUT_WIDT...
Compiling module xil_defaultlib.delay_simulator
Compiling module xil_defaultlib.ir_filter
Compiling module unisims_ver.DNA_PORT(SIM_DNA_VALUE=57'b01000...
Compiling module xil_defaultlib.red_pitaya_hk
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.red_pitaya_dfilt1
Compiling module xil_defaultlib.div_add_sub_rad2(XDW=32,YDW=17)
Compiling module xil_defaultlib.divide(XDW=32,XDWW=6,YDW=17,PIPE...
Compiling module xil_defaultlib.axi_wr_fifo(FW=8,BYTE_SEL=1)
Compiling module xil_defaultlib.red_pitaya_scope
Compiling module xil_defaultlib.red_pitaya_asg_ch_default
Compiling module xil_defaultlib.red_pitaya_asg_default
Compiling module xil_defaultlib.red_pitaya_pid_block
Compiling module xil_defaultlib.red_pitaya_pid
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",IN...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",TRI...
Compiling module xil_defaultlib.red_pitaya_daisy_tx
Compiling module unisims_ver.IBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR(BUFR_DIVIDE="2")
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module xil_defaultlib.red_pitaya_daisy_rx
Compiling module xil_defaultlib.red_pitaya_daisy_test
Compiling module xil_defaultlib.red_pitaya_daisy
Compiling module xil_defaultlib.red_pitaya_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot red_pitaya_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 1678.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '74' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "red_pitaya_top_behav -key {Behavioral:sim_1:Functional:red_pitaya_top} -tclbatch {red_pitaya_top.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP2
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP3
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//xadc/s_axi_lite
Time resolution is 1 ps
source red_pitaya_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Warning: *** Warning: The analog data file for XADC was not found. Use the SIM_MONITOR_FILE generic to specify the input analog data file name or use default name: design.txt. 
Time: 0 ps  Iteration: 0  Process: /red_pitaya_top/ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/READFILE_P  File: C:/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/XADC.vhd
                   0 else checking line ......x
WARNING: 2 ns red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1713.164 ; gain = 34.680
INFO: [USF-XSim-96] XSim completed. Design snapshot 'red_pitaya_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1713.164 ; gain = 34.680
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'red_pitaya_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj red_pitaya_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_protocol_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_register_slice_0_0/sim/system_axi_register_slice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_register_slice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xadc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FractionalMultiplier
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v:8]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v:9]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v:10]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/axi_wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/delay_simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_simulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide
INFO: [VRFC 10-311] analyzing module div_add_sub_rad2
INFO: [VRFC 10-311] analyzing module div_add_sub_rad4
INFO: [VRFC 10-311] analyzing module div_add_sub_rad8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/ir_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_ams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ams
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg_ch
WARNING: [VRFC 10-3380] identifier 'dac_do' is used before its declaration [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg_ch.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_hk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_hk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_scope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_scope
"xvhdl --incr --relax -prj red_pitaya_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xelab -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:165]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:176]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:214]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:225]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:232]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:237]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:248]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:286]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:297]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:304]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:309]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:358]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:369]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:376]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:381]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:392]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:585]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:586]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:611]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:612]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:613]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:626]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:627]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:652]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:653]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:654]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:990]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:991]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1016]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1017]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1018]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1029]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1030]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1055]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1056]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1057]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1068]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1069]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1094]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1095]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1096]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1108]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1133]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1134]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1149]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 18 for port 'result' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:376]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:385]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:386]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:390]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:391]
WARNING: [VRFC 10-5021] port 'axi3_waddr_i' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:258]
WARNING: [VRFC 10-3823] variable 'c' might have multiple concurrent drivers [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:379]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v:1233]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:761]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
WARNING: [VRFC 10-3705] select index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.system_xadc_0_ipif_pkg
Compiling package xil_defaultlib.system_xadc_0_proc_common_pkg
Compiling package xil_defaultlib.system_xadc_0_family_support
Compiling package ieee.std_logic_signed
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.sys_bus_if_default
Compiling module xil_defaultlib.gpio_if(DW=32'b011000)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module xil_defaultlib.red_pitaya_pll
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.axi4_if(IW=32'b01100)
Compiling module xil_defaultlib.axi_master_default
Compiling module xil_defaultlib.axi4_slave(DW=32'b0100000,IW=32'...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.system_axi_protocol_converter_0_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.system_axi_register_slice_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_proc_sys_reset_0_arch of entity xil_defaultlib.system_proc_sys_reset_0 [system_proc_sys_reset_0_default]
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.system_processing_system7_0
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_interrupt_control [\system_xadc_0_interrupt_control...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=5,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=1,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_address_decoder [\system_xadc_0_address_decoder(c...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_slave_attachment [\system_xadc_0_slave_attachment(...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_lite_ipif [\system_xadc_0_axi_lite_ipif(c_s...]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_41="1000000100000000"...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_xadc_core_drp [\system_xadc_0_xadc_core_drp(c_s...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_soft_reset [\system_xadc_0_soft_reset(c_rese...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_xadc [\system_xadc_0_axi_xadc(1,22)(1,...]
Compiling module xil_defaultlib.system_xadc_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_xlconstant_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.red_pitaya_ps(gpio=gpio_if(DW=32...
Compiling module xil_defaultlib.sys_bus_interconnect(SN=32'b0100...
Compiling module xil_defaultlib.sys_bus_stub(bus=sys_bus_if_defa...
Compiling module xil_defaultlib.red_pitaya_ams
Compiling module xil_defaultlib.red_pitaya_pdm_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.FractionalMultiplier(OUTPUT_WIDT...
Compiling module xil_defaultlib.delay_simulator
Compiling module xil_defaultlib.ir_filter
Compiling module unisims_ver.DNA_PORT(SIM_DNA_VALUE=57'b01000...
Compiling module xil_defaultlib.red_pitaya_hk
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.red_pitaya_dfilt1
Compiling module xil_defaultlib.div_add_sub_rad2(XDW=32,YDW=17)
Compiling module xil_defaultlib.divide(XDW=32,XDWW=6,YDW=17,PIPE...
Compiling module xil_defaultlib.axi_wr_fifo(FW=8,BYTE_SEL=1)
Compiling module xil_defaultlib.red_pitaya_scope
Compiling module xil_defaultlib.red_pitaya_asg_ch_default
Compiling module xil_defaultlib.red_pitaya_asg_default
Compiling module xil_defaultlib.red_pitaya_pid_block
Compiling module xil_defaultlib.red_pitaya_pid
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",IN...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",TRI...
Compiling module xil_defaultlib.red_pitaya_daisy_tx
Compiling module unisims_ver.IBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR(BUFR_DIVIDE="2")
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module xil_defaultlib.red_pitaya_daisy_rx
Compiling module xil_defaultlib.red_pitaya_daisy_test
Compiling module xil_defaultlib.red_pitaya_daisy
Compiling module xil_defaultlib.red_pitaya_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot red_pitaya_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1986.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '76' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "red_pitaya_top_behav -key {Behavioral:sim_1:Functional:red_pitaya_top} -tclbatch {red_pitaya_top.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP2
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP3
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//xadc/s_axi_lite
Time resolution is 1 ps
source red_pitaya_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Warning: *** Warning: The analog data file for XADC was not found. Use the SIM_MONITOR_FILE generic to specify the input analog data file name or use default name: design.txt. 
Time: 0 ps  Iteration: 0  Process: /red_pitaya_top/ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/READFILE_P  File: C:/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/XADC.vhd
                   0 else checking line ......x
WARNING: 2 ns red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'red_pitaya_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1986.547 ; gain = 0.504
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'red_pitaya_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj red_pitaya_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_protocol_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_register_slice_0_0/sim/system_axi_register_slice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_register_slice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xadc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FractionalMultiplier
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v:8]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v:9]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v:10]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/axi_wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/delay_simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_simulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide
INFO: [VRFC 10-311] analyzing module div_add_sub_rad2
INFO: [VRFC 10-311] analyzing module div_add_sub_rad4
INFO: [VRFC 10-311] analyzing module div_add_sub_rad8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/ir_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_ams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ams
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg_ch
WARNING: [VRFC 10-3380] identifier 'dac_do' is used before its declaration [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_asg_ch.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_hk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_hk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_scope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_scope
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_dfilt1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pdm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_interconnect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_top
"xvhdl --incr --relax -prj red_pitaya_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.547 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
"xelab -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 647e2ac8a3644fb085b97fdb2addea2c --incr --debug typical --relax --mt 2 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:165]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:176]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:214]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:225]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:232]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:237]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:248]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:286]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:297]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:304]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:309]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_awid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:358]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_wid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:369]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_bid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:376]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_arid_o' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:381]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'axi_rid_i' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:392]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:585]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:586]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:611]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:612]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP0_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:613]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_bid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:626]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_rid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:627]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_arid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:652]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_awid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:653]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'S_AXI_HP2_wid' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv:654]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:990]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:991]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1016]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1017]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP0_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1018]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1029]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1030]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1055]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1056]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP1_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1057]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1068]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1069]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1094]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1095]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP2_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1096]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_BID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_RID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1108]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_ARID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1133]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_AWID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1134]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'S_AXI_HP3_WID' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:1149]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:385]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:386]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'in' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:390]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'out' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:391]
WARNING: [VRFC 10-5021] port 'axi3_waddr_i' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:258]
WARNING: [VRFC 10-3823] variable 'c' might have multiple concurrent drivers [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv:379]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v:1233]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:761]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
WARNING: [VRFC 10-3705] select index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" Line 52. Module red_pitaya_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" Line 7. Module sys_bus_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" Line 1. Module gpio_if(DW=32'b011000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" Line 28. Module red_pitaya_ps(gpio=gpio_if(DW=32'b011000)_m,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" Line 1. Module axi4_if(IW=32'b01100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" Line 49. Module axi4_slave(DW=32'b0100000,IW=32'b01100)(axi=axi4_if(IW=32'b01100)_s,bus=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" Line 7. Module sys_bus_interconnect(SN=32'b01000)(bus_m=sys_bus_if_default_s,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m,bus_s=sys_bus_if_default_m) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" Line 7. Module sys_bus_stub(bus=sys_bus_if_default_s) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pdm.sv" Line 13. Module red_pitaya_pdm_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_dfilt1.sv" Line 22. Module red_pitaya_dfilt1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'bus_s_cs' is out of bounds [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv:40]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.system_xadc_0_ipif_pkg
Compiling package xil_defaultlib.system_xadc_0_proc_common_pkg
Compiling package xil_defaultlib.system_xadc_0_family_support
Compiling package ieee.std_logic_signed
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.sys_bus_if_default
Compiling module xil_defaultlib.gpio_if(DW=32'b011000)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module xil_defaultlib.red_pitaya_pll
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.axi4_if(IW=32'b01100)
Compiling module xil_defaultlib.axi_master_default
Compiling module xil_defaultlib.axi4_slave(DW=32'b0100000,IW=32'...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.system_axi_protocol_converter_0_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module xil_defaultlib.system_axi_register_slice_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_proc_sys_reset_0_arch of entity xil_defaultlib.system_proc_sys_reset_0 [system_proc_sys_reset_0_default]
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.system_processing_system7_0
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_interrupt_control [\system_xadc_0_interrupt_control...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=5,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=3,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=4,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_pselect_f [\system_xadc_0_pselect_f(c_ab=1,...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_address_decoder [\system_xadc_0_address_decoder(c...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_slave_attachment [\system_xadc_0_slave_attachment(...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_lite_ipif [\system_xadc_0_axi_lite_ipif(c_s...]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_41="1000000100000000"...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_xadc_core_drp [\system_xadc_0_xadc_core_drp(c_s...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity xil_defaultlib.system_xadc_0_soft_reset [\system_xadc_0_soft_reset(c_rese...]
Compiling architecture imp of entity xil_defaultlib.system_xadc_0_axi_xadc [\system_xadc_0_axi_xadc(1,22)(1,...]
Compiling module xil_defaultlib.system_xadc_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_xlconstant_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.red_pitaya_ps(gpio=gpio_if(DW=32...
Compiling module xil_defaultlib.sys_bus_interconnect(SN=32'b0100...
Compiling module xil_defaultlib.sys_bus_stub(bus=sys_bus_if_defa...
Compiling module xil_defaultlib.red_pitaya_ams
Compiling module xil_defaultlib.red_pitaya_pdm_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.FractionalMultiplier(OUTPUT_WIDT...
Compiling module xil_defaultlib.delay_simulator
Compiling module xil_defaultlib.ir_filter
Compiling module unisims_ver.DNA_PORT(SIM_DNA_VALUE=57'b01000...
Compiling module xil_defaultlib.red_pitaya_hk
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.red_pitaya_dfilt1
Compiling module xil_defaultlib.div_add_sub_rad2(XDW=32,YDW=17)
Compiling module xil_defaultlib.divide(XDW=32,XDWW=6,YDW=17,PIPE...
Compiling module xil_defaultlib.axi_wr_fifo(FW=8,BYTE_SEL=1)
Compiling module xil_defaultlib.red_pitaya_scope
Compiling module xil_defaultlib.red_pitaya_asg_ch_default
Compiling module xil_defaultlib.red_pitaya_asg_default
Compiling module xil_defaultlib.red_pitaya_pid_block
Compiling module xil_defaultlib.red_pitaya_pid
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",IN...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",TRI...
Compiling module xil_defaultlib.red_pitaya_daisy_tx
Compiling module unisims_ver.IBUFDS(IOSTANDARD="DIFF_HSTL_I_1...
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR(BUFR_DIVIDE="2")
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module xil_defaultlib.red_pitaya_daisy_rx
Compiling module xil_defaultlib.red_pitaya_daisy_test
Compiling module xil_defaultlib.red_pitaya_daisy
Compiling module xil_defaultlib.red_pitaya_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot red_pitaya_top_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1986.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '72' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "red_pitaya_top_behav -key {Behavioral:sim_1:Functional:red_pitaya_top} -tclbatch {red_pitaya_top.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_protocol_converter_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//axi_register_slice_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/M_AXI_GP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP0
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP1
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP2
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//processing_system7/S_AXI_HP3
INFO: [Wavedata 42-564]   Found protocol instance at /red_pitaya_top/ps/system_i//xadc/s_axi_lite
Time resolution is 1 ps
source red_pitaya_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: red_pitaya_top.ps.system_i.processing_system7.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Warning: *** Warning: The analog data file for XADC was not found. Use the SIM_MONITOR_FILE generic to specify the input analog data file name or use default name: design.txt. 
Time: 0 ps  Iteration: 0  Process: /red_pitaya_top/ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/READFILE_P  File: C:/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/XADC.vhd
                   0 else checking line ......x
WARNING: 2 ns red_pitaya_top.ps.system_i.processing_system7.inst.M_AXI_GP1.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.547 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'red_pitaya_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1986.547 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 19 17:53:56 2023] Launched synth_1...
Run output will be captured here: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/synth_1/runme.log
[Tue Dec 19 17:53:56 2023] Launched impl_1...
Run output will be captured here: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 19 17:56:50 2023] Launched synth_1...
Run output will be captured here: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/synth_1/runme.log
[Tue Dec 19 17:56:50 2023] Launched impl_1...
Run output will be captured here: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.runs/impl_1/runme.log
reset_run impl_1
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 18:00:44 2023...
