<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>HPMS_0_sb_HPMS</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="HPMS_0_sb_HPMS::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/HPMS_0_sb_HPMS/HPMS_0_sb_HPMS.cxf"/></vendorExtension><busInterfaces><busInterface><name>MDDR_DDR_AHB0_SLAVE</name><busType library="AMBA2" name="AHB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MDDR_DDR_AHB0_S_HADDR</componentSignalName><busSignalName>HADDR</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HTRANS</componentSignalName><busSignalName>HTRANS</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HWRITE</componentSignalName><busSignalName>HWRITE</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HSIZE</componentSignalName><busSignalName>HSIZE</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HBURST</componentSignalName><busSignalName>HBURST</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HWDATA</componentSignalName><busSignalName>HWDATA</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HSEL</componentSignalName><busSignalName>HSELx</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HMASTLOCK</componentSignalName><busSignalName>HMASTLOCK</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HRDATA</componentSignalName><busSignalName>HRDATA</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HREADY</componentSignalName><busSignalName>HREADY</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HREADYOUT</componentSignalName><busSignalName>HREADYOUT</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HRESP</componentSignalName><busSignalName>HRESP</busSignalName></signal></signalMap></busInterface><busInterface><name>FIC_0_AHB_SLAVE</name><busType library="AMBA2" name="AHB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FIC_0_AHB_S_HADDR</componentSignalName><busSignalName>HADDR</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HTRANS</componentSignalName><busSignalName>HTRANS</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HWRITE</componentSignalName><busSignalName>HWRITE</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HSIZE</componentSignalName><busSignalName>HSIZE</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HWDATA</componentSignalName><busSignalName>HWDATA</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HSEL</componentSignalName><busSignalName>HSELx</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HMASTLOCK</componentSignalName><busSignalName>HMASTLOCK</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HRDATA</componentSignalName><busSignalName>HRDATA</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HREADY</componentSignalName><busSignalName>HREADY</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HREADYOUT</componentSignalName><busSignalName>HREADYOUT</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HRESP</componentSignalName><busSignalName>HRESP</busSignalName></signal></signalMap></busInterface><busInterface><name>FIC_2_APB_MASTER</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FIC_2_APB_M_PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>FIC_2_APB_M_PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>FIC_2_APB_M_PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>FIC_2_APB_M_PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>FIC_2_APB_M_PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>FIC_2_APB_M_PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>FIC_2_APB_M_PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>FIC_2_APB_M_PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface><busInterface><name>MDDR_APB_SLAVE</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MDDR_APB_S_PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>MDDR_APB_S_PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>MDDR_APB_S_PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>MDDR_APB_S_PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>MDDR_APB_S_PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>MDDR_APB_S_PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>MDDR_APB_S_PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>MDDR_APB_S_PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface><busInterface><name>MDDR_PADS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MDDR_DQS_TMATCH_0_OUT</componentSignalName><busSignalName>MDDR_DQS_TMATCH_0_OUT</busSignalName></signal><signal><componentSignalName>MDDR_CAS_N</componentSignalName><busSignalName>MDDR_CAS_N</busSignalName></signal><signal><componentSignalName>MDDR_CLK</componentSignalName><busSignalName>MDDR_CLK</busSignalName></signal><signal><componentSignalName>MDDR_CLK_N</componentSignalName><busSignalName>MDDR_CLK_N</busSignalName></signal><signal><componentSignalName>MDDR_CKE</componentSignalName><busSignalName>MDDR_CKE</busSignalName></signal><signal><componentSignalName>MDDR_CS_N</componentSignalName><busSignalName>MDDR_CS_N</busSignalName></signal><signal><componentSignalName>MDDR_ODT</componentSignalName><busSignalName>MDDR_ODT</busSignalName></signal><signal><componentSignalName>MDDR_RAS_N</componentSignalName><busSignalName>MDDR_RAS_N</busSignalName></signal><signal><componentSignalName>MDDR_RESET_N</componentSignalName><busSignalName>MDDR_RESET_N</busSignalName></signal><signal><componentSignalName>MDDR_WE_N</componentSignalName><busSignalName>MDDR_WE_N</busSignalName></signal><signal><componentSignalName>MDDR_ADDR</componentSignalName><busSignalName>MDDR_ADDR</busSignalName></signal><signal><componentSignalName>MDDR_BA</componentSignalName><busSignalName>MDDR_BA</busSignalName></signal><signal><componentSignalName>MDDR_DQS_TMATCH_0_IN</componentSignalName><busSignalName>MDDR_DQS_TMATCH_0_IN</busSignalName></signal><signal><componentSignalName>MDDR_DM_RDQS</componentSignalName><busSignalName>MDDR_DM_RDQS</busSignalName></signal><signal><componentSignalName>MDDR_DQ</componentSignalName><busSignalName>MDDR_DQ</busSignalName></signal><signal><componentSignalName>MDDR_DQS</componentSignalName><busSignalName>MDDR_DQS</busSignalName></signal><signal><componentSignalName>MDDR_DQS_N</componentSignalName><busSignalName>MDDR_DQS_N</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>MCCC_CLK_BASE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS_TMATCH_0_OUT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CAS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CLK</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CLK_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CKE</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_ODT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_RAS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_RESET_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_WE_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS_TMATCH_0_IN</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MCCC_CLK_BASE_PLL_LOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_RESET_N_F2M</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>M3_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_RESET_N_M2F</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_CORE_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HREADYOUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HRESP</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HMASTLOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HRESP</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HMASTLOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HREADYOUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PRESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PRESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PCLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PWRITE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PENABLE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PSEL</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PSLVERR</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PENABLE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PSLVERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>M3_NMI</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>COMM_BLK_INT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_ADDR</name><direction>out</direction><left>15</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_BA</name><direction>out</direction><left>2</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DM_RDQS</name><direction>inout</direction><left>1</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQ</name><direction>inout</direction><left>15</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS</name><direction>inout</direction><left>1</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS_N</name><direction>inout</direction><left>1</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HBURST</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HSIZE</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HTRANS</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HSIZE</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HTRANS</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PRDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PADDR</name><direction>out</direction><left>15</left><right>2</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PWDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PRDATA</name><direction>out</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PWDATA</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_APB_S_PADDR</name><direction>in</direction><left>10</left><right>2</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_INT_M2F</name><direction>out</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_INT_F2M</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>