{
  "Top": "FFT_DIT_RN",
  "RtlTop": "FFT_DIT_RN",
  "RtlPrefix": "",
  "RtlSubPrefix": "FFT_DIT_RN_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::vector<std::complex<float>, 4>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::vector<std::complex<float>, 4>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -unsafe_math_optimizations=1",
      "config_export -flow=syn",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FFT_DIT_RN"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "1259",
    "Latency": "1258"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FFT_DIT_RN",
    "Version": "1.0",
    "DisplayName": "Fft_dit_rn",
    "Revision": "2114173882",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FFT_DIT_RN_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/testbench.cpp",
      "..\/..\/FFT.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_pipeline_DIT.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_Stage2_vectorstreamIn_arrayOut_parametize.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_stage_spatial_unroll_3_s.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_stage_spatial_unroll_4_s.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_stage_spatial_unroll_5_s.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_stage_spatial_unroll_6_s.vhd",
      "impl\/vhdl\/FFT_DIT_RN_FFT_stage_spatial_unroll_7_s.vhd",
      "impl\/vhdl\/FFT_DIT_RN_fifo_w256_d2_S.vhd",
      "impl\/vhdl\/FFT_DIT_RN_fifo_w256_d8_A.vhd",
      "impl\/vhdl\/FFT_DIT_RN_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/FFT_DIT_RN_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/FFT_DIT_RN_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN_output_result_array_to_stream.vhd",
      "impl\/vhdl\/FFT_DIT_RN_reverse_input_stream_UF2.vhd",
      "impl\/vhdl\/FFT_DIT_RN_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.vhd",
      "impl\/vhdl\/FFT_DIT_RN_reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.vhd",
      "impl\/vhdl\/FFT_DIT_RN_reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.vhd",
      "impl\/vhdl\/FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb.vhd",
      "impl\/vhdl\/FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore.vhd",
      "impl\/vhdl\/FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FFT_DIT_RN_sparsemux_7_2_5_1_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN_sparsemux_17_4_32_1_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN_sparsemux_33_5_32_1_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN_sparsemux_65_6_32_1_1.vhd",
      "impl\/vhdl\/FFT_DIT_RN.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W.dat",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W.dat",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore.dat",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore.dat",
      "impl\/verilog\/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_pipeline_DIT.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_Stage2_vectorstreamIn_arrayOut_parametize.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_stage_spatial_unroll_3_s.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_stage_spatial_unroll_4_s.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_stage_spatial_unroll_5_s.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_stage_spatial_unroll_6_s.v",
      "impl\/verilog\/FFT_DIT_RN_FFT_stage_spatial_unroll_7_s.v",
      "impl\/verilog\/FFT_DIT_RN_fifo_w256_d2_S.v",
      "impl\/verilog\/FFT_DIT_RN_fifo_w256_d8_A.v",
      "impl\/verilog\/FFT_DIT_RN_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/FFT_DIT_RN_flow_control_loop_pipe.v",
      "impl\/verilog\/FFT_DIT_RN_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1.v",
      "impl\/verilog\/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1.v",
      "impl\/verilog\/FFT_DIT_RN_hls_deadlock_detection_unit.v",
      "impl\/verilog\/FFT_DIT_RN_hls_deadlock_detector.vh",
      "impl\/verilog\/FFT_DIT_RN_hls_deadlock_report_unit.vh",
      "impl\/verilog\/FFT_DIT_RN_output_result_array_to_stream.v",
      "impl\/verilog\/FFT_DIT_RN_reverse_input_stream_UF2.v",
      "impl\/verilog\/FFT_DIT_RN_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.v",
      "impl\/verilog\/FFT_DIT_RN_reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.v",
      "impl\/verilog\/FFT_DIT_RN_reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.v",
      "impl\/verilog\/FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb.v",
      "impl\/verilog\/FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore.dat",
      "impl\/verilog\/FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore.v",
      "impl\/verilog\/FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FFT_DIT_RN_sparsemux_7_2_5_1_1.v",
      "impl\/verilog\/FFT_DIT_RN_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/FFT_DIT_RN_sparsemux_17_4_32_1_1.v",
      "impl\/verilog\/FFT_DIT_RN_sparsemux_33_5_32_1_1.v",
      "impl\/verilog\/FFT_DIT_RN_sparsemux_65_6_32_1_1.v",
      "impl\/verilog\/FFT_DIT_RN.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl",
      "impl\/misc\/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl",
      "impl\/misc\/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FFT_DIT_RN.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_r": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "256",
      "portPrefix": "in_r_",
      "portMap": {
        "in_r_dout": "RD_DATA",
        "in_r_empty_n": "EMPTY_N",
        "in_r_read": "RD_EN"
      },
      "ports": [
        "in_r_dout",
        "in_r_empty_n",
        "in_r_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "256",
      "portPrefix": "out_r_",
      "portMap": {
        "out_r_din": "WR_DATA",
        "out_r_full_n": "FULL_N",
        "out_r_write": "WR_EN"
      },
      "ports": [
        "out_r_din",
        "out_r_full_n",
        "out_r_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_r_dout": {
      "dir": "in",
      "width": "256"
    },
    "in_r_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_read": {
      "dir": "out",
      "width": "1"
    },
    "out_r_din": {
      "dir": "out",
      "width": "256"
    },
    "out_r_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_r_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FFT_DIT_RN",
      "BindInstances": "mid_fifo_U revIdxTab_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_U FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_U",
      "Instances": [
        {
          "ModuleName": "FFT_pipeline_DIT",
          "InstanceName": "grp_FFT_pipeline_DIT_fu_154",
          "Instances": [
            {
              "ModuleName": "FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc",
              "InstanceName": "FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0",
              "BindInstances": "number_fu_67_p2 icmp_ln650_fu_73_p2"
            },
            {
              "ModuleName": "FFT_DIT_spatial_unroll_CY_stream_vector",
              "InstanceName": "FFT_DIT_spatial_unroll_CY_stream_vector_U0",
              "BindInstances": "reverse_in_stream_vector_U data_s1_stream_vector_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_U",
              "Instances": [
                {
                  "ModuleName": "reverse_input_stream_UF2",
                  "InstanceName": "reverse_input_stream_UF2_U0",
                  "BindInstances": "reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_U reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_U reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_U",
                  "Instances": [
                    {
                      "ModuleName": "reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc",
                      "InstanceName": "reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0",
                      "BindInstances": "i_fu_430_p2 icmp_ln258_fu_436_p2"
                    },
                    {
                      "ModuleName": "reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc",
                      "InstanceName": "reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0",
                      "BindInstances": "i_fu_312_p2 add_ln285_1_fu_349_p2 add_ln285_2_fu_354_p2 icmp_ln298_fu_432_p2 select_ln298_fu_437_p3 icmp_ln298_1_fu_444_p2 select_ln298_1_fu_595_p3 icmp_ln298_2_fu_449_p2 p_0_079_i_fu_600_p3 select_ln298_2_fu_454_p3 select_ln298_3_fu_607_p3 p_0_180_i_fu_612_p3 select_ln298_4_fu_461_p3 select_ln298_5_fu_619_p3 p_0_079_1_i_fu_624_p3 select_ln298_6_fu_469_p3 select_ln298_7_fu_631_p3 p_0_180_1_i_fu_636_p3 select_ln298_8_fu_477_p3 select_ln298_9_fu_643_p3 p_0_079_2_i_fu_648_p3 select_ln298_10_fu_485_p3 select_ln298_11_fu_655_p3 p_0_180_2_i_fu_660_p3 select_ln298_12_fu_493_p3 select_ln298_13_fu_667_p3 p_0_079_3_i_fu_672_p3 select_ln298_14_fu_500_p3 select_ln298_15_fu_679_p3 p_0_180_3_i_fu_684_p3 sparsemux_7_2_5_1_1_U11 sparsemux_7_2_5_1_1_U12 sparsemux_7_2_5_1_1_U13 sparsemux_7_2_5_1_1_U14 icmp_ln279_fu_338_p2"
                    },
                    {
                      "ModuleName": "reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc",
                      "InstanceName": "reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0",
                      "BindInstances": "i_fu_189_p2 icmp_ln357_fu_195_p2"
                    }
                  ]
                },
                {
                  "ModuleName": "FFT_Stage1_vectorstream_parameterize",
                  "InstanceName": "FFT_Stage1_vectorstream_parameterize_U0",
                  "Instances": [{
                      "ModuleName": "FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc",
                      "InstanceName": "FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0",
                      "BindInstances": "fadd_32ns_32ns_32_14_no_dsp_1_U47 fadd_32ns_32ns_32_14_no_dsp_1_U48 fsub_32ns_32ns_32_14_no_dsp_1_U49 fsub_32ns_32ns_32_14_no_dsp_1_U50 fadd_32ns_32ns_32_14_no_dsp_1_U51 fadd_32ns_32ns_32_14_no_dsp_1_U52 fsub_32ns_32ns_32_14_no_dsp_1_U53 fsub_32ns_32ns_32_14_no_dsp_1_U54 m_fu_281_p2 icmp_ln496_fu_287_p2"
                    }]
                },
                {
                  "ModuleName": "FFT_Stage2_vectorstreamIn_arrayOut_parametize",
                  "InstanceName": "FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0",
                  "BindInstances": "fadd_32ns_32ns_32_14_no_dsp_1_U61 fadd_32ns_32ns_32_14_no_dsp_1_U62 fsub_32ns_32ns_32_14_no_dsp_1_U63 fsub_32ns_32ns_32_14_no_dsp_1_U64 fadd_32ns_32ns_32_14_no_dsp_1_U65 fsub_32ns_32ns_32_14_no_dsp_1_U66 fsub_32ns_32ns_32_14_no_dsp_1_U67 fadd_32ns_32ns_32_14_no_dsp_1_U68 m_fu_460_p2"
                },
                {
                  "ModuleName": "FFT_stage_spatial_unroll_3_s",
                  "InstanceName": "FFT_stage_spatial_unroll_3_U0",
                  "BindInstances": "select_ln413_fu_634_p3 m_fu_642_p3 empty_fu_650_p2 c_fu_761_p3 d_fu_768_p3 icmp_ln11_fu_775_p2 d0_real_fu_780_p3 d0_imag_fu_785_p3 a_fu_790_p3 d1_real_13_fu_797_p3 add_ln413_4_fu_608_p2 xor_ln17_fu_859_p2 fmul_32ns_32ns_32_8_max_dsp_1_U90 fmul_32ns_32ns_32_8_max_dsp_1_U91 fmul_32ns_32ns_32_8_max_dsp_1_U92 fmul_32ns_32ns_32_8_max_dsp_1_U93 fsub_32ns_32ns_32_14_no_dsp_1_U78 fadd_32ns_32ns_32_14_no_dsp_1_U79 fadd_32ns_32ns_32_14_no_dsp_1_U82 fadd_32ns_32ns_32_14_no_dsp_1_U83 fsub_32ns_32ns_32_14_no_dsp_1_U84 fsub_32ns_32ns_32_14_no_dsp_1_U85 tw_fu_804_p3 icmp_ln11_1_fu_818_p2 select_ln11_fu_824_p3 d1_fu_830_p3 select_ln11_2_fu_836_p3 d1_22_fu_842_p3 fmul_32ns_32ns_32_8_max_dsp_1_U94 fmul_32ns_32ns_32_8_max_dsp_1_U95 fmul_32ns_32ns_32_8_max_dsp_1_U96 fmul_32ns_32ns_32_8_max_dsp_1_U97 fsub_32ns_32ns_32_14_no_dsp_1_U80 fadd_32ns_32ns_32_14_no_dsp_1_U81 fadd_32ns_32ns_32_14_no_dsp_1_U86 fadd_32ns_32ns_32_14_no_dsp_1_U87 fsub_32ns_32ns_32_14_no_dsp_1_U88 fsub_32ns_32ns_32_14_no_dsp_1_U89 k_fu_720_p2 xor_ln416_fu_734_p2 add_ln413_fu_740_p2 icmp_ln413_fu_614_p2"
                },
                {
                  "ModuleName": "FFT_stage_spatial_unroll_4_s",
                  "InstanceName": "FFT_stage_spatial_unroll_4_U0",
                  "BindInstances": "select_ln413_fu_536_p3 m_fu_544_p3 sparsemux_9_3_32_1_1_U131 sparsemux_9_3_32_1_1_U132 add_ln413_3_fu_510_p2 xor_ln17_fu_764_p2 fmul_32ns_32ns_32_8_max_dsp_1_U123 fmul_32ns_32ns_32_8_max_dsp_1_U124 fmul_32ns_32ns_32_8_max_dsp_1_U125 fmul_32ns_32ns_32_8_max_dsp_1_U126 fsub_32ns_32ns_32_14_no_dsp_1_U111 fadd_32ns_32ns_32_14_no_dsp_1_U112 fadd_32ns_32ns_32_14_no_dsp_1_U115 fadd_32ns_32ns_32_14_no_dsp_1_U116 fsub_32ns_32ns_32_14_no_dsp_1_U117 fsub_32ns_32ns_32_14_no_dsp_1_U118 sparsemux_9_3_32_1_1_U133 sparsemux_9_3_32_1_1_U134 fmul_32ns_32ns_32_8_max_dsp_1_U127 fmul_32ns_32ns_32_8_max_dsp_1_U128 fmul_32ns_32ns_32_8_max_dsp_1_U129 fmul_32ns_32ns_32_8_max_dsp_1_U130 fsub_32ns_32ns_32_14_no_dsp_1_U113 fadd_32ns_32ns_32_14_no_dsp_1_U114 fadd_32ns_32ns_32_14_no_dsp_1_U119 fadd_32ns_32ns_32_14_no_dsp_1_U120 fsub_32ns_32ns_32_14_no_dsp_1_U121 fsub_32ns_32ns_32_14_no_dsp_1_U122 k_fu_620_p2 xor_ln416_fu_634_p2 add_ln413_fu_640_p2 icmp_ln413_fu_516_p2"
                },
                {
                  "ModuleName": "FFT_stage_spatial_unroll_5_s",
                  "InstanceName": "FFT_stage_spatial_unroll_5_U0",
                  "BindInstances": "select_ln413_fu_558_p3 m_fu_566_p3 sparsemux_17_4_32_1_1_U164 sparsemux_17_4_32_1_1_U165 add_ln413_2_fu_532_p2 xor_ln17_fu_850_p2 fmul_32ns_32ns_32_8_max_dsp_1_U156 fmul_32ns_32ns_32_8_max_dsp_1_U157 fmul_32ns_32ns_32_8_max_dsp_1_U158 fmul_32ns_32ns_32_8_max_dsp_1_U159 fsub_32ns_32ns_32_14_no_dsp_1_U144 fadd_32ns_32ns_32_14_no_dsp_1_U145 fadd_32ns_32ns_32_14_no_dsp_1_U148 fadd_32ns_32ns_32_14_no_dsp_1_U149 fsub_32ns_32ns_32_14_no_dsp_1_U150 fsub_32ns_32ns_32_14_no_dsp_1_U151 sparsemux_17_4_32_1_1_U166 sparsemux_17_4_32_1_1_U167 fmul_32ns_32ns_32_8_max_dsp_1_U160 fmul_32ns_32ns_32_8_max_dsp_1_U161 fmul_32ns_32ns_32_8_max_dsp_1_U162 fmul_32ns_32ns_32_8_max_dsp_1_U163 fsub_32ns_32ns_32_14_no_dsp_1_U146 fadd_32ns_32ns_32_14_no_dsp_1_U147 fadd_32ns_32ns_32_14_no_dsp_1_U152 fadd_32ns_32ns_32_14_no_dsp_1_U153 fsub_32ns_32ns_32_14_no_dsp_1_U154 fsub_32ns_32ns_32_14_no_dsp_1_U155 k_fu_642_p2 xor_ln416_fu_656_p2 add_ln413_fu_662_p2 icmp_ln413_fu_538_p2"
                },
                {
                  "ModuleName": "FFT_stage_spatial_unroll_6_s",
                  "InstanceName": "FFT_stage_spatial_unroll_6_U0",
                  "BindInstances": "select_ln413_fu_604_p3 m_fu_612_p3 sparsemux_33_5_32_1_1_U197 sparsemux_33_5_32_1_1_U198 add_ln413_1_fu_578_p2 xor_ln17_fu_1022_p2 fmul_32ns_32ns_32_8_max_dsp_1_U189 fmul_32ns_32ns_32_8_max_dsp_1_U190 fmul_32ns_32ns_32_8_max_dsp_1_U191 fmul_32ns_32ns_32_8_max_dsp_1_U192 fsub_32ns_32ns_32_14_no_dsp_1_U177 fadd_32ns_32ns_32_14_no_dsp_1_U178 fadd_32ns_32ns_32_14_no_dsp_1_U181 fadd_32ns_32ns_32_14_no_dsp_1_U182 fsub_32ns_32ns_32_14_no_dsp_1_U183 fsub_32ns_32ns_32_14_no_dsp_1_U184 sparsemux_33_5_32_1_1_U199 sparsemux_33_5_32_1_1_U200 fmul_32ns_32ns_32_8_max_dsp_1_U193 fmul_32ns_32ns_32_8_max_dsp_1_U194 fmul_32ns_32ns_32_8_max_dsp_1_U195 fmul_32ns_32ns_32_8_max_dsp_1_U196 fsub_32ns_32ns_32_14_no_dsp_1_U179 fadd_32ns_32ns_32_14_no_dsp_1_U180 fadd_32ns_32ns_32_14_no_dsp_1_U185 fadd_32ns_32ns_32_14_no_dsp_1_U186 fsub_32ns_32ns_32_14_no_dsp_1_U187 fsub_32ns_32ns_32_14_no_dsp_1_U188 k_fu_686_p2 xor_ln416_fu_700_p2 add_ln413_fu_706_p2 icmp_ln413_fu_584_p2"
                },
                {
                  "ModuleName": "FFT_stage_spatial_unroll_7_s",
                  "InstanceName": "FFT_stage_spatial_unroll_7_U0",
                  "BindInstances": "sparsemux_65_6_32_1_1_U230 sparsemux_65_6_32_1_1_U231 xor_ln17_fu_1232_p2 fmul_32ns_32ns_32_8_max_dsp_1_U222 fmul_32ns_32ns_32_8_max_dsp_1_U223 fmul_32ns_32ns_32_8_max_dsp_1_U224 fmul_32ns_32ns_32_8_max_dsp_1_U225 fsub_32ns_32ns_32_14_no_dsp_1_U210 fadd_32ns_32ns_32_14_no_dsp_1_U211 fadd_32ns_32ns_32_14_no_dsp_1_U214 fadd_32ns_32ns_32_14_no_dsp_1_U215 fsub_32ns_32ns_32_14_no_dsp_1_U216 fsub_32ns_32ns_32_14_no_dsp_1_U217 sparsemux_65_6_32_1_1_U232 sparsemux_65_6_32_1_1_U233 fmul_32ns_32ns_32_8_max_dsp_1_U226 fmul_32ns_32ns_32_8_max_dsp_1_U227 fmul_32ns_32ns_32_8_max_dsp_1_U228 fmul_32ns_32ns_32_8_max_dsp_1_U229 fsub_32ns_32ns_32_14_no_dsp_1_U212 fadd_32ns_32ns_32_14_no_dsp_1_U213 fadd_32ns_32ns_32_14_no_dsp_1_U218 fadd_32ns_32ns_32_14_no_dsp_1_U219 fsub_32ns_32ns_32_14_no_dsp_1_U220 fsub_32ns_32ns_32_14_no_dsp_1_U221 k_fu_662_p2"
                },
                {
                  "ModuleName": "output_result_array_to_stream",
                  "InstanceName": "output_result_array_to_stream_U0",
                  "BindInstances": "i_fu_203_p2 icmp_ln56_fu_209_p2"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1",
          "InstanceName": "grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251",
          "BindInstances": "icmp_ln757_fu_202_p2 add_ln757_fu_208_p2"
        },
        {
          "ModuleName": "FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1",
          "InstanceName": "grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272",
          "BindInstances": "icmp_ln734_fu_107_p2 add_ln734_fu_113_p2 icmp_ln736_fu_136_p2 p_buf_1_U p_buf_U"
        },
        {
          "ModuleName": "FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2",
          "InstanceName": "grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282",
          "BindInstances": "icmp_ln764_fu_175_p2 add_ln764_fu_181_p2"
        }
      ]
    },
    "Info": {
      "FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reverse_input_stream_UF2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_Stage1_vectorstream_parameterize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_Stage2_vectorstreamIn_arrayOut_parametize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "output_result_array_to_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_DIT_spatial_unroll_CY_stream_vector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_pipeline_DIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_DIT_RN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=2 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.322"
        },
        "Loops": [{
            "Name": "LOOP_REVIDTAB",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "100",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Loops": [{
            "Name": "READ_STREAM_INPUT",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=2 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Loops": [{
            "Name": "FROM_BLOCK_TO_CYCLIC",
            "TripCount": "32",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "837",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1045",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Loops": [{
            "Name": "STREAM_OUT_REVERSE",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "reverse_input_stream_UF2": {
        "Latency": {
          "LatencyBest": "107",
          "LatencyAvg": "107",
          "LatencyWorst": "107",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "5",
          "FF": "1370",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc": {
        "Latency": {
          "LatencyBest": "46",
          "LatencyAvg": "46",
          "LatencyWorst": "46",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Loops": [{
            "Name": "FFT_Stage1",
            "TripCount": "32",
            "Latency": "44",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "5121",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "4848",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_Stage1_vectorstream_parameterize": {
        "Latency": {
          "LatencyBest": "46",
          "LatencyAvg": "46",
          "LatencyWorst": "46",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "5121",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "4848",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_Stage2_vectorstreamIn_arrayOut_parametize": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.091"
        },
        "Loops": [{
            "Name": "FFT_Stage2",
            "TripCount": "32",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "5452",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "4862",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_3_s": {
        "Latency": {
          "LatencyBest": "74",
          "LatencyAvg": "74",
          "LatencyWorst": "74",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Loops": [{
            "Name": "R_Pair_loop_R_Group_loop",
            "TripCount": "32",
            "Latency": "72",
            "PipelineII": "1",
            "PipelineDepth": "42"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "13276",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "10657",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "20",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_4_s": {
        "Latency": {
          "LatencyBest": "74",
          "LatencyAvg": "74",
          "LatencyWorst": "74",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=2 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Loops": [{
            "Name": "R_Pair_loop_R_Group_loop",
            "TripCount": "32",
            "Latency": "72",
            "PipelineII": "1",
            "PipelineDepth": "42"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "12808",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "10326",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "19",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_5_s": {
        "Latency": {
          "LatencyBest": "74",
          "LatencyAvg": "74",
          "LatencyWorst": "74",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=2 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Loops": [{
            "Name": "R_Pair_loop_R_Group_loop",
            "TripCount": "32",
            "Latency": "72",
            "PipelineII": "1",
            "PipelineDepth": "42"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "12810",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "10415",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "19",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_6_s": {
        "Latency": {
          "LatencyBest": "74",
          "LatencyAvg": "74",
          "LatencyWorst": "74",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=2 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Loops": [{
            "Name": "R_Pair_loop_R_Group_loop",
            "TripCount": "32",
            "Latency": "72",
            "PipelineII": "1",
            "PipelineDepth": "42"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "12815",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "10511",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "19",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_7_s": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.046"
        },
        "Loops": [{
            "Name": "R_Group_loop_bflySize_equal_FFT_NUM",
            "TripCount": "32",
            "Latency": "70",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "12531",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "10694",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "20",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "output_result_array_to_stream": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.956"
        },
        "Loops": [{
            "Name": "PostP_Fwd_loop",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_DIT_spatial_unroll_CY_stream_vector": {
        "Latency": {
          "LatencyBest": "477",
          "LatencyAvg": "477",
          "LatencyWorst": "477",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.091"
        },
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "34",
          "DSP": "120",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "54",
          "FF": "78705",
          "AVAIL_FF": "106400",
          "UTIL_FF": "73",
          "LUT": "64080",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "120",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_pipeline_DIT": {
        "Latency": {
          "LatencyBest": "477",
          "LatencyAvg": "477",
          "LatencyWorst": "477",
          "PipelineII": "256",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.091"
        },
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "34",
          "DSP": "120",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "54",
          "FF": "78743",
          "AVAIL_FF": "106400",
          "UTIL_FF": "74",
          "LUT": "64214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "120",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "131",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.870"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_757_1",
            "TripCount": "64",
            "Latency": "129",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "283",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1": {
        "Latency": {
          "LatencyBest": "644",
          "LatencyAvg": "644",
          "LatencyWorst": "644",
          "PipelineII": "643",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.322"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_734_1",
            "TripCount": "128",
            "Latency": "642",
            "PipelineII": "5",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "269",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "190",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2": {
        "Latency": {
          "LatencyBest": "132",
          "LatencyAvg": "132",
          "LatencyWorst": "132",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.870"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_764_2",
            "TripCount": "64",
            "Latency": "130",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "279",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "112",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_DIT_RN": {
        "Latency": {
          "LatencyBest": "1258",
          "LatencyAvg": "1258",
          "LatencyWorst": "1258",
          "PipelineII": "1259",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "5.091"
        },
        "Area": {
          "BRAM_18K": "123",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "43",
          "DSP": "120",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "54",
          "FF": "79998",
          "AVAIL_FF": "106400",
          "UTIL_FF": "75",
          "LUT": "65078",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "122",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-16 18:22:48 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
