

================================================================
== Vivado HLS Report for 'Accelerator_Quant_Block_proc'
================================================================
* Date:           Thu Oct 29 22:12:28 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.01|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   72|   84|   72|   84|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+-----+-----+-----+-----+----------+
        |                                    |                          |  Latency  |  Interval | Pipeline |
        |              Instance              |          Module          | min | max | min | max |   Type   |
        +------------------------------------+--------------------------+-----+-----+-----+-----+----------+
        |grp_Accelerator_DOT_Divide_fu_29    |Accelerator_DOT_Divide    |   83|   83|   84|   84| dataflow |
        |grp_Accelerator_DOT_Multiply_fu_37  |Accelerator_DOT_Multiply  |   71|   71|   72|   72| dataflow |
        +------------------------------------+--------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      6|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|    1927|   2609|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     37|
|Register         |        -|      -|       8|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    1935|   2652|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------+---------+-------+------+------+
    |              Instance              |          Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------+--------------------------+---------+-------+------+------+
    |grp_Accelerator_DOT_Divide_fu_29    |Accelerator_DOT_Divide    |        0|      0|  1337|  1658|
    |grp_Accelerator_DOT_Multiply_fu_37  |Accelerator_DOT_Multiply  |        0|      3|   590|   951|
    +------------------------------------+--------------------------+---------+-------+------+------+
    |Total                               |                          |        0|      3|  1927|  2609|
    +------------------------------------+--------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_106  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_85   |    and   |      0|  0|   1|           1|           1|
    |cond_fu_45_p2   |   icmp   |      0|  0|   3|           8|           1|
    |ap_sig_bdd_42   |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   6|          11|           4|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                            | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |X_read                                                       |   1|          3|    1|          3|
    |Y_din                                                        |  32|          2|   32|         64|
    |Y_write                                                      |   1|          3|    1|          3|
    |ap_NS_fsm                                                    |   1|          3|    1|          3|
    |ap_sig_startack_grp_Accelerator_DOT_Divide_fu_29_ap_ready    |   1|          2|    1|          2|
    |ap_sig_startack_grp_Accelerator_DOT_Multiply_fu_37_ap_ready  |   1|          2|    1|          2|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                        |  37|         15|   37|         77|
    +-------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  2|   0|    2|          0|
    |ap_done_reg                                                  |  1|   0|    1|          0|
    |ap_reg_startack_grp_Accelerator_DOT_Divide_fu_29_ap_ready    |  1|   0|    1|          0|
    |ap_reg_startack_grp_Accelerator_DOT_Multiply_fu_37_ap_ready  |  1|   0|    1|          0|
    |cond_reg_51                                                  |  1|   0|    1|          0|
    |grp_Accelerator_DOT_Divide_fu_29_ap_start_ap_start_reg       |  1|   0|    1|          0|
    |grp_Accelerator_DOT_Multiply_fu_37_ap_start_ap_start_reg     |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        |  8|   0|    8|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Accelerator_Quant_Block__proc | return value |
|function_r   |  in |    8|   ap_none  |           function_r          |    scalar    |
|X_dout       |  in |   32|   ap_fifo  |               X               |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |               X               |    pointer   |
|X_read       | out |    1|   ap_fifo  |               X               |    pointer   |
|Y_din        | out |   32|   ap_fifo  |               Y               |    pointer   |
|Y_full_n     |  in |    1|   ap_fifo  |               Y               |    pointer   |
|Y_write      | out |    1|   ap_fifo  |               Y               |    pointer   |
+-------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.00ns
ST_1: stg_3 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %Y, [8 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(float* %X, [8 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

ST_1: function_read [1/1] 0.00ns
newFuncRoot:2  %function_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %function_r)

ST_1: cond [1/1] 2.00ns
newFuncRoot:3  %cond = icmp eq i8 %function_read, 1

ST_1: stg_7 [1/1] 0.00ns
newFuncRoot:4  br i1 %cond, label %0, label %1

ST_1: stg_8 [2/2] 0.00ns
:0  call fastcc void @Accelerator_DOT_Divide(float* %X, float* %Y)

ST_1: stg_9 [2/2] 0.00ns
:0  call fastcc void @Accelerator_DOT_Multiply(float* %X, float* %Y)


 <State 2>: 0.00ns
ST_2: stg_10 [1/2] 0.00ns
:0  call fastcc void @Accelerator_DOT_Divide(float* %X, float* %Y)

ST_2: stg_11 [1/1] 0.00ns
:1  br label %.ret.exitStub

ST_2: stg_12 [1/2] 0.00ns
:0  call fastcc void @Accelerator_DOT_Multiply(float* %X, float* %Y)

ST_2: stg_13 [1/1] 0.00ns
:1  br label %.ret.exitStub

ST_2: stg_14 [1/1] 0.00ns
.ret.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9aa1e934c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x9a9a2c6fb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x9aa1e9df00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3         (specinterface) [ 000]
stg_4         (specinterface) [ 000]
function_read (read         ) [ 000]
cond          (icmp         ) [ 011]
stg_7         (br           ) [ 000]
stg_10        (call         ) [ 000]
stg_11        (br           ) [ 000]
stg_12        (call         ) [ 000]
stg_13        (br           ) [ 000]
stg_14        (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="function_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_DOT_Divide"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_DOT_Multiply"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="function_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="8" slack="0"/>
<pin id="24" dir="0" index="1" bw="8" slack="0"/>
<pin id="25" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="function_read/1 "/>
</bind>
</comp>

<comp id="29" class="1004" name="grp_Accelerator_DOT_Divide_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="0" slack="0"/>
<pin id="31" dir="0" index="1" bw="32" slack="0"/>
<pin id="32" dir="0" index="2" bw="32" slack="0"/>
<pin id="33" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_8/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_Accelerator_DOT_Multiply_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="0" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="0"/>
<pin id="40" dir="0" index="2" bw="32" slack="0"/>
<pin id="41" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_9/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="cond_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="8" slack="0"/>
<pin id="48" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="51" class="1005" name="cond_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="1"/>
<pin id="53" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="14" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="34"><net_src comp="18" pin="0"/><net_sink comp="29" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="29" pin=1"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="29" pin=2"/></net>

<net id="42"><net_src comp="20" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="37" pin=2"/></net>

<net id="49"><net_src comp="22" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="54"><net_src comp="45" pin="2"/><net_sink comp="51" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {}
	Port: Y | {1 2 }
  - Chain level:
	State 1
		stg_7 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|   call   |  grp_Accelerator_DOT_Divide_fu_29  |    0    |  4.174  |   1573  |   1736  |
|          | grp_Accelerator_DOT_Multiply_fu_37 |    3    |  3.806  |   827   |   1031  |
|----------|------------------------------------|---------|---------|---------|---------|
|   icmp   |             cond_fu_45             |    0    |    0    |    0    |    3    |
|----------|------------------------------------|---------|---------|---------|---------|
|   read   |      function_read_read_fu_22      |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    3    |   7.98  |   2400  |   2770  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|cond_reg_51|    1   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    7   |  2400  |  2770  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |  2401  |  2770  |
+-----------+--------+--------+--------+--------+
