!SESSION 2018-02-10 11:37:55.878 -----------------------------------------------
eclipse.buildId=2017.4
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_GB
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/ashley/Verilog/vga_out/vivado/vivado.sdk

!ENTRY org.eclipse.ui 2 0 2018-02-10 11:37:58.289
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2018-02-10 11:37:58.292
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2018-02-10 11:37:59.241
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2018-02-10 11:37:59.241
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:06.774
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:06.774
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:06.782
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:06.782
!MESSAGE XSCT Command: [setws /home/ashley/Verilog/vga_out/vivado/vivado.sdk], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:07.540
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:07.541
!MESSAGE XSCT command with result: [setws /home/ashley/Verilog/vga_out/vivado/vivado.sdk], Result: [null, ]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:08.216
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:10.346
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:10.364
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:10.367
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Sat Feb 10 11:24:47 2018",
"vivado_version": "2017.4",
"part": "xc7z010clg400-1",
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:10.374
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:10.380
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf], Result: [null, {"clk_wiz": {"hier_name": "clk_wiz",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"vga_out_0": {"hier_name": "vga_out_0",
"type": "vga_out",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:42.479
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.922
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.923
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.940
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/temp1518262722472/system.hdf], Result: [null, {"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_can_0": {"hier_name": "ps7_can_0",
"type": "ps7_can",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.943
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.950
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /tmp/temp1518262722472/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos901_xilinx_v1_1": {"name": "freertos901_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/ThirdParty/bsp/freertos901_xilinx_v1_1",
},
"standalone_v6_5": {"name": "standalone",
"version": "6.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/bsp/standalone_v6_5",
},
},
"ps7_cortexa9_1": {"freertos901_xilinx_v1_1": {"name": "freertos901_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/ThirdParty/bsp/freertos901_xilinx_v1_1",
},
"standalone_v6_5": {"name": "standalone",
"version": "6.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/bsp/standalone_v6_5",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.966
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.968
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.974
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.976
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.976
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.978
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.980
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.981
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.988
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.994
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:43.995
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:44.054
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:44.059
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:44.092
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:44.095
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:44.127
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:47.065
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:47.067
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:47.189
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:47.192
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:47.236
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:47.238
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.233
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.239
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.240
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.241
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.245
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.340
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.343
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.419
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.435
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.476
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.480
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:38:58.485
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.767
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.768
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.769
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.779
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.782
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.866
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.867
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.909
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.915
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.947
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/temp1518262722472/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.948
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:05.952
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/temp1518262722472/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:13.959
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf bit], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:13.961
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf bit], Result: [null, top_wrapper.bit]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:13.962
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:13.964
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:18.504
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:18.506
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:33.325
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:34.383
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:34.393
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:35.728
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:35.731
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:35.738
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:35.739
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:35.758
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:35.760
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:35.872
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:35.872
!MESSAGE XSCT Command: [fpga -file /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/top_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:38.674
!MESSAGE XSCT command with result: [fpga -file /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/top_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:39.475
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:39:39.478
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY org.eclipse.debug.ui 4 0 2018-02-10 11:40:39.124
!MESSAGE Launch shortcut 'com.xilinx.sdk.launch.remote.shortcut' enablement expression caused exception. Shortcut was removed.
!STACK 1
org.eclipse.core.runtime.CoreException: No property tester contributes a property org.eclipse.jdt.launching.isContainer to type class org.eclipse.core.internal.resources.File
	at org.eclipse.core.internal.expressions.TypeExtensionManager.getProperty(TypeExtensionManager.java:127)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:97)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchConfigurationManager.getApplicableConfigurationTypes(LaunchConfigurationManager.java:736)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchConfigurationManager.getApplicableLaunchConfigurations(LaunchConfigurationManager.java:773)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getParticipatingLaunchConfigurations(LaunchingResourceManager.java:507)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getLabel(LaunchingResourceManager.java:324)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.computeLabels(LaunchingResourceManager.java:244)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager$1$1.run(LaunchingResourceManager.java:142)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
!SUBENTRY 1 org.eclipse.core.expressions 4 201 2018-02-10 11:40:39.132
!MESSAGE No property tester contributes a property org.eclipse.jdt.launching.isContainer to type class org.eclipse.core.internal.resources.File

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:40.052
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:40.055
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:41.664
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:41.673
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:43.593
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:43.594
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:43.595
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:43.644
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:43.645
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:43.656
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:43.656
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:43.679
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:43.680
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:44.002
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:44.003
!MESSAGE XSCT Command: [fpga -file /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/top_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:46.774
!MESSAGE XSCT command with result: [fpga -file /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/top_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:47.575
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:40:47.577
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:01.003
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:01.005
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:02.646
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:02.648
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:04.407
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:04.409
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:04.410
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:04.430
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:04.431
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:04.438
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:04.439
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:04.499
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:04.500
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:09.784
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:09.785
!MESSAGE XSCT Command: [fpga -file /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/top_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:09.976
!MESSAGE XSCT command with result: [fpga -file /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/top_wrapper.bit], Result: [{Format=JTAG node is not accessible, Time=1518262929976, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:14.097
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:14.099
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:15.607
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:15.617
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:17.434
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:17.439
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:17.440
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:17.488
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:17.489
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:17.497
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A (error DR shift through all ones)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:17.497
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:20.545
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:23.548
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A (error DR shift through all ones)" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:26.576
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:35.909
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:35.912
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:37.218
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:37.220
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:38.789
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:38.791
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:38.791
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:39.231
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:39.231
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:39.238
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279654355A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:39.239
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:39.258
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:39.259
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:39.382
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279654355A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:39.382
!MESSAGE XSCT Command: [fpga -file /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/top_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:42.312
!MESSAGE XSCT command with result: [fpga -file /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/top_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:43.115
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2018-02-10 11:42:43.117
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ashley/Verilog/vga_out/vivado/vivado.sdk/top_wrapper_hw_platform_0/system.hdf ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2018-02-10 11:57:35.478
!MESSAGE Executed Webtalk command
