digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1001906" [label="(Call,mod << 6 | op->operands[1].reg << 3 | op->operands[0].regs[0])"];
"1001907" [label="(Call,mod << 6)"];
"1000116" [label="(Call,mod = 0)"];
"1001898" [label="(Call,mod = 0x2)"];
"1001872" [label="(Call,mod = (offset > 128 || offset < -129) ? 0x2 : 0x1)"];
"1001910" [label="(Call,op->operands[1].reg << 3 | op->operands[0].regs[0])"];
"1001911" [label="(Call,op->operands[1].reg << 3)"];
"1001886" [label="(Call,op->operands[0].regs[0] == X86R_EBP)"];
"1001741" [label="(Call,op->operands[0].regs[0] == X86R_UNDEFINED)"];
"1001901" [label="(Call,data[l++] = mod << 6 | op->operands[1].reg << 3 | op->operands[0].regs[0])"];
"1001910" [label="(Call,op->operands[1].reg << 3 | op->operands[0].regs[0])"];
"1001872" [label="(Call,mod = (offset > 128 || offset < -129) ? 0x2 : 0x1)"];
"1001896" [label="(Identifier,X86R_EBP)"];
"1001907" [label="(Call,mod << 6)"];
"1003216" [label="(MethodReturn,static int)"];
"1001741" [label="(Call,op->operands[0].regs[0] == X86R_UNDEFINED)"];
"1001958" [label="(Call,mod == 2)"];
"1001897" [label="(Block,)"];
"1001909" [label="(Literal,6)"];
"1003040" [label="(Call,mod << 5)"];
"1001742" [label="(Call,op->operands[0].regs[0])"];
"1001935" [label="(Identifier,op)"];
"1001915" [label="(Identifier,op)"];
"1001919" [label="(Literal,3)"];
"1001751" [label="(Identifier,X86R_UNDEFINED)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1000117" [label="(Identifier,mod)"];
"1001846" [label="(Call,op->operands[0].regs[1] << 3 | op->operands[0].regs[0])"];
"1001908" [label="(Identifier,mod)"];
"1000118" [label="(Literal,0)"];
"1001906" [label="(Call,mod << 6 | op->operands[1].reg << 3 | op->operands[0].regs[0])"];
"1001920" [label="(Call,op->operands[0].regs[0])"];
"1001903" [label="(Identifier,data)"];
"1001806" [label="(Identifier,op)"];
"1001873" [label="(Identifier,mod)"];
"1001740" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_UNDEFINED))"];
"1001886" [label="(Call,op->operands[0].regs[0] == X86R_EBP)"];
"1001811" [label="(Block,)"];
"1001755" [label="(Identifier,data)"];
"1001885" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_EBP))"];
"1000106" [label="(Block,)"];
"1001871" [label="(Block,)"];
"1001874" [label="(Call,(offset > 128 || offset < -129) ? 0x2 : 0x1)"];
"1001930" [label="(Call,op->operands[0].regs[0] == X86R_ESP)"];
"1000116" [label="(Call,mod = 0)"];
"1001813" [label="(Call,op->operands[0].regs[1] != X86R_UNDEFINED)"];
"1003082" [label="(Call,mod >= 0x2)"];
"1001900" [label="(Literal,0x2)"];
"1001911" [label="(Call,op->operands[1].reg << 3)"];
"1001912" [label="(Call,op->operands[1].reg)"];
"1001902" [label="(Call,data[l++])"];
"1001899" [label="(Identifier,mod)"];
"1001901" [label="(Call,data[l++] = mod << 6 | op->operands[1].reg << 3 | op->operands[0].regs[0])"];
"1001891" [label="(Identifier,op)"];
"1001898" [label="(Call,mod = 0x2)"];
"1000121" [label="(Identifier,base)"];
"1001887" [label="(Call,op->operands[0].regs[0])"];
"1001924" [label="(Identifier,op)"];
"1001906" -> "1001901"  [label="AST: "];
"1001906" -> "1001910"  [label="CFG: "];
"1001907" -> "1001906"  [label="AST: "];
"1001910" -> "1001906"  [label="AST: "];
"1001901" -> "1001906"  [label="CFG: "];
"1001906" -> "1003216"  [label="DDG: mod << 6"];
"1001906" -> "1003216"  [label="DDG: op->operands[1].reg << 3 | op->operands[0].regs[0]"];
"1001906" -> "1001901"  [label="DDG: mod << 6"];
"1001906" -> "1001901"  [label="DDG: op->operands[1].reg << 3 | op->operands[0].regs[0]"];
"1001907" -> "1001906"  [label="DDG: mod"];
"1001907" -> "1001906"  [label="DDG: 6"];
"1001910" -> "1001906"  [label="DDG: op->operands[1].reg << 3"];
"1001910" -> "1001906"  [label="DDG: op->operands[0].regs[0]"];
"1001907" -> "1001909"  [label="CFG: "];
"1001908" -> "1001907"  [label="AST: "];
"1001909" -> "1001907"  [label="AST: "];
"1001915" -> "1001907"  [label="CFG: "];
"1000116" -> "1001907"  [label="DDG: mod"];
"1001898" -> "1001907"  [label="DDG: mod"];
"1001872" -> "1001907"  [label="DDG: mod"];
"1001907" -> "1001958"  [label="DDG: mod"];
"1000116" -> "1000106"  [label="AST: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000121" -> "1000116"  [label="CFG: "];
"1000116" -> "1003216"  [label="DDG: mod"];
"1000116" -> "1003040"  [label="DDG: mod"];
"1000116" -> "1003082"  [label="DDG: mod"];
"1001898" -> "1001897"  [label="AST: "];
"1001898" -> "1001900"  [label="CFG: "];
"1001899" -> "1001898"  [label="AST: "];
"1001900" -> "1001898"  [label="AST: "];
"1001903" -> "1001898"  [label="CFG: "];
"1001872" -> "1001871"  [label="AST: "];
"1001872" -> "1001874"  [label="CFG: "];
"1001873" -> "1001872"  [label="AST: "];
"1001874" -> "1001872"  [label="AST: "];
"1001891" -> "1001872"  [label="CFG: "];
"1001872" -> "1003216"  [label="DDG: (offset > 128 || offset < -129) ? 0x2 : 0x1"];
"1001910" -> "1001920"  [label="CFG: "];
"1001911" -> "1001910"  [label="AST: "];
"1001920" -> "1001910"  [label="AST: "];
"1001910" -> "1003216"  [label="DDG: op->operands[1].reg << 3"];
"1001911" -> "1001910"  [label="DDG: op->operands[1].reg"];
"1001911" -> "1001910"  [label="DDG: 3"];
"1001886" -> "1001910"  [label="DDG: op->operands[0].regs[0]"];
"1001910" -> "1001930"  [label="DDG: op->operands[0].regs[0]"];
"1001911" -> "1001919"  [label="CFG: "];
"1001912" -> "1001911"  [label="AST: "];
"1001919" -> "1001911"  [label="AST: "];
"1001924" -> "1001911"  [label="CFG: "];
"1001911" -> "1003216"  [label="DDG: op->operands[1].reg"];
"1001886" -> "1001885"  [label="AST: "];
"1001886" -> "1001896"  [label="CFG: "];
"1001887" -> "1001886"  [label="AST: "];
"1001896" -> "1001886"  [label="AST: "];
"1001899" -> "1001886"  [label="CFG: "];
"1001903" -> "1001886"  [label="CFG: "];
"1001886" -> "1003216"  [label="DDG: X86R_EBP"];
"1001886" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_EBP"];
"1001741" -> "1001886"  [label="DDG: op->operands[0].regs[0]"];
"1001741" -> "1001740"  [label="AST: "];
"1001741" -> "1001751"  [label="CFG: "];
"1001742" -> "1001741"  [label="AST: "];
"1001751" -> "1001741"  [label="AST: "];
"1001755" -> "1001741"  [label="CFG: "];
"1001806" -> "1001741"  [label="CFG: "];
"1001741" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1001741" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1001741" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_UNDEFINED"];
"1001741" -> "1001813"  [label="DDG: X86R_UNDEFINED"];
"1001741" -> "1001846"  [label="DDG: op->operands[0].regs[0]"];
"1001901" -> "1001811"  [label="AST: "];
"1001902" -> "1001901"  [label="AST: "];
"1001935" -> "1001901"  [label="CFG: "];
"1001901" -> "1003216"  [label="DDG: data[l++]"];
"1001901" -> "1003216"  [label="DDG: mod << 6 | op->operands[1].reg << 3 | op->operands[0].regs[0]"];
"1000104" -> "1001901"  [label="DDG: data"];
}
