{
    "vlsi.builtins.is_complete": false,
    "synthesis.outputs.output_files": [
        "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab-effort_high/syn-rundir/riscv_top.mapped.v"
    ],
    "synthesis.inputs.input_files": [
        "src-asic-lab/ALUdec.v",
        "src-asic-lab/ALU.v",
        "src-asic-lab/Memory151.v",
        "src-asic-lab/Riscv151.v",
        "src-asic-lab/riscv_arbiter.v",
        "src-asic-lab/riscv_top.v",
        "src-asic-lab/BranchComp.v",
        "src-asic-lab/BranchControl.v",
        "src-asic-lab/Cache.v",
        "src-asic-lab/CSR.v",
        "src-asic-lab/ImmDec.v",
        "src-asic-lab/ImmGen.v",
        "src-asic-lab/mux_21.v",
        "src-asic-lab/mux_41.v",
        "src-asic-lab/PCGen.v",
        "src-asic-lab/Regfile.v",
        "src-asic-lab/RiscvControl.v",
        "src-asic-lab/BranchControl.v",
        "src-asic-lab/HazardDetect.v",
        "src-asic-lab/RiscvDataFetch.v",
        "src-asic-lab/RiscvDataDX.v",
        "src-asic-lab/RiscvDataMW.v",
        "src-asic-lab/ALUop.vh",
        "src-asic-lab/ImmCode.vh",
        "src-asic-lab/const.vh",
        "src-asic-lab/LoadOp.vh",
        "src-asic-lab/Opcode.vh",
        "src-asic-lab/StoreOp.vh",
        "src-asic-lab/util.vh"
    ],
    "synthesis.inputs.top_module": "riscv_top",
    "synthesis.outputs.sdc": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab-effort_high/syn-rundir/riscv_top.mapped.sdc",
    "synthesis.outputs.seq_cells": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab-effort_high/syn-rundir/find_regs_cells.json",
    "synthesis.outputs.all_regs": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab-effort_high/syn-rundir/find_regs_paths.json",
    "synthesis.outputs.sdf_file": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab-effort_high/syn-rundir/riscv_top.mapped.sdf"
}