<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: Sciclient RM API Interface</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__SCICLIENT__FMW__RM__IF.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Sciclient RM API Interface<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW/DMSC FW</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>The DMSC firmware Resource Management (RM) (sub) system manages SoC shared resources. RM manages access and configuration of shared resources amongst SoC processing entities. RM provides a set of interfaces over which SoC processing entities can allocate, configure, and free shared resources. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:sciclient__rm_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__rm_8h.html">sciclient_rm.h</a></td></tr>
<tr class="memdesc:sciclient__rm_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file contains the definition of all the message IDs, message formats to be able to interact with the System Controller firmware for resource management. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9f5698910d64b1d911a639d097aafc8c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga9f5698910d64b1d911a639d097aafc8c">Sciclient_rmGetResourceRange</a> (const struct <a class="el" href="structtisci__msg__rm__get__resource__range__req.html">tisci_msg_rm_get_resource_range_req</a> *req, struct <a class="el" href="structtisci__msg__rm__get__resource__range__resp.html">tisci_msg_rm_get_resource_range_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:ga9f5698910d64b1d911a639d097aafc8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieves a host's assigned range for a resource.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga9f5698910d64b1d911a639d097aafc8c">More...</a><br /></td></tr>
<tr class="separator:ga9f5698910d64b1d911a639d097aafc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6e37561daa8837b8a68452da5853b0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga7f6e37561daa8837b8a68452da5853b0">Sciclient_rmIrqSet</a> (const struct <a class="el" href="structtisci__msg__rm__irq__set__req.html">tisci_msg_rm_irq_set_req</a> *req, const struct <a class="el" href="structtisci__msg__rm__irq__set__resp.html">tisci_msg_rm_irq_set_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:ga7f6e37561daa8837b8a68452da5853b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a peripheral to processor IRQ.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga7f6e37561daa8837b8a68452da5853b0">More...</a><br /></td></tr>
<tr class="separator:ga7f6e37561daa8837b8a68452da5853b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c36e6d2bb3ad46223ac5cfcdff5925d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga2c36e6d2bb3ad46223ac5cfcdff5925d">Sciclient_rmIrqRelease</a> (const struct <a class="el" href="structtisci__msg__rm__irq__release__req.html">tisci_msg_rm_irq_release_req</a> *req, uint32_t timeout)</td></tr>
<tr class="memdesc:ga2c36e6d2bb3ad46223ac5cfcdff5925d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Releases a peripheral to processor IRQ.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga2c36e6d2bb3ad46223ac5cfcdff5925d">More...</a><br /></td></tr>
<tr class="separator:ga2c36e6d2bb3ad46223ac5cfcdff5925d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0c68188c0ccf7d44138e2e985f7098"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga1c0c68188c0ccf7d44138e2e985f7098">Sciclient_rmIrqTranslateIrOutput</a> (uint16_t ir_dev_id, uint16_t ir_output, uint16_t dst_dev_id, uint16_t *dst_input)</td></tr>
<tr class="memdesc:ga1c0c68188c0ccf7d44138e2e985f7098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Translates an interrupt router output to the peripheral input it's connected to. The primary use of the function is to retrieve the processor input IRQ an interrupt router output is connected to.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga1c0c68188c0ccf7d44138e2e985f7098">More...</a><br /></td></tr>
<tr class="separator:ga1c0c68188c0ccf7d44138e2e985f7098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8867730c6de0bddbf249c1accab36c6c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga8867730c6de0bddbf249c1accab36c6c">Sciclient_rmIrqTranslateIaOutput</a> (uint16_t ia_dev_id, uint16_t ia_output, uint16_t dst_dev_id, uint16_t *dst_input)</td></tr>
<tr class="memdesc:ga8867730c6de0bddbf249c1accab36c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Translates an interrupt aggregator output to the peripheral input it's connected to. The primary use of the function is to retrieve the processor input IRQ or IR input an interrupt aggregator output is connected to.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga8867730c6de0bddbf249c1accab36c6c">More...</a><br /></td></tr>
<tr class="separator:ga8867730c6de0bddbf249c1accab36c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22170acf13b97130bd0abb17abf117b4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga22170acf13b97130bd0abb17abf117b4">Sciclient_rmIrqTranslateIrqInput</a> (uint16_t dst_dev_id, uint16_t dst_input, uint16_t src_dev_id, uint16_t *src_output)</td></tr>
<tr class="memdesc:ga22170acf13b97130bd0abb17abf117b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Translates a peripheral input to the connected interrupt router or aggregator output. The primary use of the function is to retrieve the interrupt router or aggregator output connected to a processor input IRQ.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga22170acf13b97130bd0abb17abf117b4">More...</a><br /></td></tr>
<tr class="separator:ga22170acf13b97130bd0abb17abf117b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8787f1515a7b226a33d7457b7797b4f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#gaf8787f1515a7b226a33d7457b7797b4f">Sciclient_rmIrqSetRaw</a> (const struct <a class="el" href="structtisci__msg__rm__irq__set__req.html">tisci_msg_rm_irq_set_req</a> *req, const struct <a class="el" href="structtisci__msg__rm__irq__set__resp.html">tisci_msg_rm_irq_set_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:gaf8787f1515a7b226a33d7457b7797b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures individual peripherals within the interrupt subsystem (interrupt routers, interrupt aggregators, etc.) according to the configuration provided. Each call of the API only configures a single peripheral within the interrupt route. Multiple calls of the API are required to setup a complete interrupt connection between source and destination which contains multiple hops.  <a href="group__SCICLIENT__FMW__RM__IF.html#gaf8787f1515a7b226a33d7457b7797b4f">More...</a><br /></td></tr>
<tr class="separator:gaf8787f1515a7b226a33d7457b7797b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb65d4df604775c27b758bb99f7bf23"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga3fb65d4df604775c27b758bb99f7bf23">Sciclient_rmIrqReleaseRaw</a> (const struct <a class="el" href="structtisci__msg__rm__irq__release__req.html">tisci_msg_rm_irq_release_req</a> *req, uint32_t timeout)</td></tr>
<tr class="memdesc:ga3fb65d4df604775c27b758bb99f7bf23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Releases configurations within individual peripherals within the interrupt subsystem (interrupt routers, interrupt aggregators, etc.) according to the configuration provided. Each call of the API only releases a configuration within a single peripheral within the interrupt route. Multiple calls of the API are required to teardown a complete interrupt connection between source and destination which contains multiple hops.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga3fb65d4df604775c27b758bb99f7bf23">More...</a><br /></td></tr>
<tr class="separator:ga3fb65d4df604775c27b758bb99f7bf23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563d59b72114d64f7b9261143dae4629"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga563d59b72114d64f7b9261143dae4629">Sciclient_rmRingCfg</a> (const struct <a class="el" href="structtisci__msg__rm__ring__cfg__req.html">tisci_msg_rm_ring_cfg_req</a> *req, const struct <a class="el" href="structtisci__msg__rm__ring__cfg__resp.html">tisci_msg_rm_ring_cfg_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:ga563d59b72114d64f7b9261143dae4629"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem ring.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga563d59b72114d64f7b9261143dae4629">More...</a><br /></td></tr>
<tr class="separator:ga563d59b72114d64f7b9261143dae4629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272a55b4ed3ffa3289b7b8e333d3b372"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga272a55b4ed3ffa3289b7b8e333d3b372">Sciclient_rmRingMonCfg</a> (const struct <a class="el" href="structtisci__msg__rm__ring__mon__cfg__req.html">tisci_msg_rm_ring_mon_cfg_req</a> *req, const struct <a class="el" href="structtisci__msg__rm__ring__mon__cfg__resp.html">tisci_msg_rm_ring_mon_cfg_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:ga272a55b4ed3ffa3289b7b8e333d3b372"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem ring monitor.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga272a55b4ed3ffa3289b7b8e333d3b372">More...</a><br /></td></tr>
<tr class="separator:ga272a55b4ed3ffa3289b7b8e333d3b372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b14bbe0d06a07cfc92fe3af752fa19"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#gaf7b14bbe0d06a07cfc92fe3af752fa19">Sciclient_rmUdmapGcfgCfg</a> (const struct <a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__req.html">tisci_msg_rm_udmap_gcfg_cfg_req</a> *req, const struct <a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__resp.html">tisci_msg_rm_udmap_gcfg_cfg_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:gaf7b14bbe0d06a07cfc92fe3af752fa19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures Navigator Subsystem UDMAP GCFG region.  <a href="group__SCICLIENT__FMW__RM__IF.html#gaf7b14bbe0d06a07cfc92fe3af752fa19">More...</a><br /></td></tr>
<tr class="separator:gaf7b14bbe0d06a07cfc92fe3af752fa19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455a59b4d8277cbfacfe625ed04c7d61"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga455a59b4d8277cbfacfe625ed04c7d61">Sciclient_rmUdmapTxChCfg</a> (const struct <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html">tisci_msg_rm_udmap_tx_ch_cfg_req</a> *req, const struct <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__resp.html">tisci_msg_rm_udmap_tx_ch_cfg_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:ga455a59b4d8277cbfacfe625ed04c7d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem UDMAP transmit channel.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga455a59b4d8277cbfacfe625ed04c7d61">More...</a><br /></td></tr>
<tr class="separator:ga455a59b4d8277cbfacfe625ed04c7d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733464ad5624c1aa1d6b5726df03dd0c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga733464ad5624c1aa1d6b5726df03dd0c">Sciclient_rmUdmapRxChCfg</a> (const struct <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html">tisci_msg_rm_udmap_rx_ch_cfg_req</a> *req, const struct <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__resp.html">tisci_msg_rm_udmap_rx_ch_cfg_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:ga733464ad5624c1aa1d6b5726df03dd0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem UDMAP receive channel.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga733464ad5624c1aa1d6b5726df03dd0c">More...</a><br /></td></tr>
<tr class="separator:ga733464ad5624c1aa1d6b5726df03dd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9658cab0995ec5d9fb13bd488e73b5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga2f9658cab0995ec5d9fb13bd488e73b5">Sciclient_rmUdmapFlowCfg</a> (const struct <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html">tisci_msg_rm_udmap_flow_cfg_req</a> *req, const struct <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__resp.html">tisci_msg_rm_udmap_flow_cfg_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:ga2f9658cab0995ec5d9fb13bd488e73b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem UDMAP receive flow.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga2f9658cab0995ec5d9fb13bd488e73b5">More...</a><br /></td></tr>
<tr class="separator:ga2f9658cab0995ec5d9fb13bd488e73b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25adc983ba678d028ff5fea9869aa9b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga25adc983ba678d028ff5fea9869aa9b6">Sciclient_rmUdmapFlowSizeThreshCfg</a> (const struct <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html">tisci_msg_rm_udmap_flow_size_thresh_cfg_req</a> *req, const struct <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__resp.html">tisci_msg_rm_udmap_flow_size_thresh_cfg_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:ga25adc983ba678d028ff5fea9869aa9b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem UDMAP receive flow's size threshold fields.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga25adc983ba678d028ff5fea9869aa9b6">More...</a><br /></td></tr>
<tr class="separator:ga25adc983ba678d028ff5fea9869aa9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797385ad4c8095208a6b677f77168070"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga797385ad4c8095208a6b677f77168070">Sciclient_rmPsilPair</a> (const struct <a class="el" href="structtisci__msg__rm__psil__pair__req.html">tisci_msg_rm_psil_pair_req</a> *req, uint32_t timeout)</td></tr>
<tr class="memdesc:ga797385ad4c8095208a6b677f77168070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pairs a PSI-L source thread and destination threads.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga797385ad4c8095208a6b677f77168070">More...</a><br /></td></tr>
<tr class="separator:ga797385ad4c8095208a6b677f77168070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc12e754141c4feab4f67bc4ee37b19"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga9fc12e754141c4feab4f67bc4ee37b19">Sciclient_rmPsilUnpair</a> (const struct <a class="el" href="structtisci__msg__rm__psil__unpair__req.html">tisci_msg_rm_psil_unpair_req</a> *req, uint32_t timeout)</td></tr>
<tr class="memdesc:ga9fc12e754141c4feab4f67bc4ee37b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unpairs a PSI-L source thread and destination thread.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga9fc12e754141c4feab4f67bc4ee37b19">More...</a><br /></td></tr>
<tr class="separator:ga9fc12e754141c4feab4f67bc4ee37b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf990696b7042e830f1a1790522416f31"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#gaf990696b7042e830f1a1790522416f31">Sciclient_rmPsilRead</a> (const struct <a class="el" href="structtisci__msg__rm__psil__read__req.html">tisci_msg_rm_psil_read_req</a> *req, struct <a class="el" href="structtisci__msg__rm__psil__read__resp.html">tisci_msg_rm_psil_read_resp</a> *resp, uint32_t timeout)</td></tr>
<tr class="memdesc:gaf990696b7042e830f1a1790522416f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads a PSI-L thread real-time register.  <a href="group__SCICLIENT__FMW__RM__IF.html#gaf990696b7042e830f1a1790522416f31">More...</a><br /></td></tr>
<tr class="separator:gaf990696b7042e830f1a1790522416f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670dd383a0badd5c8f8bd7d2275464ea"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#ga670dd383a0badd5c8f8bd7d2275464ea">Sciclient_rmPsilWrite</a> (const struct <a class="el" href="structtisci__msg__rm__psil__write__req.html">tisci_msg_rm_psil_write_req</a> *req, uint32_t timeout)</td></tr>
<tr class="memdesc:ga670dd383a0badd5c8f8bd7d2275464ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a PSI-L thread real-time register.  <a href="group__SCICLIENT__FMW__RM__IF.html#ga670dd383a0badd5c8f8bd7d2275464ea">More...</a><br /></td></tr>
<tr class="separator:ga670dd383a0badd5c8f8bd7d2275464ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1598ff1fc7d1379d9ae84edb950184d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCICLIENT__FMW__RM__IF.html#gac1598ff1fc7d1379d9ae84edb950184d">Sciclient_rmSetProxyCfg</a> (const struct <a class="el" href="structtisci__msg__rm__proxy__cfg__req.html">tisci_msg_rm_proxy_cfg_req</a> *req, uint32_t timeout)</td></tr>
<tr class="memdesc:gac1598ff1fc7d1379d9ae84edb950184d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Proxy Configuration Request.  <a href="group__SCICLIENT__FMW__RM__IF.html#gac1598ff1fc7d1379d9ae84edb950184d">More...</a><br /></td></tr>
<tr class="separator:gac1598ff1fc7d1379d9ae84edb950184d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga9f5698910d64b1d911a639d097aafc8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f5698910d64b1d911a639d097aafc8c">&#9670;&nbsp;</a></span>Sciclient_rmGetResourceRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmGetResourceRange </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__get__resource__range__req.html">tisci_msg_rm_get_resource_range_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structtisci__msg__rm__get__resource__range__resp.html">tisci_msg_rm_get_resource_range_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieves a host's assigned range for a resource. </p>
<p>Returns the range for a unique resource type assigned to the specified host, or secondary host. The unique resource type is formed by combining the 10 LSB of type and the 6 LSB of subtype.</p>
<p>Unique types which do not map to an SoC resource will not be NACK'd. Instead the <a class="el" href="structtisci__msg__rm__get__resource__range__resp.html" title="Get resource range response message.">tisci_msg_rm_get_resource_range_resp</a> range_start and range_num values are zeroed. This provides a known response mechanism across varied SoCs.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#gac307c50324680efe935e8ec2a7889da2">TISCI_MSG_RM_GET_RESOURCE_RANGE</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__get__resource__range__req.html" title="This file contains:">tisci_msg_rm_get_resource_range_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__get__resource__range__resp.html" title="Get resource range response message.">tisci_msg_rm_get_resource_range_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to resource range get payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to resource range response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga7f6e37561daa8837b8a68452da5853b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6e37561daa8837b8a68452da5853b0">&#9670;&nbsp;</a></span>Sciclient_rmIrqSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmIrqSet </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__irq__set__req.html">tisci_msg_rm_irq_set_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__irq__set__resp.html">tisci_msg_rm_irq_set_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures a peripheral to processor IRQ. </p>
<p>Configures an interrupt route between the peripheral and host processor specified within the <a class="el" href="structtisci__msg__rm__irq__set__req.html" title="Configures peripherals within the interrupt subsystem according to the valid configuration provided....">tisci_msg_rm_irq_set_req</a> payload. The interrupt destination is either the processor sending the request, or the secondary host if it's defined as a valid host. The following message valid_params bit combinations are allowed:</p>
<p>Non-Event Sourced Direct Interrupt - Non-event peripheral interrupt direct to destination processor. One thing to note is an IA unmapped VINT route can be configured via this combination by passing the IA ID and VINT values as the src_id and src_index parameters. An IA unmapped VINT route is considered a non-event sourced direct interrupt route until a global event is mapped to the IA VINT: dst_id valid bit == true dst_host_irq valid bit == true ia_id valid bit == false vint valid bit == false global_event valid bit == false vint_status_bit_index valid bit == false</p>
<p>Event Sourced Direct Interrupt - Event-based peripheral interrupt direct to destination processor: dst_id valid bit == true dst_host_irq valid bit == true ia_id valid bit == true vint valid bit == true global_event valid bit == true vint_status_bit_index valid bit == true</p>
<p>Unmapped VINT Direct Interrupt - Event-based peripheral interrupt direct to processor with no global event to VINT status bit mapping configured on allocation of the VINT. Allows all event to VINT status bit mappings to take place at a later time: dst_id valid bit == true dst_host_irq valid bit == true ia_id valid bit == true vint valid bit == true global_event valid bit == false vint_status_bit_index valid bit == false</p>
<p>Event to VINT Mapping Only - Configure, or add a mapping to, an event-based peripheral interrupt polled from IA VINT real-time registers. Can also be used to add an event to VINT status bit mapping to an event-based direct interrupt route: dst_id valid bit == false dst_host_irq valid bit == false ia_id valid bit == true vint valid bit == true global_event valid bit == true vint_status_bit_index valid bit == true</p>
<p>OES Register Programming Only - Only programs the OES register of the source. Useful for setting UDMAP trigger events and any other events that are not translated to the interrupt domain: dst_id valid bit == false dst_host_irq valid bit == false ia_id valid bit == false vint valid bit == false global_event valid bit == true vint_status_bit_index valid bit == false The shortest route between the peripheral and the host processor is programmed. Interrupts are not configured on the host processor.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#ga75f64bde1fa022730a6c857684020c38">TISCI_MSG_RM_IRQ_SET</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__irq__set__req.html" title="Configures peripherals within the interrupt subsystem according to the valid configuration provided....">tisci_msg_rm_irq_set_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__irq__set__resp.html" title="Response to setting a peripheral to processor interrupt.">tisci_msg_rm_irq_set_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to interrupt route set payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to interrupt route set response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga2c36e6d2bb3ad46223ac5cfcdff5925d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c36e6d2bb3ad46223ac5cfcdff5925d">&#9670;&nbsp;</a></span>Sciclient_rmIrqRelease()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmIrqRelease </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__irq__release__req.html">tisci_msg_rm_irq_release_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Releases a peripheral to processor IRQ. </p>
<p>Releases a previously configured interrupt route between a peripheral and host processor. The interrupt destination is either the processor sending the request, or the secondary host if it's defined as a valid host. The following valid_params valid bit combinations are allowed:</p>
<p>Non-Event Sourced Direct Interrupt - Non-event peripheral interrupt direct to destination processor. One thing to note is an IA unmapped VINT route can be released via this combination by passing the IA ID and VINT values as the src_id and src_index parameters. An IA unmapped VINT route is considered a non-event sourced direct interrupt route until a global event is mapped to the IA VINT: dst_id valid bit == true dst_host_irq valid bit == true ia_id valid bit == false vint valid bit == false global_event valid bit == false vint_status_bit_index valid bit == false</p>
<p>Event Sourced Direct Interrupt - Event-based peripheral interrupt direct to destination processor: dst_id valid bit == true dst_host_irq valid bit == true ia_id valid bit == true vint valid bit == true global_event valid bit == true vint_status_bit_index valid bit == true</p>
<p>Unmapped VINT Direct Interrupt - Clear event-based interrupt direct to destination processor which does not have any existing event to VINT status bit mappings: dst_id valid bit == true dst_host_irq valid bit == true ia_id valid bit == true vint valid bit == true global_event valid bit == false vint_status_bit_index valid bit == false</p>
<p>Event to VINT Mapping Only - Clear only peripheral OES register and event to VINT status bit mapping from direct to processor and polled routes. Event-based peripheral interrupt polled routes are polled from the IA VINT real-time registers. For direct to processor routes the entire route is NOT released when the last event to VINT status bit is unmapped using this valid bit combination. This differs from using the Event Source Direct Interrupt valid bit combination where the entire route is released when the last event to VINT status bit mapping is cleared. The Unmapped VINT Direct Interrupt valid bit combination is used to clear an event sourced direct interrupt with no existing event to VINT status bit mappings: dst_id valid bit == false dst_host_irq valid bit == false ia_id valid bit == true vint valid bit == true global_event valid bit == true vint_status_bit_index valid bit == true</p>
<p>OES Register Programming Only - Only clears the OES register of the source. Useful for clearing UDMAP trigger events and any other events that are not translated to the interrupt domain: dst_id valid bit == false dst_host_irq valid bit == false ia_id valid bit == false vint valid bit == false global_event valid bit == true vint_status_bit_index valid bit == false</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#gab92a46ad69d1347b3bcf2376b12d1d54">TISCI_MSG_RM_IRQ_RELEASE</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__irq__release__req.html" title="Releases interrupt peripheral resources according to the valid configuration provided....">tisci_msg_rm_irq_release_req</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to interrupt route release payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga1c0c68188c0ccf7d44138e2e985f7098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c0c68188c0ccf7d44138e2e985f7098">&#9670;&nbsp;</a></span>Sciclient_rmIrqTranslateIrOutput()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmIrqTranslateIrOutput </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>ir_dev_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>ir_output</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dst_dev_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>dst_input</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Translates an interrupt router output to the peripheral input it's connected to. The primary use of the function is to retrieve the processor input IRQ an interrupt router output is connected to. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ir_dev_id</td><td>Interrupt router device ID</td></tr>
    <tr><td class="paramname">ir_output</td><td>Interrupt router output index</td></tr>
    <tr><td class="paramname">dst_dev_id</td><td>Device ID of entity connected to interrupt router output</td></tr>
    <tr><td class="paramname">dst_input</td><td>Pointer to returned input index of entity connected to interrupt router output</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on successful translation, else failure </dd></dl>

</div>
</div>
<a id="ga8867730c6de0bddbf249c1accab36c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8867730c6de0bddbf249c1accab36c6c">&#9670;&nbsp;</a></span>Sciclient_rmIrqTranslateIaOutput()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmIrqTranslateIaOutput </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>ia_dev_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>ia_output</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dst_dev_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>dst_input</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Translates an interrupt aggregator output to the peripheral input it's connected to. The primary use of the function is to retrieve the processor input IRQ or IR input an interrupt aggregator output is connected to. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ia_dev_id</td><td>Interrupt aggregator device ID</td></tr>
    <tr><td class="paramname">ia_output</td><td>Interrupt aggregator output index</td></tr>
    <tr><td class="paramname">dst_dev_id</td><td>Device ID of entity connected to interrupt router output</td></tr>
    <tr><td class="paramname">dst_input</td><td>Pointer to returned input index of entity connected to interrupt router output</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on successful translation, else failure </dd></dl>

</div>
</div>
<a id="ga22170acf13b97130bd0abb17abf117b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22170acf13b97130bd0abb17abf117b4">&#9670;&nbsp;</a></span>Sciclient_rmIrqTranslateIrqInput()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmIrqTranslateIrqInput </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dst_dev_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dst_input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>src_dev_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>src_output</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Translates a peripheral input to the connected interrupt router or aggregator output. The primary use of the function is to retrieve the interrupt router or aggregator output connected to a processor input IRQ. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dst_dev_id</td><td>Device ID of entity connected to interrupt router or aggregator output</td></tr>
    <tr><td class="paramname">dst_input</td><td>Input index of entity connected to interrupt router or aggregator output</td></tr>
    <tr><td class="paramname">src_dev_id</td><td>Interrupt router or aggregator device ID</td></tr>
    <tr><td class="paramname">src_output</td><td>Pointer to returned Interrupt router or aggregator output index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on successful translation, else failure </dd></dl>

</div>
</div>
<a id="gaf8787f1515a7b226a33d7457b7797b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8787f1515a7b226a33d7457b7797b4f">&#9670;&nbsp;</a></span>Sciclient_rmIrqSetRaw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmIrqSetRaw </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__irq__set__req.html">tisci_msg_rm_irq_set_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__irq__set__resp.html">tisci_msg_rm_irq_set_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures individual peripherals within the interrupt subsystem (interrupt routers, interrupt aggregators, etc.) according to the configuration provided. Each call of the API only configures a single peripheral within the interrupt route. Multiple calls of the API are required to setup a complete interrupt connection between source and destination which contains multiple hops. </p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#ga75f64bde1fa022730a6c857684020c38">TISCI_MSG_RM_IRQ_SET</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__irq__set__req.html" title="Configures peripherals within the interrupt subsystem according to the valid configuration provided....">tisci_msg_rm_irq_set_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__irq__set__resp.html" title="Response to setting a peripheral to processor interrupt.">tisci_msg_rm_irq_set_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to interrupt peripheral set payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to interrupt peripheral set response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga3fb65d4df604775c27b758bb99f7bf23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fb65d4df604775c27b758bb99f7bf23">&#9670;&nbsp;</a></span>Sciclient_rmIrqReleaseRaw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmIrqReleaseRaw </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__irq__release__req.html">tisci_msg_rm_irq_release_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Releases configurations within individual peripherals within the interrupt subsystem (interrupt routers, interrupt aggregators, etc.) according to the configuration provided. Each call of the API only releases a configuration within a single peripheral within the interrupt route. Multiple calls of the API are required to teardown a complete interrupt connection between source and destination which contains multiple hops. </p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#gab92a46ad69d1347b3bcf2376b12d1d54">TISCI_MSG_RM_IRQ_RELEASE</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__irq__release__req.html" title="Releases interrupt peripheral resources according to the valid configuration provided....">tisci_msg_rm_irq_release_req</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to interrupt peripheral release payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga563d59b72114d64f7b9261143dae4629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga563d59b72114d64f7b9261143dae4629">&#9670;&nbsp;</a></span>Sciclient_rmRingCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmRingCfg </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__ring__cfg__req.html">tisci_msg_rm_ring_cfg_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__ring__cfg__resp.html">tisci_msg_rm_ring_cfg_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures a Navigator Subsystem ring. </p>
<p>Configures the non-real-time registers of a Navigator Subsystem ring. The ring index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#gadc0bbe61ae14b43e30a55a8d11eaf510">TISCI_MSG_RM_RING_CFG</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__ring__cfg__req.html" title="Configures a Navigator Subsystem ring.">tisci_msg_rm_ring_cfg_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__ring__cfg__resp.html" title="Response to configuring a ring.">tisci_msg_rm_ring_cfg_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to Ring Accelerator configure payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to Ring Accelerator configure response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga272a55b4ed3ffa3289b7b8e333d3b372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga272a55b4ed3ffa3289b7b8e333d3b372">&#9670;&nbsp;</a></span>Sciclient_rmRingMonCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmRingMonCfg </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__ring__mon__cfg__req.html">tisci_msg_rm_ring_mon_cfg_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__ring__mon__cfg__resp.html">tisci_msg_rm_ring_mon_cfg_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures a Navigator Subsystem ring monitor. </p>
<p>Configures the non-real-time registers of a Navigator Subsystem ring monitor. The ring monitor index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list. Also, the ring being monitored must be assigned to the same host as the ring monitor</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#ga2d88c74d218a5672ccb6494a84f74a0d">TISCI_MSG_RM_RING_MON_CFG</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__ring__mon__cfg__req.html" title="Configures a Navigator Subsystem ring monitor. Configures the real-time registers of a Navigator Subs...">tisci_msg_rm_ring_mon_cfg_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__ring__mon__cfg__resp.html" title="Response to configuring a ring monitor.">tisci_msg_rm_ring_mon_cfg_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to Ring monitor configure payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to Ring monitor configure response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="gaf7b14bbe0d06a07cfc92fe3af752fa19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b14bbe0d06a07cfc92fe3af752fa19">&#9670;&nbsp;</a></span>Sciclient_rmUdmapGcfgCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmUdmapGcfgCfg </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__req.html">tisci_msg_rm_udmap_gcfg_cfg_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__resp.html">tisci_msg_rm_udmap_gcfg_cfg_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures Navigator Subsystem UDMAP GCFG region. </p>
<p>Configures a Navigator Subsystem UDMAP global configuration region. Configures the non-real-time registers of a Navigator Subsystem UDMAP global configuration region. The register fields specified as valid for programming must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment array.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#gaf581287b68e023b25f696429ffcba49f">TISCI_MSG_RM_UDMAP_GCFG_CFG</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__req.html" title="Configures a Navigator Subsystem UDMAP global configuration region. Configures the non-real-time regi...">tisci_msg_rm_udmap_gcfg_cfg_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__resp.html" title="Response to configuring UDMAP global configuration.">tisci_msg_rm_udmap_gcfg_cfg_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to UDMAP GCFG configure payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to UDMAP GCFG configure response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga455a59b4d8277cbfacfe625ed04c7d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga455a59b4d8277cbfacfe625ed04c7d61">&#9670;&nbsp;</a></span>Sciclient_rmUdmapTxChCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmUdmapTxChCfg </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html">tisci_msg_rm_udmap_tx_ch_cfg_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__resp.html">tisci_msg_rm_udmap_tx_ch_cfg_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures a Navigator Subsystem UDMAP transmit channel. </p>
<p>Configures the non-real-time registers of a Navigator Subsystem UDMAP transmit channel. The channel index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#ga5201d1265e4c7b25e8cf7a8f54dc3357">TISCI_MSG_RM_UDMAP_TX_CH_CFG</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html" title="Configures a Navigator Subsystem UDMAP transmit channel.">tisci_msg_rm_udmap_tx_ch_cfg_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__resp.html" title="Response to configuring a UDMAP transmit channel.">tisci_msg_rm_udmap_tx_ch_cfg_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to UDMAP Tx channel configure payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to UDMAP Tx channel configure response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga733464ad5624c1aa1d6b5726df03dd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga733464ad5624c1aa1d6b5726df03dd0c">&#9670;&nbsp;</a></span>Sciclient_rmUdmapRxChCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmUdmapRxChCfg </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html">tisci_msg_rm_udmap_rx_ch_cfg_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__resp.html">tisci_msg_rm_udmap_rx_ch_cfg_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures a Navigator Subsystem UDMAP receive channel. </p>
<p>Configures the non-real-time registers of a Navigator Subsystem UDMAP receive channel. The channel index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#ga1fc11a30b2db737766bd5f20cc68b568">TISCI_MSG_RM_UDMAP_RX_CH_CFG</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html" title="Configures a Navigator Subsystem UDMAP receive channel.">tisci_msg_rm_udmap_rx_ch_cfg_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__resp.html" title="Response to configuring a UDMAP receive channel.">tisci_msg_rm_udmap_rx_ch_cfg_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to UDMAP Rx channel configure payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to UDMAP Rx channel configure response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga2f9658cab0995ec5d9fb13bd488e73b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9658cab0995ec5d9fb13bd488e73b5">&#9670;&nbsp;</a></span>Sciclient_rmUdmapFlowCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmUdmapFlowCfg </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html">tisci_msg_rm_udmap_flow_cfg_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__resp.html">tisci_msg_rm_udmap_flow_cfg_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures a Navigator Subsystem UDMAP receive flow. </p>
<p>Configures a Navigator Subsystem UDMAP receive flow's registers. Configuration does not include the flow registers which handle size-based free descriptor queue routing. The <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html" title="Configures a Navigator Subsystem UDMAP receive flow&#39;s size threshold fields.">tisci_msg_rm_udmap_flow_size_thresh_cfg_req</a> message is used to configure register fields related to size based free descriptor queues.</p>
<p>The flow index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list.</p>
<p>It's the user's responsibility to make sure any receive channels using the flow are disabled when changing the receive flow configuration. Otherwise, unknown operation may occur.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#gab185ac3f09c76172474197fadeea8656">TISCI_MSG_RM_UDMAP_FLOW_CFG</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html" title="Configures a Navigator Subsystem UDMAP receive flow.">tisci_msg_rm_udmap_flow_cfg_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__resp.html" title="Response to configuring a Navigator Subsystem UDMAP receive flow.">tisci_msg_rm_udmap_flow_cfg_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to UDMAP Rx flow configure payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to UDMAP Rx flow configure response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga25adc983ba678d028ff5fea9869aa9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25adc983ba678d028ff5fea9869aa9b6">&#9670;&nbsp;</a></span>Sciclient_rmUdmapFlowSizeThreshCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmUdmapFlowSizeThreshCfg </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html">tisci_msg_rm_udmap_flow_size_thresh_cfg_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__resp.html">tisci_msg_rm_udmap_flow_size_thresh_cfg_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures a Navigator Subsystem UDMAP receive flow's size threshold fields. </p>
<p>Configures a Navigator Subsystem UDMAP receive flow's size threshold fields</p>
<p>The flow index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list.</p>
<p>It's the user's responsibility to make sure any receive channels using the flow are disabled when changing the receive flow configuration. Otherwise, unknown operation may occur.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#ga21c0387cd3713438676b21ba2455c1bc">TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html" title="Configures a Navigator Subsystem UDMAP receive flow&#39;s size threshold fields.">tisci_msg_rm_udmap_flow_size_thresh_cfg_req</a> <br  />
<b>Response</b>: <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__resp.html" title="Response to configuring a Navigator Subsystem UDMAP receive flow&#39;s size threshold fields.">tisci_msg_rm_udmap_flow_size_thresh_cfg_resp</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to UDMAP Rx flow size threshold based free queue routing configure payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to UDMAP Rx flow size threshold based free queue routing configure response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga797385ad4c8095208a6b677f77168070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga797385ad4c8095208a6b677f77168070">&#9670;&nbsp;</a></span>Sciclient_rmPsilPair()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmPsilPair </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__psil__pair__req.html">tisci_msg_rm_psil_pair_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pairs a PSI-L source thread and destination threads. </p>
<p>Pairs a PSI-L source thread to a PSI-L destination thread. The pairing occurs only if both threads are unpaired at the time of the pairing request. The source thread's width and credit count parameters are set to the destination thread's capabilities. Both the source and destination threads are non-real-time enabled on successful pairing.</p>
<p>The PSI-L configuration proxy used to pair the source and destination threads is based on the Navigator Subsystem specified by <a class="el" href="structtisci__msg__rm__psil__pair__req.html#a6edad18ae3a38c28ef935753bf39467e">tisci_msg_rm_psil_pair_req::nav_id</a></p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#ga4a52dffe356097f666e5e1413717f22a">TISCI_MSG_RM_PSIL_PAIR</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__psil__pair__req.html" title="This file contains:">tisci_msg_rm_psil_pair_req</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to PSI-L thread pair payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga9fc12e754141c4feab4f67bc4ee37b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fc12e754141c4feab4f67bc4ee37b19">&#9670;&nbsp;</a></span>Sciclient_rmPsilUnpair()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmPsilUnpair </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__psil__unpair__req.html">tisci_msg_rm_psil_unpair_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unpairs a PSI-L source thread and destination thread. </p>
<p>Unpairs a PSI-L source thread from a PSI-L destination thread. The source thread's width and credit count parameters are cleared. Both the source and destination threads are non-real-time disabled on successful unpairing.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#gaf24cd1ea8e046855e1e52aabf52e3094">TISCI_MSG_RM_PSIL_UNPAIR</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__psil__unpair__req.html" title="Unpairs a PSI-L source thread from a destination thread.">tisci_msg_rm_psil_unpair_req</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to PSI-L thread unpair payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="gaf990696b7042e830f1a1790522416f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf990696b7042e830f1a1790522416f31">&#9670;&nbsp;</a></span>Sciclient_rmPsilRead()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmPsilRead </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__psil__read__req.html">tisci_msg_rm_psil_read_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structtisci__msg__rm__psil__read__resp.html">tisci_msg_rm_psil_read_resp</a> *&#160;</td>
          <td class="paramname"><em>resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads a PSI-L thread real-time register. </p>
<p>Reads the specified thread real-time configuration register from a specified PSI-L thread using the PSI-L configuration proxy.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#ga12e9d3e960d12991e702dad907cf490e">TISCI_MSG_RM_PSIL_READ</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__psil__read__req.html" title="Reads the specified thread real-time configuration register from a specified PSI-L thread using the P...">tisci_msg_rm_psil_read_req</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to PSI-L thread read payload</td></tr>
    <tr><td class="paramname">resp</td><td>Pointer to PSI-L thread read response payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga670dd383a0badd5c8f8bd7d2275464ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga670dd383a0badd5c8f8bd7d2275464ea">&#9670;&nbsp;</a></span>Sciclient_rmPsilWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmPsilWrite </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__psil__write__req.html">tisci_msg_rm_psil_write_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes a PSI-L thread real-time register. </p>
<p>Writes the specified thread real-time configuration register to a specified PSI-L thread using the PSI-L configuration proxy.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#gaffbc4ab20a616d08b0234bd8592abd40">TISCI_MSG_RM_PSIL_WRITE</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__psil__write__req.html" title="Write to the specified thread real-time configuration register in a specified PSI-L thread using the ...">tisci_msg_rm_psil_write_req</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to PSI-L thread write payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="gac1598ff1fc7d1379d9ae84edb950184d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1598ff1fc7d1379d9ae84edb950184d">&#9670;&nbsp;</a></span>Sciclient_rmSetProxyCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Sciclient_rmSetProxyCfg </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structtisci__msg__rm__proxy__cfg__req.html">tisci_msg_rm_proxy_cfg_req</a> *&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Proxy Configuration Request. </p>
<p>The proxy_cfg TISCI message API is used to configure the channelized firewalls of a Navigator Subsystem proxy. The proxy index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list. The channelized firewalls covering the proxy error events are configured to only give DMSC write access. The proxy target data control region channelized firewalls are configured to give the assigned host read and write access.</p>
<p><br  />
<b>Message</b>: <a class="el" href="group__tisci__protocol.html#ga4fd145fe96160f50e8fc19c054913965">TISCI_MSG_RM_PROXY_CFG</a> <br  />
<b>Request</b>: <a class="el" href="structtisci__msg__rm__proxy__cfg__req.html" title="This file contains:">tisci_msg_rm_proxy_cfg_req</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">req</td><td>Pointer to proxy config payload</td></tr>
    <tr><td class="paramname">timeout</td><td>Gives a sense of how long to wait for the operation. Refer <a class="el" href="group__KERNEL__DPL__SYSTEM.html#SystemP_Timeout">SystemP_Timeout</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
