-- Project:   EQF1296_DUT
-- Generated: 04/01/2020 18:36:42
-- PSoC Creator  4.3

ENTITY EQF1296_DUT IS
    PORT(
        Pin_80(0)_PAD : OUT std_ulogic;
        Pin_81(0)_PAD : OUT std_ulogic;
        Pin_82(0)_PAD : OUT std_ulogic;
        Pin_83(0)_PAD : OUT std_ulogic;
        Pin_84(0)_PAD : OUT std_ulogic;
        Pin_5(0)_PAD : OUT std_ulogic;
        Pin_6(0)_PAD : OUT std_ulogic;
        Pin_7(0)_PAD : OUT std_ulogic;
        Pin_8(0)_PAD : OUT std_ulogic;
        Pin_9(0)_PAD : OUT std_ulogic;
        Pin_4(0)_PAD : OUT std_ulogic;
        Pin_17(0)_PAD : OUT std_ulogic;
        Pin_31(0)_PAD : OUT std_ulogic;
        Pin_27(0)_PAD : OUT std_ulogic;
        Pin_18(0)_PAD : OUT std_ulogic;
        Pin_19(0)_PAD : OUT std_ulogic;
        Pin_22(0)_PAD : OUT std_ulogic;
        Pin_28(0)_PAD : OUT std_ulogic;
        Pin_16(0)_PAD : OUT std_ulogic;
        Pin_25(0)_PAD : OUT std_ulogic;
        Pin_32(0)_PAD : OUT std_ulogic;
        Pin_33(0)_PAD : OUT std_ulogic;
        Pin_78(0)_PAD : OUT std_ulogic;
        Pin_79(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END EQF1296_DUT;

ARCHITECTURE __DEFAULT__ OF EQF1296_DUT IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_151 : bit;
    ATTRIBUTE global_signal OF Net_151 : SIGNAL IS true;
    SIGNAL Net_151_local : bit;
    SIGNAL Net_424 : bit;
    SIGNAL Net_430 : bit;
    ATTRIBUTE GROUND OF Net_430 : SIGNAL IS true;
    SIGNAL Net_46 : bit;
    ATTRIBUTE global_signal OF Net_46 : SIGNAL IS true;
    SIGNAL Net_46_local : bit;
    SIGNAL Net_484 : bit;
    SIGNAL Net_500 : bit;
    ATTRIBUTE global_signal OF Net_500 : SIGNAL IS true;
    SIGNAL Net_500_local : bit;
    SIGNAL Net_927 : bit;
    SIGNAL Net_928 : bit;
    ATTRIBUTE placement_force OF Net_928 : SIGNAL IS "U(2,2,A)0";
    SIGNAL Pin_16(0)__PA : bit;
    SIGNAL Pin_17(0)__PA : bit;
    SIGNAL Pin_18(0)__PA : bit;
    SIGNAL Pin_19(0)__PA : bit;
    SIGNAL Pin_22(0)__PA : bit;
    SIGNAL Pin_25(0)__PA : bit;
    SIGNAL Pin_27(0)__PA : bit;
    SIGNAL Pin_28(0)__PA : bit;
    SIGNAL Pin_31(0)__PA : bit;
    SIGNAL Pin_32(0)__PA : bit;
    SIGNAL Pin_33(0)__PA : bit;
    SIGNAL Pin_4(0)__PA : bit;
    SIGNAL Pin_44(0)__PA : bit;
    SIGNAL Pin_45(0)__PA : bit;
    SIGNAL Pin_46(0)__PA : bit;
    SIGNAL Pin_47(0)__PA : bit;
    SIGNAL Pin_48(0)__PA : bit;
    SIGNAL Pin_49(0)__PA : bit;
    SIGNAL Pin_5(0)__PA : bit;
    SIGNAL Pin_6(0)__PA : bit;
    SIGNAL Pin_7(0)__PA : bit;
    SIGNAL Pin_78(0)__PA : bit;
    SIGNAL Pin_79(0)__PA : bit;
    SIGNAL Pin_8(0)__PA : bit;
    SIGNAL Pin_80(0)__PA : bit;
    SIGNAL Pin_81(0)__PA : bit;
    SIGNAL Pin_82(0)__PA : bit;
    SIGNAL Pin_83(0)__PA : bit;
    SIGNAL Pin_84(0)__PA : bit;
    SIGNAL Pin_9(0)__PA : bit;
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ : SIGNAL IS "U(3,2,A)1";
    ATTRIBUTE soft OF \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ : SIGNAL IS 1;
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \ADC_SAR_Seq:Net_3698\ : bit;
    SIGNAL \ADC_SAR_Seq:Net_3830\ : bit;
    SIGNAL \ADC_SAR_Seq:Net_3935\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_Seq:SAR:Net_252\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_tc\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_2\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_3\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_4\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_5\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_6\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_7\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_6\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:enable\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:load_period\ : bit;
    SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \ADC_SAR_Seq:ch_addr_0\ : bit;
    SIGNAL \ADC_SAR_Seq:ch_addr_1\ : bit;
    SIGNAL \ADC_SAR_Seq:ch_addr_2\ : bit;
    SIGNAL \ADC_SAR_Seq:ch_addr_3\ : bit;
    SIGNAL \ADC_SAR_Seq:ch_addr_4\ : bit;
    SIGNAL \ADC_SAR_Seq:ch_addr_5\ : bit;
    SIGNAL \ADC_SAR_Seq:clock\ : bit;
    ATTRIBUTE udbclken_assigned OF \ADC_SAR_Seq:clock\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ADC_SAR_Seq:clock\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_Seq:clock_local\ : bit;
    SIGNAL \ADC_SAR_Seq:nrq\ : bit;
    SIGNAL \PWM_1:Net_54\ : bit;
    SIGNAL \PWM_1:Net_57\ : bit;
    SIGNAL \PWM_1:Net_63\ : bit;
    SIGNAL \PWM_2:Net_54\ : bit;
    SIGNAL \PWM_2:Net_63\ : bit;
    SIGNAL \PWM_3:Net_54\ : bit;
    SIGNAL \PWM_3:Net_63\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,3,B)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__Pin_80_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Pin_80_net_0 : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_1__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_2__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_3__sig\ : bit;
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Pin_80(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Pin_80(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Pin_81(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Pin_81(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF Pin_82(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Pin_82(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF Pin_83(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Pin_83(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF Pin_84(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Pin_84(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF Pin_5(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Pin_5(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Pin_6(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Pin_6(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF Pin_7(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Pin_7(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF Pin_8(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Pin_8(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF Pin_9(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Pin_9(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF Pin_49(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Pin_49(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Pin_4(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Pin_4(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF Pin_17(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Pin_17(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF Pin_44(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Pin_44(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Pin_45(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Pin_45(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Pin_31(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Pin_31(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF Pin_27(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Pin_27(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Pin_46(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Pin_46(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF Pin_47(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Pin_47(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Pin_48(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Pin_48(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Pin_18(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Pin_18(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF Pin_19(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Pin_19(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF Pin_22(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Pin_22(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF Pin_28(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Pin_28(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Pin_16(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Pin_16(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF Pin_25(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Pin_25(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Pin_32(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Pin_32(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF Pin_33(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Pin_33(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF Pin_78(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Pin_78(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Pin_79(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF Pin_79(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \PWM_1:PWMHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \PWM_2:PWMHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF \PWM_3:PWMHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE Location OF \ADC_SAR_Seq:SAR:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:bSAR_SEQ:EOCSts\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq:bSAR_SEQ:EOCSts\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:TempBuf\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq:TempBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:FinalBuf\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \ADC_SAR_Seq:FinalBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF \ADC_SAR_Seq:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \ADC_SAR_Seq:Sync:genblk1[0]:INST\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_928 : LABEL IS "macrocell75";
    ATTRIBUTE Location OF Net_928 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ : LABEL IS "U(2,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2 * !main_3) + (main_4 * !main_5) + (main_6 * !main_7) + (!main_8 * main_9) + (main_8 * !main_9) + (!main_10 * main_11) + (main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq:ch_addr_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:ch_addr_4\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq:ch_addr_3\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq:ch_addr_2\,
            main_8 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_9 => \ADC_SAR_Seq:ch_addr_1\,
            main_10 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\,
            main_11 => \ADC_SAR_Seq:ch_addr_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC_SAR_Seq:clock\,
            dclk_0 => \ADC_SAR_Seq:clock_local\,
            dclk_glb_1 => Net_46,
            dclk_1 => Net_46_local,
            dclk_glb_2 => Net_151,
            dclk_2 => Net_151_local,
            dclk_glb_3 => Net_500,
            dclk_3 => Net_500_local,
            dclk_glb_ff_1 => \ClockBlock.dclk_glb_ff_1__sig\,
            dclk_glb_ff_2 => \ClockBlock.dclk_glb_ff_2__sig\,
            dclk_glb_ff_3 => \ClockBlock.dclk_glb_ff_3__sig\);

    Pin_80:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_80(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_80",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_80(0)__PA,
            oe => open,
            pad_in => Pin_80(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_81:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9e62838c-0e43-436a-b369-0a1688a2fc46",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_81(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_81",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_81(0)__PA,
            oe => open,
            pad_in => Pin_81(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_82:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8069a513-9ddd-436a-ba41-403d95abb006",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_82(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_82",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_82(0)__PA,
            oe => open,
            pad_in => Pin_82(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_83:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e75b9ab1-5201-41c0-966c-3772414907a5",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_83(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_83",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_83(0)__PA,
            oe => open,
            pad_in => Pin_83(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_84:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "eccf8f39-44ff-4b29-816e-b9e8d08fee7b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_84(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_84",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_84(0)__PA,
            oe => open,
            pad_in => Pin_84(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_5:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6fc16c5e-a351-4e75-a057-168a4d463605",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_5(0)__PA,
            oe => open,
            pin_input => Net_424,
            pad_out => Pin_5(0)_PAD,
            pad_in => Pin_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "76ca731f-9ed7-4c0a-817d-21c044d6eab2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_6(0)__PA,
            oe => open,
            pin_input => Net_424,
            pad_out => Pin_6(0)_PAD,
            pad_in => Pin_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "940a8260-333c-47c2-a5f0-313eac0a5ab9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_7(0)__PA,
            oe => open,
            pin_input => Net_424,
            pad_out => Pin_7(0)_PAD,
            pad_in => Pin_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "49a1a199-355d-4a8d-9e15-7de37910c708",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_8(0)__PA,
            oe => open,
            pin_input => Net_424,
            pad_out => Pin_8(0)_PAD,
            pad_in => Pin_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_9:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fcc8a0ba-88d1-4df7-9019-b975d94560f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_9(0)__PA,
            oe => open,
            pin_input => Net_424,
            pad_out => Pin_9(0)_PAD,
            pad_in => Pin_9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_49:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "5c04db94-6ed9-4b5d-962b-f09acb5f22b9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_49(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_49",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_49(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7e07af6c-c3f8-446b-a8ac-66b53eb7e4f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_4(0)__PA,
            oe => open,
            pin_input => Net_424,
            pad_out => Pin_4(0)_PAD,
            pad_in => Pin_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_17:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ba8dbe14-ff50-4aa1-a316-238fb8403be7",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_17(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_17",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_17(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_17(0)_PAD,
            pad_in => Pin_17(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_44:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "38ef03b8-7b46-4abe-98d2-f26941d261b7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_44(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_44",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_44(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_45:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_45(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_45",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_45(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_31:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "db13239c-e02f-45a6-94b6-5e8bec3f3964",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_31(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_31",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_31(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_31(0)_PAD,
            pad_in => Pin_31(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_27:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9c0c7c21-577c-4cc7-9df5-4ea36639ef1a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_27(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_27",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_27(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_27(0)_PAD,
            pad_in => Pin_27(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_46:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "59e58e08-7806-4457-b196-546841063730",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_46(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_46",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_46(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_47:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4cb45a5b-65eb-4357-9012-37e9c426a1a7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_47(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_47",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_47(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_48:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "90238372-1bb3-4fdf-b766-873790e9fa8d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_48(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_48",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_48(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_18:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2d2504bd-bbbd-4653-a1d4-35d99b68ef83",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_18(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_18",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_18(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_18(0)_PAD,
            pad_in => Pin_18(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_19:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "aae6d419-d2a4-4ebf-a670-52a9d87d0977",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_19(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_19",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_19(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_19(0)_PAD,
            pad_in => Pin_19(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_22:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cac2d6aa-6c96-4ec9-8d10-c987b20cf446",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_22(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_22",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_22(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_22(0)_PAD,
            pad_in => Pin_22(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_28:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8ebf324a-7024-45a6-a0fa-a14963d65693",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_28(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_28",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_28(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_28(0)_PAD,
            pad_in => Pin_28(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_16:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e9854822-6e88-4fde-8004-95e59f3fb9fa",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_16(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_16",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_16(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_16(0)_PAD,
            pad_in => Pin_16(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_25:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1e19b4e8-7c9c-4645-b870-7af346e78131",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_25(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_25",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_25(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_25(0)_PAD,
            pad_in => Pin_25(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_32:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b3ce7bde-7193-4ecd-9ee3-73d94ee72064",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_32(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_32",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_32(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_32(0)_PAD,
            pad_in => Pin_32(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_33:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e7851eac-b40e-4b86-90d4-5837818e59e5",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_33(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_33",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_33(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_33(0)_PAD,
            pad_in => Pin_33(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_78:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ba75bc7c-e9d3-4430-b09f-586789d50752",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_78(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_78",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_78(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_78(0)_PAD,
            pad_in => Pin_78(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_79:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f54f923c-9f22-4961-aacd-f1f6be87f55b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_79(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_79",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_79(0)__PA,
            oe => open,
            pin_input => Net_484,
            pad_out => Pin_79(0)_PAD,
            pad_in => Pin_79(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (!main_2 * main_3) + (!main_4 * main_5) + (!main_6 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq:ch_addr_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:ch_addr_4\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq:ch_addr_3\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq:ch_addr_2\,
            main_8 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\);

    \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\,
            main_0 => Net_927,
            main_1 => \ADC_SAR_Seq:bSAR_SEQ:load_period\);

    \PWM_1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_1:Net_63\,
            cmp => \PWM_1:Net_57\,
            irq => \PWM_1:Net_54\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \PWM_2:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_2:Net_63\,
            cmp => Net_424,
            irq => \PWM_2:Net_54\);

    \PWM_3:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_3__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_3:Net_63\,
            cmp => Net_484,
            irq => \PWM_3:Net_54\);

    \ADC_SAR_Seq:SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_Seq:clock_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_Seq:SAR:Net_252\,
            next => Net_927,
            data_out_udb_11 => \ADC_SAR_Seq:SAR:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_Seq:SAR:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_Seq:SAR:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_Seq:SAR:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_Seq:SAR:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_Seq:SAR:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_Seq:SAR:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_Seq:SAR:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_Seq:SAR:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_Seq:SAR:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_Seq:SAR:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_Seq:SAR:Net_207_0\,
            eof_udb => \ADC_SAR_Seq:Net_3830\);

    \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ADC_SAR_Seq:clock\,
            control_7 => \ADC_SAR_Seq:bSAR_SEQ:control_7\,
            control_6 => \ADC_SAR_Seq:bSAR_SEQ:control_6\,
            control_5 => \ADC_SAR_Seq:bSAR_SEQ:control_5\,
            control_4 => \ADC_SAR_Seq:bSAR_SEQ:control_4\,
            control_3 => \ADC_SAR_Seq:bSAR_SEQ:control_3\,
            control_2 => \ADC_SAR_Seq:bSAR_SEQ:control_2\,
            control_1 => \ADC_SAR_Seq:bSAR_SEQ:load_period\,
            control_0 => \ADC_SAR_Seq:bSAR_SEQ:enable\,
            busclk => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000101",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR_Seq:clock\,
            load => \ADC_SAR_Seq:bSAR_SEQ:load_period\,
            enable => \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\,
            count_6 => \ADC_SAR_Seq:bSAR_SEQ:count_6\,
            count_5 => \ADC_SAR_Seq:ch_addr_5\,
            count_4 => \ADC_SAR_Seq:ch_addr_4\,
            count_3 => \ADC_SAR_Seq:ch_addr_3\,
            count_2 => \ADC_SAR_Seq:ch_addr_2\,
            count_1 => \ADC_SAR_Seq:ch_addr_1\,
            count_0 => \ADC_SAR_Seq:ch_addr_0\,
            tc => \ADC_SAR_Seq:bSAR_SEQ:cnt_tc\,
            clk_en => \ADC_SAR_Seq:bSAR_SEQ:enable\);

    \ADC_SAR_Seq:bSAR_SEQ:EOCSts\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR_Seq:clock\,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_928,
            clk_en => \ADC_SAR_Seq:bSAR_SEQ:enable\);

    \ADC_SAR_Seq:TempBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq:Net_3830\,
            termin => '0',
            termout => \ADC_SAR_Seq:Net_3698\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq:FinalBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq:Net_3698\,
            termin => '0',
            termout => \ADC_SAR_Seq:nrq\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_928,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq:Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \ADC_SAR_Seq:nrq\,
            out => \ADC_SAR_Seq:Net_3935\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:ch_addr_5\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:ch_addr_4\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:ch_addr_3\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:ch_addr_2\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:ch_addr_1\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:ch_addr_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);

    Net_928:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => Net_928,
            clk_en => \ADC_SAR_Seq:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\);

    \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR_Seq:Net_3935\,
            main_2 => Net_928);

    \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\,
            clk_en => \ADC_SAR_Seq:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR_Seq:clock\,
            main_0 => \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\);

END __DEFAULT__;
