
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Fri Nov  7 15:37:47 2025
| Design       : HDMI_IN_DDR3_bin_ero_dil_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                            
*******************************************************************************************************************************************************************************************************************************************
                                                                                                             Clock   Non-clock                                                                                                             
 Clock                                           Period       Waveform            Type                       Loads       Loads  Sources                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                         37.0000      {0.0000 18.5000}    Declared                      99          28  {sys_clk}                                                                                                  
   sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred  99.9000      {0.0000 49.9500}    Generated (sys_clk)          149          24  {cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0}                                                                    
   sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred   39.6820      {0.0000 19.8410}    Generated (sys_clk)          748          73  {pll_gen_clk/u_gpll/gpll_inst/CLKOUT0}                                                                     
 ref_clk                                         8.0000       {0.0000 4.0000}     Declared                       0           4  {clk_p}                                                                                                    
   rst_clk                                       8.0000       {0.0000 4.0000}     Generated (ref_clk)           99          19  {u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0}                                         
   ddrphy_sysclk                                 8.0000       {0.0000 4.0000}     Generated (ref_clk)         3761         277  {u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0}                                          
   phy_dq_clk_0                                  1.0000       {0.0000 0.5000}     Generated (ref_clk)           35           1  {u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
     phy_dq_sysclk_0                             8.0000       {2.0000 6.0000}     Generated (phy_dq_clk_0)      35           0  {u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
   phy_dq_clk_1                                  1.0000       {0.0000 0.5000}     Generated (ref_clk)           84           1  {u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
     phy_dq_sysclk_1                             8.0000       {2.0000 6.0000}     Generated (phy_dq_clk_1)      84           0  {u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in          1000.0000    {0.0000 500.0000}   Declared                    3253         528  {pixclk_in}                                                                                                
===========================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ref_clk                       asynchronous               ref_clk                                   
 rst_clk                       asynchronous               rst_clk                                   
 phy_dq_clk_0                  asynchronous               phy_dq_clk_0                              
 phy_dq_clk_1                  asynchronous               phy_dq_clk_1                              
 ddrphy_sysclk                 asynchronous               ddrphy_sysclk                             
 Inferred_clock_group_0        asynchronous               HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in    
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    27.0270 MHz    245.3386 MHz        37.0000         4.0760         32.924
 rst_clk                   125.0000 MHz    349.2840 MHz         8.0000         2.8630          5.137
 ddrphy_sysclk             125.0000 MHz    190.1141 MHz         8.0000         5.2600          2.740
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                            10.0100 MHz    224.2152 MHz        99.9000         4.4600         95.440
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                            25.2003 MHz     86.2589 MHz        39.6820        11.5930         28.089
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                             1.0000 MHz     30.1941 MHz      1000.0000        33.1190        966.881
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     32.924       0.000              0            484
 rst_clk                rst_clk                      5.137       0.000              0            416
 ddrphy_sysclk          ddrphy_sysclk                2.740       0.000              0          16068
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                    95.440       0.000              0            825
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                    28.089       0.000              0           1511
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                   966.881       0.000              0          11111
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.253       0.000              0            484
 rst_clk                rst_clk                      0.254       0.000              0            416
 ddrphy_sysclk          ddrphy_sysclk                0.140       0.000              0          16068
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                     0.167       0.000              0            825
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                     0.348       0.000              0           1511
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                     0.158       0.000              0          11111
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      5.005       0.000              0             97
 ddrphy_sysclk          ddrphy_sysclk                4.580       0.000              0           3363
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                    96.140       0.000              0              1
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                    37.450       0.000              0              8
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                   998.433       0.000              0              4
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      0.354       0.000              0             97
 ddrphy_sysclk          ddrphy_sysclk                0.298       0.000              0           3363
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                     1.716       0.000              0              1
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                     0.803       0.000              0              8
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                     0.796       0.000              0              4
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            18.300       0.000              0             99
 rst_clk                                             3.800       0.000              0             98
 ddrphy_sysclk                                       3.040       0.000              0           3760
 phy_dq_clk_0                                        0.035       0.000              0             35
 phy_dq_sysclk_0                                     1.850       0.000              0             35
 phy_dq_clk_1                                        0.035       0.000              0             84
 phy_dq_sysclk_1                                     2.400       0.000              0             84
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred       48.990       0.000              0            149
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred        18.881       0.000              0            748
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in            499.040       0.000              0           3253
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     34.410       0.000              0            484
 rst_clk                rst_clk                      6.264       0.000              0            416
 ddrphy_sysclk          ddrphy_sysclk                4.804       0.000              0          16068
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                    97.150       0.000              0            825
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                    32.726       0.000              0           1511
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                   979.418       0.000              0          11111
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.169       0.000              0            484
 rst_clk                rst_clk                      0.168       0.000              0            416
 ddrphy_sysclk          ddrphy_sysclk                0.104       0.000              0          16068
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                     0.112       0.000              0            825
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                     0.251       0.000              0           1511
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                     0.102       0.000              0          11111
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      6.136       0.000              0             97
 ddrphy_sysclk          ddrphy_sysclk                5.711       0.000              0           3363
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                    97.541       0.000              0              1
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                    38.333       0.000              0              8
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                   999.050       0.000              0              4
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      0.248       0.000              0             97
 ddrphy_sysclk          ddrphy_sysclk                0.197       0.000              0           3363
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                        sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
                                                     1.164       0.000              0              1
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                        sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
                                                     0.502       0.000              0              8
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                        HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
                                                     0.510       0.000              0              4
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            18.300       0.000              0             99
 rst_clk                                             3.800       0.000              0             98
 ddrphy_sysclk                                       3.430       0.000              0           3760
 phy_dq_clk_0                                        0.035       0.000              0             35
 phy_dq_sysclk_0                                     1.850       0.000              0             35
 phy_dq_clk_1                                        0.035       0.000              0             84
 phy_dq_sysclk_1                                     2.400       0.000              0             84
 sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred       49.380       0.000              0            149
 sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred        19.271       0.000              0            748
 HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in            499.430       0.000              0           3253
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : area_th_sys[17]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  3.790
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=63)       0.434       3.790         ntR3713          
 CLMA_195_774/CLK                                                          r       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_195_774/Q0                   tco                   0.203       3.993 r       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=9)        1.537       5.530         key1_press       
 CLMA_225_588/Y3                   td                    0.108       5.638 r       N191_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.808       6.446         _N75183          
 CLMA_249_546/Y3                   td                    0.096       6.542 r       N809/LUT6_inst_perm/L6
                                   net (fanout=5)        0.458       7.000         N809             
 CLMA_261_522/CECO                 td                    0.136       7.136 r       area_th_sys[5]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.136         ntR7             
 CLMA_261_528/CECO                 td                    0.136       7.272 r       area_th_sys[9]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.272         ntR6             
 CLMA_261_534/CECO                 td                    0.136       7.408 r       area_th_sys[13]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.408         ntR5             
 CLMA_261_540/CECI                                                         r       area_th_sys[17]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.408         Logic Levels: 5  
                                                                                   Logic: 0.815ns(22.526%), Route: 2.803ns(77.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      37.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      37.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052      38.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143      39.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      39.635         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.245      39.880 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.381      40.261         ntR3714          
 CLMA_261_540/CLK                                                          r       area_th_sys[17]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.347      40.608                          
 clock uncertainty                                      -0.050      40.558                          

 Setup time                                             -0.226      40.332                          

 Data required time                                                 40.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.332                          
 Data arrival time                                                   7.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : area_th_sys[13]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.260
  Launch Clock Delay      :  3.790
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=63)       0.434       3.790         ntR3713          
 CLMA_195_774/CLK                                                          r       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_195_774/Q0                   tco                   0.203       3.993 r       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=9)        1.537       5.530         key1_press       
 CLMA_225_588/Y3                   td                    0.108       5.638 r       N191_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.808       6.446         _N75183          
 CLMA_249_546/Y3                   td                    0.096       6.542 r       N809/LUT6_inst_perm/L6
                                   net (fanout=5)        0.458       7.000         N809             
 CLMA_261_522/CECO                 td                    0.136       7.136 r       area_th_sys[5]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.136         ntR7             
 CLMA_261_528/CECO                 td                    0.136       7.272 r       area_th_sys[9]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.272         ntR6             
 CLMA_261_534/CECI                                                         r       area_th_sys[13]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.272         Logic Levels: 4  
                                                                                   Logic: 0.679ns(19.500%), Route: 2.803ns(80.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      37.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      37.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052      38.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143      39.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      39.635         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.245      39.880 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.380      40.260         ntR3714          
 CLMA_261_534/CLK                                                          r       area_th_sys[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.347      40.607                          
 clock uncertainty                                      -0.050      40.557                          

 Setup time                                             -0.226      40.331                          

 Data required time                                                 40.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.331                          
 Data arrival time                                                   7.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : area_th_sys[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  3.790
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=63)       0.434       3.790         ntR3713          
 CLMA_195_774/CLK                                                          r       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_195_774/Q0                   tco                   0.203       3.993 r       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=9)        1.537       5.530         key1_press       
 CLMA_225_588/Y3                   td                    0.108       5.638 r       N191_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.808       6.446         _N75183          
 CLMA_249_546/Y3                   td                    0.096       6.542 r       N809/LUT6_inst_perm/L6
                                   net (fanout=5)        0.708       7.250         N809             
 CLMA_273_529/CE                                                           r       area_th_sys[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CE

 Data arrival time                                                   7.250         Logic Levels: 2  
                                                                                   Logic: 0.407ns(11.763%), Route: 3.053ns(88.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      37.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      37.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052      38.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143      39.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      39.635         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.245      39.880 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.381      40.261         ntR3714          
 CLMA_273_529/CLK                                                          r       area_th_sys[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.347      40.608                          
 clock uncertainty                                      -0.050      40.558                          

 Setup time                                             -0.226      40.332                          

 Data required time                                                 40.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.332                          
 Data arrival time                                                   7.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.082                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_sys[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : angle_th_sys[7]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.809
  Launch Clock Delay      :  3.263
  Clock Pessimism Removal :  -0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052       1.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.635         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.383       3.263         ntR3714          
 CLMA_219_594/CLK                                                          r       angle_th_sys[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_219_594/Q2                   tco                   0.158       3.421 f       angle_th_sys[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.088       3.509         angle_th_sys[5]  
 CLMA_219_595/B4                                                           f       angle_th_sys[7]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.509         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.228%), Route: 0.088ns(35.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.453       3.809         ntR3714          
 CLMA_219_595/CLK                                                          r       angle_th_sys[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.517       3.292                          
 clock uncertainty                                       0.000       3.292                          

 Hold time                                              -0.036       3.256                          

 Data required time                                                  3.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.256                          
 Data arrival time                                                   3.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : curr_mode_reg[7]/opit_0_inv/CLK
Endpoint    : curr_mode_reg[0]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.815
  Launch Clock Delay      :  3.266
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052       1.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.635         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=63)       0.386       3.266         ntR3713          
 CLMA_195_613/CLK                                                          r       curr_mode_reg[7]/opit_0_inv/CLK

 CLMA_195_613/Q0                   tco                   0.158       3.424 f       curr_mode_reg[7]/opit_0_inv/Q
                                   net (fanout=8)        0.349       3.773         curr_mode_reg[7] 
 CLMS_189_607/M3                                                           f       curr_mode_reg[0]/opit_0_inv/D

 Data arrival time                                                   3.773         Logic Levels: 0  
                                                                                   Logic: 0.158ns(31.164%), Route: 0.349ns(68.836%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=17)       0.459       3.815         ntR3716          
 CLMS_189_607/CLK                                                          r       curr_mode_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.347       3.468                          
 clock uncertainty                                       0.000       3.468                          

 Hold time                                               0.043       3.511                          

 Data required time                                                  3.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.511                          
 Data arrival time                                                   3.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : curr_mode_reg[5]/opit_0_inv_srl/CLK
Endpoint    : curr_mode_reg[7]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.269
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.052       1.977         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.635         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=17)       0.389       3.269         ntR3716          
 CLMS_189_607/CLK                                                          r       curr_mode_reg[5]/opit_0_inv_srl/CLK

 CLMS_189_607/CR1                  tco                   0.174       3.443 f       curr_mode_reg[5]/opit_0_inv_srl/CR0
                                   net (fanout=4)        0.238       3.681         curr_mode_reg[6] 
 CLMA_195_613/M0                                                           f       curr_mode_reg[7]/opit_0_inv/D

 Data arrival time                                                   3.681         Logic Levels: 0  
                                                                                   Logic: 0.174ns(42.233%), Route: 0.238ns(57.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.235       2.299         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=63)       0.456       3.812         ntR3713          
 CLMA_195_613/CLK                                                          r       curr_mode_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.347       3.465                          
 clock uncertainty                                       0.000       3.465                          

 Hold time                                              -0.049       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                   3.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.407
  Launch Clock Delay      :  6.358
  Clock Pessimism Removal :  0.924

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.452       6.358         ntR3717          
 CLMS_339_469/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_339_469/Q2                   tco                   0.203       6.561 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.395       6.956         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [7]
 CLMS_339_469/Y3                   td                    0.212       7.168 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=1)        0.422       7.590         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71882
 CLMS_345_475/Y0                   td                    0.074       7.664 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_37/LUT6_inst_perm/L6
                                   net (fanout=11)       0.250       7.914         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMA_345_486/Y2                   td                    0.096       8.010 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        0.536       8.546         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_339_469/CECO                 td                    0.136       8.682 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CECO
                                   net (fanout=4)        0.000       8.682         ntR147           
 CLMS_339_475/CECO                 td                    0.136       8.818 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       8.818         ntR146           
 CLMS_339_481/CECI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   8.818         Logic Levels: 5  
                                                                                   Logic: 0.857ns(34.837%), Route: 1.603ns(65.163%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.384      13.407         ntR3717          
 CLMS_339_481/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.924      14.331                          
 clock uncertainty                                      -0.150      14.181                          

 Setup time                                             -0.226      13.955                          

 Data required time                                                 13.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.955                          
 Data arrival time                                                   8.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.407
  Launch Clock Delay      :  6.358
  Clock Pessimism Removal :  0.924

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.452       6.358         ntR3717          
 CLMS_339_469/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_339_469/Q2                   tco                   0.203       6.561 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.395       6.956         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [7]
 CLMS_339_469/Y3                   td                    0.212       7.168 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=1)        0.422       7.590         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71882
 CLMS_345_475/Y0                   td                    0.074       7.664 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_37/LUT6_inst_perm/L6
                                   net (fanout=11)       0.250       7.914         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMA_345_486/Y2                   td                    0.096       8.010 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        0.536       8.546         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_339_469/CECO                 td                    0.136       8.682 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CECO
                                   net (fanout=4)        0.000       8.682         ntR147           
 CLMS_339_475/CECO                 td                    0.136       8.818 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       8.818         ntR146           
 CLMS_339_481/CECI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   8.818         Logic Levels: 5  
                                                                                   Logic: 0.857ns(34.837%), Route: 1.603ns(65.163%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.384      13.407         ntR3717          
 CLMS_339_481/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.924      14.331                          
 clock uncertainty                                      -0.150      14.181                          

 Setup time                                             -0.226      13.955                          

 Data required time                                                 13.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.955                          
 Data arrival time                                                   8.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CE
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.407
  Launch Clock Delay      :  6.358
  Clock Pessimism Removal :  0.924

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.452       6.358         ntR3717          
 CLMS_339_469/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_339_469/Q2                   tco                   0.203       6.561 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.395       6.956         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [7]
 CLMS_339_469/Y3                   td                    0.212       7.168 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=1)        0.422       7.590         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71882
 CLMS_345_475/Y0                   td                    0.074       7.664 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_37/LUT6_inst_perm/L6
                                   net (fanout=11)       0.250       7.914         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMA_345_486/Y2                   td                    0.096       8.010 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        0.536       8.546         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_339_469/CECO                 td                    0.136       8.682 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CECO
                                   net (fanout=4)        0.000       8.682         ntR147           
 CLMS_339_475/CECO                 td                    0.136       8.818 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       8.818         ntR146           
 CLMS_339_481/CECI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.818         Logic Levels: 5  
                                                                                   Logic: 0.857ns(34.837%), Route: 1.603ns(65.163%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.384      13.407         ntR3717          
 CLMS_339_481/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.924      14.331                          
 clock uncertainty                                      -0.150      14.181                          

 Setup time                                             -0.226      13.955                          

 Data required time                                                 13.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.955                          
 Data arrival time                                                   8.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/I4
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.368
  Launch Clock Delay      :  5.415
  Clock Pessimism Removal :  -0.924

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.392       5.415         ntR3717          
 CLMA_351_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9]/opit_0_inv_L6Q_perm/CLK

 CLMA_351_516/Q2                   tco                   0.158       5.573 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=14)       0.089       5.662         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [9]
 CLMS_351_517/B4                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.662         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.462       6.368         ntR3717          
 CLMS_351_517/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.924       5.444                          
 clock uncertainty                                       0.000       5.444                          

 Hold time                                              -0.036       5.408                          

 Data required time                                                  5.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.408                          
 Data arrival time                                                   5.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/I5
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.367
  Launch Clock Delay      :  5.414
  Clock Pessimism Removal :  -0.952

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.391       5.414         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_345_516/CR1                  tco                   0.174       5.588 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.088       5.676         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [0]
 CLMA_345_516/D5                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   5.676         Logic Levels: 0  
                                                                                   Logic: 0.174ns(66.412%), Route: 0.088ns(33.588%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.461       6.367         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.952       5.415                          
 clock uncertainty                                       0.000       5.415                          

 Hold time                                              -0.015       5.400                          

 Data required time                                                  5.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.400                          
 Data arrival time                                                   5.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[3]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.368
  Launch Clock Delay      :  5.415
  Clock Pessimism Removal :  -0.952

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.392       5.415         ntR3717          
 CLMA_357_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_357_510/Q3                   tco                   0.158       5.573 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.087       5.660         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [0]
 CLMA_357_510/C4                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[3]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   5.660         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.462       6.368         ntR3717          
 CLMA_357_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.952       5.416                          
 clock uncertainty                                       0.000       5.416                          

 Hold time                                              -0.033       5.383                          

 Data required time                                                  5.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.383                          
 Data arrival time                                                   5.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv_L6QQ_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.147
  Launch Clock Delay      :  5.541
  Clock Pessimism Removal :  1.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_534/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.454       5.541         ntR3731          
 CLMA_309_696/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv_L6QQ_perm/CLK

 CLMA_309_696/CR0                  tco                   0.249       5.790 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=2)        0.392       6.182         u_ddr3_test_h/dfi_ras_n [0]
 CLMA_303_697/Y1                   td                    0.096       6.278 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.571       6.849         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/_N73462
 CLMA_303_666/Y3                   td                    0.096       6.945 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.407       7.352         u_ddr3_test_h/u_ddrphy_top/read_cmd [0]
 CLMS_291_667/Y2                   td                    0.108       7.460 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.123       7.583         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230
 CLMS_291_667/Y0                   td                    0.224       7.807 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.437       8.244         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMS_267_673/Y1                   td                    0.108       8.352 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/L6
                                   net (fanout=1)        0.406       8.758         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24608
 CLMA_273_660/Y2                   td                    0.074       8.832 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.424       9.256         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_273_672/Y2                   td                    0.074       9.330 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.440       9.770         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_267_661/Y0                   td                    0.108       9.878 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.591      10.469         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26754
 CLMS_285_673/D5                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  10.469         Logic Levels: 8  
                                                                                   Logic: 1.137ns(23.072%), Route: 3.791ns(76.928%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.384      12.147         ntR3731          
 CLMS_285_673/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.324      13.471                          
 clock uncertainty                                      -0.150      13.321                          

 Setup time                                             -0.112      13.209                          

 Data required time                                                 13.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.209                          
 Data arrival time                                                  10.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv_L6QQ_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.141
  Launch Clock Delay      :  5.541
  Clock Pessimism Removal :  1.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_534/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.454       5.541         ntR3731          
 CLMA_309_696/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv_L6QQ_perm/CLK

 CLMA_309_696/CR0                  tco                   0.249       5.790 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=2)        0.392       6.182         u_ddr3_test_h/dfi_ras_n [0]
 CLMA_303_697/Y1                   td                    0.096       6.278 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.571       6.849         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/_N73462
 CLMA_303_666/Y3                   td                    0.096       6.945 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.407       7.352         u_ddr3_test_h/u_ddrphy_top/read_cmd [0]
 CLMS_291_667/Y2                   td                    0.108       7.460 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.123       7.583         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230
 CLMS_291_667/Y0                   td                    0.224       7.807 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.460       8.267         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_303_666/Y2                   td                    0.096       8.363 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_2[2]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.598       8.961         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24953
 CLMS_285_685/Y3                   td                    0.108       9.069 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.470       9.539         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMS_267_697/Y0                   td                    0.074       9.613 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.272       9.885         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_267_691/Y0                   td                    0.179      10.064 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.281      10.345         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26743
 CLMA_273_696/D4                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  10.345         Logic Levels: 8  
                                                                                   Logic: 1.230ns(25.604%), Route: 3.574ns(74.396%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.378      12.141         ntR3731          
 CLMA_273_696/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.324      13.465                          
 clock uncertainty                                      -0.150      13.315                          

 Setup time                                             -0.133      13.182                          

 Data required time                                                 13.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.182                          
 Data arrival time                                                  10.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv_L6QQ_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.142
  Launch Clock Delay      :  5.541
  Clock Pessimism Removal :  1.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_534/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.454       5.541         ntR3731          
 CLMA_309_696/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv_L6QQ_perm/CLK

 CLMA_309_696/CR0                  tco                   0.249       5.790 r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=2)        0.392       6.182         u_ddr3_test_h/dfi_ras_n [0]
 CLMA_303_697/Y1                   td                    0.096       6.278 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.571       6.849         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/_N73462
 CLMA_303_666/Y3                   td                    0.096       6.945 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.407       7.352         u_ddr3_test_h/u_ddrphy_top/read_cmd [0]
 CLMS_291_667/Y2                   td                    0.108       7.460 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.123       7.583         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230
 CLMS_291_667/Y0                   td                    0.224       7.807 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.460       8.267         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_303_666/Y2                   td                    0.096       8.363 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_2[2]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.598       8.961         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24953
 CLMS_285_685/Y3                   td                    0.108       9.069 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.470       9.539         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMS_267_697/Y0                   td                    0.074       9.613 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.272       9.885         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_267_691/Y3                   td                    0.108       9.993 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.270      10.263         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26742
 CLMA_273_691/B5                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  10.263         Logic Levels: 8  
                                                                                   Logic: 1.159ns(24.545%), Route: 3.563ns(75.455%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.379      12.142         ntR3731          
 CLMA_273_691/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.324      13.466                          
 clock uncertainty                                      -0.150      13.316                          

 Setup time                                             -0.113      13.203                          

 Data required time                                                 13.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.203                          
 Data arrival time                                                  10.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.547
  Launch Clock Delay      :  4.153
  Clock Pessimism Removal :  -1.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.390       4.153         ntR3731          
 CLMA_261_613/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK

 CLMA_261_613/Q0                   tco                   0.158       4.311 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/Q
                                   net (fanout=2)        0.239       4.550         u_ddr3_test_h/u_ips_ddrc_top/dcd_wr_addr [11]
 CLMS_267_619/M2                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   4.550         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.798%), Route: 0.239ns(60.202%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_534/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.460       5.547         ntR3731          
 CLMS_267_619/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.365       4.182                          
 clock uncertainty                                       0.000       4.182                          

 Hold time                                               0.228       4.410                          

 Data required time                                                  4.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.410                          
 Data arrival time                                                   4.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/DIH
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.548
  Launch Clock Delay      :  4.156
  Clock Pessimism Removal :  -1.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_486/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.393       4.156         ntR3733          
 CLMA_267_606/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK

 CLMA_267_606/Q0                   tco                   0.158       4.314 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/Q
                                   net (fanout=2)        0.239       4.553         u_ddr3_test_h/u_ips_ddrc_top/dcd_wr_addr [16]
 CLMS_267_595/AD                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/DIH

 Data arrival time                                                   4.553         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.798%), Route: 0.239ns(60.202%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_486/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.461       5.548         ntR3733          
 CLMS_267_595/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.365       4.183                          
 clock uncertainty                                       0.000       4.183                          

 Hold time                                               0.228       4.411                          

 Data required time                                                  4.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.411                          
 Data arrival time                                                   4.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[17]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.546
  Launch Clock Delay      :  4.153
  Clock Pessimism Removal :  -1.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.390       4.153         ntR3731          
 CLMA_261_613/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK

 CLMA_261_613/Q0                   tco                   0.158       4.311 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/Q
                                   net (fanout=2)        0.242       4.553         u_ddr3_test_h/u_ips_ddrc_top/dcd_wr_addr [11]
 CLMS_267_625/M2                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[17]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   4.553         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.500%), Route: 0.242ns(60.500%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_534/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.459       5.546         ntR3731          
 CLMS_267_625/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[17]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.365       4.181                          
 clock uncertainty                                       0.000       4.181                          

 Hold time                                               0.228       4.409                          

 Data required time                                                  4.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.409                          
 Data arrival time                                                   4.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/I5
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.685
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.583         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.287       3.870 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.462       4.332         ntR3719          
 CLMA_21_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_21_751/Q0                    tco                   0.203       4.535 r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=18)       0.608       5.143         nt_init_over_rx  
 CLMS_27_787/Y1                    td                    0.108       5.251 r       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.272       5.523         ms72xx_ctl/N14   
 CLMA_33_786/CR0                   td                    0.212       5.735 r       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=18)       0.753       6.488         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_744/CR3                   td                    0.215       6.703 r       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.425       7.128         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_33_756/Y1                    td                    0.108       7.236 r       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.242       7.478         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMS_33_757/Y1                    td                    0.108       7.586 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.270       7.856         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMS_33_751/Y3                    td                    0.179       8.035 r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure_ce_mux/LUT6_inst_perm/L6
                                   net (fanout=1)        0.419       8.454         ms72xx_ctl/U1_ms7200_ctl/_N71433
 CLMS_27_751/A5                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/I5

 Data arrival time                                                   8.454         Logic Levels: 6  
                                                                                   Logic: 1.133ns(27.487%), Route: 2.989ns(72.513%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730     100.734 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.734         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091     100.825 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487     101.312         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031     101.343 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948     102.291         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143     102.434 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     102.949         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.245     103.194 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.391     103.585         ntR3719          
 CLMS_27_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.576     104.161                          
 clock uncertainty                                      -0.150     104.011                          

 Setup time                                             -0.117     103.894                          

 Data required time                                                103.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.894                          
 Data arrival time                                                   8.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.440                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.684
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.583         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.287       3.870 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.462       4.332         ntR3719          
 CLMA_21_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_21_751/Q0                    tco                   0.203       4.535 r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=18)       0.608       5.143         nt_init_over_rx  
 CLMS_27_787/Y1                    td                    0.108       5.251 r       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.272       5.523         ms72xx_ctl/N14   
 CLMA_33_786/CR0                   td                    0.212       5.735 r       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=18)       0.753       6.488         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_744/CR3                   td                    0.215       6.703 r       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.425       7.128         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_33_756/Y1                    td                    0.108       7.236 r       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.242       7.478         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMS_33_757/Y1                    td                    0.108       7.586 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.560       8.146         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMS_33_751/CE                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   8.146         Logic Levels: 5  
                                                                                   Logic: 0.954ns(25.013%), Route: 2.860ns(74.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730     100.734 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.734         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091     100.825 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487     101.312         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031     101.343 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948     102.291         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143     102.434 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     102.949         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.245     103.194 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.390     103.584         ntR3719          
 CLMS_33_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.576     104.160                          
 clock uncertainty                                      -0.150     104.010                          

 Setup time                                             -0.226     103.784                          

 Data required time                                                103.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.784                          
 Data arrival time                                                   8.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.638                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.684
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.583         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.287       3.870 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.462       4.332         ntR3719          
 CLMA_21_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_21_751/Q0                    tco                   0.203       4.535 r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=18)       0.608       5.143         nt_init_over_rx  
 CLMS_27_787/Y1                    td                    0.108       5.251 r       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.272       5.523         ms72xx_ctl/N14   
 CLMA_33_786/CR0                   td                    0.212       5.735 r       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=18)       0.753       6.488         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_744/CR3                   td                    0.215       6.703 r       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.425       7.128         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_33_756/Y1                    td                    0.108       7.236 r       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.242       7.478         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMS_33_757/Y1                    td                    0.108       7.586 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.560       8.146         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMS_33_751/CE                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   8.146         Logic Levels: 5  
                                                                                   Logic: 0.954ns(25.013%), Route: 2.860ns(74.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730     100.734 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.734         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091     100.825 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487     101.312         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031     101.343 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948     102.291         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143     102.434 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     102.949         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.245     103.194 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.390     103.584         ntR3719          
 CLMS_33_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.576     104.160                          
 clock uncertainty                                      -0.150     104.010                          

 Setup time                                             -0.226     103.784                          

 Data required time                                                103.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.784                          
 Data arrival time                                                   8.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.638                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/ADA[9]
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.332
  Launch Clock Delay      :  3.686
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487       1.412         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031       1.443 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       2.391         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       3.049         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.245       3.294 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.392       3.686         ntR3719          
 CLMS_33_739/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_33_739/Q2                    tco                   0.158       3.844 f       ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.166       4.010         ms72xx_ctl/U1_ms7200_ctl/cmd_index [4]
 DRM_40_732/ADA0[9]                                                        f       ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/ADA[9]

 Data arrival time                                                   4.010         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.765%), Route: 0.166ns(51.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.583         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.287       3.870 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.462       4.332         ntR3719          
 DRM_40_732/CLKA[0]                                                        r       ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 clock pessimism                                        -0.576       3.756                          
 clock uncertainty                                       0.000       3.756                          

 Hold time                                               0.087       3.843                          

 Data required time                                                  3.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.843                          
 Data arrival time                                                   4.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri/pluse_2d/opit_0_inv_L6QQ_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri/pluse_3d/opit_0_inv/D
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  3.683
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487       1.412         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031       1.443 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       2.391         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       3.049         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.245       3.294 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.389       3.683         ntR3719          
 CLMA_33_756/CLK                                                           r       ms72xx_ctl/iic_dri/pluse_2d/opit_0_inv_L6QQ_perm/CLK

 CLMA_33_756/CR2                   tco                   0.173       3.856 f       ms72xx_ctl/iic_dri/pluse_2d/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=2)        0.072       3.928         ms72xx_ctl/iic_dri/pluse_2d
 CLMA_33_756/M3                                                            f       ms72xx_ctl/iic_dri/pluse_3d/opit_0_inv/D

 Data arrival time                                                   3.928         Logic Levels: 0  
                                                                                   Logic: 0.173ns(70.612%), Route: 0.072ns(29.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.583         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.287       3.870 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.459       4.329         ntR3719          
 CLMA_33_756/CLK                                                           r       ms72xx_ctl/iic_dri/pluse_3d/opit_0_inv/CLK
 clock pessimism                                        -0.645       3.684                          
 clock uncertainty                                       0.000       3.684                          

 Hold time                                               0.044       3.728                          

 Data required time                                                  3.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.728                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK
Endpoint    : ms72xx_ctl/iic_dri/receiv_data[5]/opit_0_inv_srl/D
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  3.683
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487       1.412         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031       1.443 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       2.391         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       3.049         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.245       3.294 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.389       3.683         ntR3719          
 CLMA_45_768/CLK                                                           r       ms72xx_ctl/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK

 CLMA_45_768/CR2                   tco                   0.173       3.856 f       ms72xx_ctl/iic_dri/receiv_data[3]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.072       3.928         ms72xx_ctl/iic_dri/receiv_data [4]
 CLMA_45_768/M3                                                            f       ms72xx_ctl/iic_dri/receiv_data[5]/opit_0_inv_srl/D

 Data arrival time                                                   3.928         Logic Levels: 0  
                                                                                   Logic: 0.173ns(70.612%), Route: 0.072ns(29.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.583         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.287       3.870 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.459       4.329         ntR3719          
 CLMA_45_768/CLK                                                           r       ms72xx_ctl/iic_dri/receiv_data[5]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.645       3.684                          
 clock uncertainty                                       0.000       3.684                          

 Hold time                                               0.043       3.727                          

 Data required time                                                  3.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.727                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[17]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_hund[0]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.775
  Launch Clock Delay      :  4.447
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.449       4.447         ntR3722          
 CLMA_273_517/CLK                                                          r       area_th_pix1[17]/opit_0_inv_srl/CLK

 CLMA_273_517/CR0                  tco                   0.249       4.696 r       area_th_pix1[17]/opit_0_inv_srl/CR0
                                   net (fanout=14)       0.668       5.364         area_th_pix2[17] 
 CLMA_303_492/Y0                   td                    0.229       5.593 r       u_char_proc/N1514_sel10[3]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.567       6.160         u_char_proc/_N6400
 CLMS_285_487/Y0                   td                    0.224       6.384 r       u_char_proc/N1514_lt9_mux5/gateop_LUT6DL5_perm/L6
                                   net (fanout=9)        0.424       6.808         u_char_proc/_N6402
 CLMS_291_493/CR0                  td                    0.224       7.032 r       u_char_proc/N1514_sub9_maj1_1/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.249       7.281         u_char_proc/_N5624
 CLMS_291_493/Y1                   td                    0.224       7.505 r       u_char_proc/N1514_lt8_mux5/LUT6_inst_perm/L6
                                   net (fanout=8)        0.273       7.778         u_char_proc/_N6413
 CLMA_291_498/Y0                   td                    0.108       7.886 r       u_char_proc/N1514_sub7_maj2_1/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.372       8.258         u_char_proc/_N16875
 CLMA_291_486/Y0                   td                    0.074       8.332 r       u_char_proc/N1514_lt7_mux5/LUT6_inst_perm/L6
                                   net (fanout=11)       0.272       8.604         u_char_proc/_N6424
 CLMS_291_493/Y3                   td                    0.108       8.712 r       u_char_proc/N1514_sub6_ac3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.242       8.954         u_char_proc/_N15594
 CLMA_291_492/Y3                   td                    0.074       9.028 r       u_char_proc/N1514_lt6_mux5/LUT6_inst_perm/L6
                                   net (fanout=10)       0.553       9.581         u_char_proc/_N6435
 CLMA_285_498/Y2                   td                    0.074       9.655 r       u_char_proc/N1514_sub5_ac3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.248       9.903         u_char_proc/_N16014
 CLMS_285_487/CR0                  td                    0.212      10.115 r       u_char_proc/N1514_lt9_mux5/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.395      10.510         u_char_proc/_N2485
 CLMA_291_492/Y2                   td                    0.074      10.584 r       u_char_proc/N1514_lt5_mux5/LUT6_inst_perm/L6
                                   net (fanout=10)       0.270      10.854         u_char_proc/_N6446
 CLMS_285_493/Y2                   td                    0.108      10.962 r       u_char_proc/N1514_sel5[3]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      11.081         u_char_proc/_N70975_2
 CLMS_285_493/Y3                   td                    0.074      11.155 r       u_char_proc/N1514_sel5[3]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.239      11.394         u_char_proc/_N6455
 CLMA_285_492/Y3                   td                    0.074      11.468 r       u_char_proc/N1514_lt4_mux5/LUT6_inst_perm/L6
                                   net (fanout=10)       0.396      11.864         u_char_proc/_N6457
 CLMA_273_493/Y2                   td                    0.108      11.972 r       u_char_proc/N1514_sub3_ac3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.265      12.237         u_char_proc/_N16322
 CLMA_285_492/Y1                   td                    0.108      12.345 r       u_char_proc/N1514_lt3_mux5/gateop_perm/L6
                                   net (fanout=9)        0.444      12.789         u_char_proc/_N6468
 CLMA_273_492/Y3                   td                    0.108      12.897 r       u_char_proc/N1514_sel3[2]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.401      13.298         u_char_proc/_N6476
 CLMA_273_492/Y0                   td                    0.224      13.522 r       u_char_proc/N1514_lt2_mux4_1/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.119      13.641         u_char_proc/_N2509
 CLMA_273_493/Y1                   td                    0.096      13.737 r       u_char_proc/N1514_lt2_mux5/LUT6_inst_perm/L6
                                   net (fanout=7)        0.371      14.108         u_char_proc/_N6479
 CLMA_273_492/CR1                  td                    0.211      14.319 r       u_char_proc/N1514_sel2[1]_1/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.515      14.834         u_char_proc/_N16907
 CLMS_267_493/Y1                   td                    0.108      14.942 r       u_char_proc/N1514_lt1_mux5/LUT6_inst_perm/L6
                                   net (fanout=4)        0.271      15.213         u_char_proc/_N6490
 CLMA_273_492/CR2                  td                    0.220      15.433 r       u_char_proc/N1514_sub1_maj1_1/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.270      15.703         u_char_proc/_N70042_1
 CLMA_267_492/D5                                                           r       u_char_proc/area_th_hund[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  15.703         Logic Levels: 22 
                                                                                   Logic: 3.313ns(29.433%), Route: 7.943ns(70.567%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.374      43.457         ntR3722          
 CLMA_267_492/CLK                                                          r       u_char_proc/area_th_hund[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.597      44.054                          
 clock uncertainty                                      -0.150      43.904                          

 Setup time                                             -0.112      43.792                          

 Data required time                                                 43.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.792                          
 Data arrival time                                                  15.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        28.089                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[12]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.774
  Launch Clock Delay      :  4.448
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.450       4.448         ntR3722          
 CLMA_285_510/CLK                                                          r       area_th_pix1[12]/opit_0_inv_srl/CLK

 CLMA_285_510/CR0                  tco                   0.249       4.697 r       area_th_pix1[12]/opit_0_inv_srl/CR0
                                   net (fanout=24)       0.581       5.278         area_th_pix2[12] 
 CLMS_291_481/Y0                   td                    0.108       5.386 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.245       5.631         u_char_proc/_N8137
 CLMA_291_480/Y2                   td                    0.096       5.727 r       u_char_proc/N1523_lt8_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=12)       0.247       5.974         u_char_proc/_N6609
 CLMS_291_481/CR0                  td                    0.290       6.264 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.270       6.534         u_char_proc/_N14193
 CLMS_285_481/Y2                   td                    0.096       6.630 r       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.244       6.874         u_char_proc/_N14201
 CLMS_285_481/Y0                   td                    0.074       6.948 r       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.393       7.341         u_char_proc/_N6624
 CLMS_291_481/Y3                   td                    0.108       7.449 r       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.423       7.872         u_char_proc/_N6637
 CLMS_285_475/Y3                   td                    0.074       7.946 r       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       8.215         u_char_proc/_N75235
 CLMA_291_474/Y0                   td                    0.096       8.311 r       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=11)       0.272       8.583         u_char_proc/_N6639
 CLMA_285_474/Y1                   td                    0.096       8.679 r       u_char_proc/N1523_lt5_mux6_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.120       8.799         u_char_proc/_N67413
 CLMA_285_474/Y0                   td                    0.179       8.978 r       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=9)        0.569       9.547         u_char_proc/_N6654
 CLMA_273_480/Y3                   td                    0.179       9.726 r       u_char_proc/N1523_sel5[0]/LUT6D_inst_perm/L6
                                   net (fanout=6)        0.270       9.996         u_char_proc/_N6662
 CLMA_273_475/Y0                   td                    0.108      10.104 r       u_char_proc/N1523_lt4_mux6_2/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.243      10.347         u_char_proc/_N75239
 CLMA_273_475/Y2                   td                    0.108      10.455 r       u_char_proc/N1523_lt4_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.273      10.728         u_char_proc/_N6669
 CLMA_273_469/CR0                  td                    0.212      10.940 r       u_char_proc/N1523_sel4[4]_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.242      11.182         u_char_proc/_N6682
 CLMA_273_468/Y3                   td                    0.074      11.256 r       u_char_proc/N1523_lt3_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.120      11.376         u_char_proc/_N75247
 CLMA_273_469/Y2                   td                    0.179      11.555 r       u_char_proc/N1523_lt3_mux6_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.269      11.824         u_char_proc/_N15553
 CLMA_273_463/Y0                   td                    0.096      11.920 r       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=15)       0.270      12.190         u_char_proc/_N6684
 CLMA_273_469/CR2                  td                    0.220      12.410 r       u_char_proc/N1523_lt3_mux6_6/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.248      12.658         u_char_proc/_N6697
 CLMA_273_468/Y2                   td                    0.108      12.766 r       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      12.885         u_char_proc/_N75252
 CLMA_273_468/Y1                   td                    0.179      13.064 r       u_char_proc/N1523_lt2_mux6_6/gateop_perm/L6
                                   net (fanout=1)        0.573      13.637         u_char_proc/_N15989
 CLMA_273_468/Y0                   td                    0.108      13.745 r       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=9)        0.551      14.296         u_char_proc/_N6699
 CLMS_267_475/Y2                   td                    0.108      14.404 r       u_char_proc/N1523_sel2[6]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268      14.672         u_char_proc/_N71163_2
 CLMA_267_480/Y1                   td                    0.229      14.901 r       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=5)        0.241      15.142         u_char_proc/_N6714
 CLMS_267_481/Y1                   td                    0.096      15.238 r       u_char_proc/N1523_lt0_mux7_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.392      15.630         u_char_proc/_N70646_7
 CLMA_267_486/D5                                                           r       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  15.630         Logic Levels: 24 
                                                                                   Logic: 3.470ns(31.032%), Route: 7.712ns(68.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.373      43.456         ntR3722          
 CLMA_267_486/CLK                                                          r       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.597      44.053                          
 clock uncertainty                                      -0.150      43.903                          

 Setup time                                             -0.112      43.791                          

 Data required time                                                 43.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.791                          
 Data arrival time                                                  15.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        28.161                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[12]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.774
  Launch Clock Delay      :  4.448
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.450       4.448         ntR3722          
 CLMA_285_510/CLK                                                          r       area_th_pix1[12]/opit_0_inv_srl/CLK

 CLMA_285_510/CR0                  tco                   0.249       4.697 r       area_th_pix1[12]/opit_0_inv_srl/CR0
                                   net (fanout=24)       0.581       5.278         area_th_pix2[12] 
 CLMS_291_481/Y0                   td                    0.108       5.386 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.245       5.631         u_char_proc/_N8137
 CLMA_291_480/Y2                   td                    0.096       5.727 r       u_char_proc/N1523_lt8_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=12)       0.247       5.974         u_char_proc/_N6609
 CLMS_291_481/CR0                  td                    0.290       6.264 r       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.270       6.534         u_char_proc/_N14193
 CLMS_285_481/Y2                   td                    0.096       6.630 r       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.244       6.874         u_char_proc/_N14201
 CLMS_285_481/Y0                   td                    0.074       6.948 r       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.393       7.341         u_char_proc/_N6624
 CLMS_291_481/Y3                   td                    0.108       7.449 r       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.423       7.872         u_char_proc/_N6637
 CLMS_285_475/Y3                   td                    0.074       7.946 r       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       8.215         u_char_proc/_N75235
 CLMA_291_474/Y0                   td                    0.096       8.311 r       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=11)       0.272       8.583         u_char_proc/_N6639
 CLMA_285_474/Y1                   td                    0.096       8.679 r       u_char_proc/N1523_lt5_mux6_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.120       8.799         u_char_proc/_N67413
 CLMA_285_474/Y0                   td                    0.179       8.978 r       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=9)        0.569       9.547         u_char_proc/_N6654
 CLMA_273_480/Y3                   td                    0.179       9.726 r       u_char_proc/N1523_sel5[0]/LUT6D_inst_perm/L6
                                   net (fanout=6)        0.270       9.996         u_char_proc/_N6662
 CLMA_273_475/Y0                   td                    0.108      10.104 r       u_char_proc/N1523_lt4_mux6_2/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.243      10.347         u_char_proc/_N75239
 CLMA_273_475/Y2                   td                    0.108      10.455 r       u_char_proc/N1523_lt4_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.273      10.728         u_char_proc/_N6669
 CLMA_273_469/CR0                  td                    0.212      10.940 r       u_char_proc/N1523_sel4[4]_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.242      11.182         u_char_proc/_N6682
 CLMA_273_468/Y3                   td                    0.074      11.256 r       u_char_proc/N1523_lt3_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.120      11.376         u_char_proc/_N75247
 CLMA_273_469/Y2                   td                    0.179      11.555 r       u_char_proc/N1523_lt3_mux6_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.269      11.824         u_char_proc/_N15553
 CLMA_273_463/Y0                   td                    0.096      11.920 r       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=15)       0.270      12.190         u_char_proc/_N6684
 CLMA_273_469/CR2                  td                    0.220      12.410 r       u_char_proc/N1523_lt3_mux6_6/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.248      12.658         u_char_proc/_N6697
 CLMA_273_468/Y2                   td                    0.108      12.766 r       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      12.885         u_char_proc/_N75252
 CLMA_273_468/Y1                   td                    0.179      13.064 r       u_char_proc/N1523_lt2_mux6_6/gateop_perm/L6
                                   net (fanout=1)        0.573      13.637         u_char_proc/_N15989
 CLMA_273_468/Y0                   td                    0.108      13.745 r       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=9)        0.551      14.296         u_char_proc/_N6699
 CLMS_267_475/Y2                   td                    0.108      14.404 r       u_char_proc/N1523_sel2[6]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268      14.672         u_char_proc/_N71163_2
 CLMA_267_480/Y1                   td                    0.229      14.901 r       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=5)        0.394      15.295         u_char_proc/_N6714
 CLMA_267_486/D3                                                           r       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  15.295         Logic Levels: 23 
                                                                                   Logic: 3.374ns(31.105%), Route: 7.473ns(68.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.373      43.456         ntR3722          
 CLMA_267_486/CLK                                                          r       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.597      44.053                          
 clock uncertainty                                      -0.150      43.903                          

 Setup time                                             -0.145      43.758                          

 Data required time                                                 43.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.758                          
 Data arrival time                                                  15.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        28.463                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_pix1[3]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/angle_th_ten[1]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.452
  Launch Clock Delay      :  3.786
  Clock Pessimism Removal :  -0.638

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_475/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=380)      0.385       3.786         ntR3721          
 CLMS_207_601/CLK                                                          r       angle_th_pix1[3]/opit_0_inv_srl/CLK

 CLMS_207_601/CR1                  tco                   0.174       3.960 f       angle_th_pix1[3]/opit_0_inv_srl/CR0
                                   net (fanout=10)       0.159       4.119         angle_th_pix2[3] 
 CLMA_207_594/B3                                                           f       u_char_proc/angle_th_ten[1]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   4.119         Logic Levels: 0  
                                                                                   Logic: 0.174ns(52.252%), Route: 0.159ns(47.748%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_475/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=380)      0.454       4.452         ntR3721          
 CLMA_207_594/CLK                                                          r       u_char_proc/angle_th_ten[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.638       3.814                          
 clock uncertainty                                       0.000       3.814                          

 Hold time                                              -0.043       3.771                          

 Data required time                                                  3.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.771                          
 Data arrival time                                                   4.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_pix1[2]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/angle_th_ten[2]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.452
  Launch Clock Delay      :  3.786
  Clock Pessimism Removal :  -0.638

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_475/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=380)      0.385       3.786         ntR3721          
 CLMS_207_601/CLK                                                          r       angle_th_pix1[2]/opit_0_inv_srl/CLK

 CLMS_207_601/CR2                  tco                   0.173       3.959 f       angle_th_pix1[2]/opit_0_inv_srl/CR0
                                   net (fanout=8)        0.158       4.117         angle_th_pix2[2] 
 CLMA_207_594/C3                                                           f       u_char_proc/angle_th_ten[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   4.117         Logic Levels: 0  
                                                                                   Logic: 0.173ns(52.266%), Route: 0.158ns(47.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_475/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=380)      0.454       4.452         ntR3721          
 CLMA_207_594/CLK                                                          r       u_char_proc/angle_th_ten[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.638       3.814                          
 clock uncertainty                                       0.000       3.814                          

 Hold time                                              -0.047       3.767                          

 Data required time                                                  3.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.767                          
 Data arrival time                                                   4.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_th_pix1[3]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/sobel_th_unit[2]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.777
  Clock Pessimism Removal :  -0.638

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=96)       0.376       3.777         ntR3723          
 CLMS_201_667/CLK                                                          r       sobel_th_pix1[3]/opit_0_inv_srl/CLK

 CLMS_201_667/CR2                  tco                   0.173       3.950 f       sobel_th_pix1[3]/opit_0_inv_srl/CR0
                                   net (fanout=10)       0.158       4.108         sobel_th_pix2[3] 
 CLMS_201_673/C3                                                           f       u_char_proc/sobel_th_unit[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   4.108         Logic Levels: 0  
                                                                                   Logic: 0.173ns(52.266%), Route: 0.158ns(47.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=96)       0.444       4.442         ntR3723          
 CLMS_201_673/CLK                                                          r       u_char_proc/sobel_th_unit[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.638       3.804                          
 clock uncertainty                                       0.000       3.804                          

 Hold time                                              -0.047       3.757                          

 Data required time                                                  3.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.757                          
 Data arrival time                                                   4.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/y_min_reg[0]/opit_0_inv/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_9/gateop_perm/CIN
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.971
  Launch Clock Delay      :  3.438
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.451       3.438         ntR3726          
 CLMA_183_654/CLK                                                          r       u_defect_coord/y_min_reg[0]/opit_0_inv/CLK

 CLMA_183_654/Q0                   tco                   0.203       3.641 r       u_defect_coord/y_min_reg[0]/opit_0_inv/Q
                                   net (fanout=7)        0.396       4.037         u_defect_coord/y_min_reg [0]
 CLMA_177_654/COUT                 td                    0.288       4.325 f       u_defect_coord/N279_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.325         u_defect_coord/N279_1.co [4]
 CLMA_177_660/COUT                 td                    0.085       4.410 f       u_defect_coord/N279_1.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.410         u_defect_coord/N279_1.co [8]
 CLMA_177_666/Y1                   td                    0.135       4.545 r       u_defect_coord/N279_1.fsub_10/gateop/Y
                                   net (fanout=10)       0.982       5.527         u_defect_coord/dy_2 [9]
 CLMA_81_649/Y3                    td                    0.306       5.833 r       u_defect_coord/N290_1.fsub_4/gateop_perm/Y
                                   net (fanout=4)        0.734       6.567         u_defect_coord/abs_dy_2 [4]
 CLMA_75_666/COUT                  td                    0.285       6.852 f       u_defect_coord/N292.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.852         u_defect_coord/N292.co [6]
 CLMA_75_672/CR1                   td                    0.197       7.049 r       u_defect_coord/N292.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.558       7.607         _N50             
 CLMA_63_654/CR1                   td                    0.224       7.831 r       u_defect_coord/N297[6]/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.394       8.225         u_defect_coord/min_v_2 [5]
 CLMA_63_648/Y2                    td                    0.108       8.333 r       u_defect_coord/N1149_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.414       8.747         u_defect_coord/_N7184
 CLMA_63_654/Y2                    td                    0.096       8.843 r       u_defect_coord/N1149_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.269       9.112         u_defect_coord/_N7188
 CLMA_63_660/Y0                    td                    0.096       9.208 r       u_defect_coord/N1149_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.422       9.630         u_defect_coord/_N7192
 CLMA_57_666/Y3                    td                    0.074       9.704 r       u_defect_coord/N1149_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.272       9.976         u_defect_coord/_N7196
 CLMA_63_666/Y1                    td                    0.074      10.050 r       u_defect_coord/N1149_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.392      10.442         u_defect_coord/_N7200
 CLMS_63_667/Y3                    td                    0.096      10.538 r       u_defect_coord/N1149_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.548      11.086         u_defect_coord/_N7204
 CLMA_57_660/Y3                    td                    0.223      11.309 r       u_defect_coord/distance_approx_2_11/gateop_perm/Y
                                   net (fanout=2)        0.238      11.547         u_defect_coord/distance_approx_2 [10]
 CLMA_57_661/CR1                   td                    0.277      11.824 r       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=191)      0.280      12.104         _N51             
 CLMA_57_666/Y0                    td                    0.096      12.200 r       u_defect_coord/divisor_reg[9]/opit_0_inv_L6QL5Q_perm/L6
                                   net (fanout=2)        0.514      12.714         u_defect_coord/delta_x_current [8]
 CLMS_51_661/COUT                  td                    0.282      12.996 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.996         u_defect_coord/N366_sub20.co [4]
 CLMS_51_667/COUT                  td                    0.085      13.081 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.081         u_defect_coord/N366_sub20.co [8]
 CLMS_51_673/Y3                    td                    0.214      13.295 r       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.402      13.697         u_defect_coord/_N203
 CLMA_51_654/COUT                  td                    0.299      13.996 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.996         u_defect_coord/N366_sub19.co [4]
 CLMA_51_660/COUT                  td                    0.085      14.081 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.081         u_defect_coord/N366_sub19.co [8]
 CLMA_51_666/Y3                    td                    0.214      14.295 r       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.581      14.876         u_defect_coord/_N215
 CLMA_33_660/COUT                  td                    0.302      15.178 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.178         u_defect_coord/N366_sub18.co [4]
 CLMA_33_666/COUT                  td                    0.085      15.263 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.263         u_defect_coord/N366_sub18.co [8]
 CLMA_33_672/Y3                    td                    0.214      15.477 r       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.559      16.036         u_defect_coord/_N227
 CLMS_27_655/COUT                  td                    0.282      16.318 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.318         u_defect_coord/N366_sub17.co [4]
 CLMS_27_661/COUT                  td                    0.085      16.403 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.403         u_defect_coord/N366_sub17.co [8]
 CLMS_27_667/Y3                    td                    0.214      16.617 r       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.551      17.168         u_defect_coord/_N239
 CLMA_21_655/COUT                  td                    0.288      17.456 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.456         u_defect_coord/N366_sub16.co [4]
 CLMA_21_661/COUT                  td                    0.085      17.541 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.541         u_defect_coord/N366_sub16.co [8]
 CLMA_21_667/Y3                    td                    0.214      17.755 r       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.604      18.359         u_defect_coord/_N251
 CLMS_33_649/COUT                  td                    0.288      18.647 f       u_defect_coord/N366_sub15.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.647         u_defect_coord/N366_sub15.co [4]
 CLMS_33_655/COUT                  td                    0.085      18.732 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.732         u_defect_coord/N366_sub15.co [8]
 CLMS_33_661/Y3                    td                    0.214      18.946 r       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.561      19.507         u_defect_coord/_N263
 CLMA_45_654/COUT                  td                    0.302      19.809 f       u_defect_coord/N366_sub14.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.809         u_defect_coord/N366_sub14.co [4]
 CLMA_45_660/COUT                  td                    0.085      19.894 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.894         u_defect_coord/N366_sub14.co [8]
 CLMA_45_666/Y3                    td                    0.214      20.108 r       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.599      20.707         u_defect_coord/_N275
 CLMA_27_648/COUT                  td                    0.285      20.992 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.992         u_defect_coord/N366_sub13.co [4]
 CLMA_27_654/COUT                  td                    0.085      21.077 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.077         u_defect_coord/N366_sub13.co [8]
 CLMA_27_660/Y3                    td                    0.214      21.291 r       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.553      21.844         u_defect_coord/_N287
 CLMA_21_642/COUT                  td                    0.299      22.143 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.143         u_defect_coord/N366_sub12.co [4]
 CLMA_21_648/COUT                  td                    0.085      22.228 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.228         u_defect_coord/N366_sub12.co [8]
 CLMA_21_654/Y3                    td                    0.214      22.442 r       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=11)       0.527      22.969         u_defect_coord/_N299
 CLMA_21_637/COUT                  td                    0.288      23.257 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.257         u_defect_coord/N366_sub11.co [4]
 CLMA_21_643/COUT                  td                    0.085      23.342 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.342         u_defect_coord/N366_sub11.co [8]
 CLMA_21_649/Y3                    td                    0.214      23.556 r       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.422      23.978         u_defect_coord/_N311
 CLMA_21_631/CR3                   td                    0.125      24.103 r       CLKROUTE_145/CR  
                                   net (fanout=1)        0.119      24.222         ntR3680          
 CLMA_21_630/COUT                  td                    0.281      24.503 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      24.503         u_defect_coord/N366_sub10.co [8]
 CLMA_21_636/Y3                    td                    0.214      24.717 r       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.583      25.300         u_defect_coord/_N323
 CLMS_33_619/COUT                  td                    0.288      25.588 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      25.588         u_defect_coord/N366_sub9.co [4]
 CLMS_33_625/COUT                  td                    0.085      25.673 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      25.673         u_defect_coord/N366_sub9.co [8]
 CLMS_33_631/Y3                    td                    0.214      25.887 r       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.442      26.329         u_defect_coord/_N335
 CLMS_27_619/COUT                  td                    0.302      26.631 f       u_defect_coord/N366_sub8.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.631         u_defect_coord/N366_sub8.co [4]
 CLMS_27_625/COUT                  td                    0.085      26.716 f       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.716         u_defect_coord/N366_sub8.co [8]
 CLMS_27_631/Y3                    td                    0.214      26.930 r       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.605      27.535         u_defect_coord/_N347
 CLMA_45_618/COUT                  td                    0.288      27.823 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      27.823         u_defect_coord/N366_sub7.co [4]
 CLMA_45_624/COUT                  td                    0.085      27.908 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      27.908         u_defect_coord/N366_sub7.co [8]
 CLMA_45_630/Y3                    td                    0.214      28.122 r       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.707      28.829         u_defect_coord/_N359
 CLMA_51_618/COUT                  td                    0.302      29.131 f       u_defect_coord/N366_sub6.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      29.131         u_defect_coord/N366_sub6.co [4]
 CLMA_51_624/COUT                  td                    0.085      29.216 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      29.216         u_defect_coord/N366_sub6.co [8]
 CLMA_51_630/Y3                    td                    0.214      29.430 r       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.286      29.716         u_defect_coord/_N371
 CLMS_51_625/CR3                   td                    0.125      29.841 r       CLKROUTE_117/CR  
                                   net (fanout=1)        0.247      30.088         ntR3652          
 CLMS_51_625/COUT                  td                    0.288      30.376 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      30.376         u_defect_coord/N366_sub5.co [8]
 CLMS_51_631/Y3                    td                    0.214      30.590 r       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.698      31.288         u_defect_coord/_N383
 CLMS_45_625/COUT                  td                    0.302      31.590 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      31.590         u_defect_coord/N366_sub4.co [8]
 CLMS_45_631/Y3                    td                    0.214      31.804 r       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.672      32.476         u_defect_coord/_N395
 CLMS_45_643/COUT                  td                    0.282      32.758 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      32.758         u_defect_coord/N366_sub3.co [8]
 CLMS_45_649/Y3                    td                    0.214      32.972 r       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.668      33.640         u_defect_coord/_N407
 CLMA_57_618/COUT                  td                    0.302      33.942 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      33.942         u_defect_coord/N366_sub2.co [8]
 CLMA_57_624/Y3                    td                    0.214      34.156 r       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.402      34.558         u_defect_coord/_N419
 CLMA_63_618/COUT                  td                    0.285      34.843 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.843         u_defect_coord/N366_sub1.co [4]
 CLMA_63_624/COUT                  td                    0.085      34.928 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.928         u_defect_coord/N366_sub1.co [8]
 CLMA_63_630/Y3                    td                    0.214      35.142 r       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.708      35.850         u_defect_coord/_N431
 CLMA_57_613/COUT                  td                    0.281      36.131 f       u_defect_coord/N366_sub0.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      36.131         u_defect_coord/N366_sub0.co [4]
 CLMA_57_619/COUT                  td                    0.085      36.216 f       u_defect_coord/N366_sub0.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      36.216         u_defect_coord/N366_sub0.co [8]
 CLMA_57_625/CIN                                                           f       u_defect_coord/N366_sub0.faddsub_9/gateop_perm/CIN

 Data arrival time                                                  36.216         Logic Levels: 75 
                                                                                   Logic: 14.869ns(45.363%), Route: 17.909ns(54.637%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.407    1002.971         ntR3726          
 CLMA_57_625/CLK                                                           r       u_defect_coord/z_cos_thita_reg[0]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.423    1003.394                          
 clock uncertainty                                      -0.050    1003.344                          

 Setup time                                             -0.247    1003.097                          

 Data required time                                               1003.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.097                          
 Data arrival time                                                  36.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       966.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/y_min_reg[0]/opit_0_inv/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_10/gateop_perm/I3
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.971
  Launch Clock Delay      :  3.438
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.451       3.438         ntR3726          
 CLMA_183_654/CLK                                                          r       u_defect_coord/y_min_reg[0]/opit_0_inv/CLK

 CLMA_183_654/Q0                   tco                   0.203       3.641 r       u_defect_coord/y_min_reg[0]/opit_0_inv/Q
                                   net (fanout=7)        0.396       4.037         u_defect_coord/y_min_reg [0]
 CLMA_177_654/COUT                 td                    0.288       4.325 f       u_defect_coord/N279_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.325         u_defect_coord/N279_1.co [4]
 CLMA_177_660/COUT                 td                    0.085       4.410 f       u_defect_coord/N279_1.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.410         u_defect_coord/N279_1.co [8]
 CLMA_177_666/Y1                   td                    0.135       4.545 r       u_defect_coord/N279_1.fsub_10/gateop/Y
                                   net (fanout=10)       0.982       5.527         u_defect_coord/dy_2 [9]
 CLMA_81_649/Y3                    td                    0.306       5.833 r       u_defect_coord/N290_1.fsub_4/gateop_perm/Y
                                   net (fanout=4)        0.734       6.567         u_defect_coord/abs_dy_2 [4]
 CLMA_75_666/COUT                  td                    0.285       6.852 f       u_defect_coord/N292.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.852         u_defect_coord/N292.co [6]
 CLMA_75_672/CR1                   td                    0.197       7.049 r       u_defect_coord/N292.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.558       7.607         _N50             
 CLMA_63_654/CR1                   td                    0.224       7.831 r       u_defect_coord/N297[6]/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.394       8.225         u_defect_coord/min_v_2 [5]
 CLMA_63_648/Y2                    td                    0.108       8.333 r       u_defect_coord/N1149_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.414       8.747         u_defect_coord/_N7184
 CLMA_63_654/Y2                    td                    0.096       8.843 r       u_defect_coord/N1149_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.269       9.112         u_defect_coord/_N7188
 CLMA_63_660/Y0                    td                    0.096       9.208 r       u_defect_coord/N1149_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.422       9.630         u_defect_coord/_N7192
 CLMA_57_666/Y3                    td                    0.074       9.704 r       u_defect_coord/N1149_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.272       9.976         u_defect_coord/_N7196
 CLMA_63_666/Y1                    td                    0.074      10.050 r       u_defect_coord/N1149_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.392      10.442         u_defect_coord/_N7200
 CLMS_63_667/Y3                    td                    0.096      10.538 r       u_defect_coord/N1149_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.548      11.086         u_defect_coord/_N7204
 CLMA_57_660/Y3                    td                    0.223      11.309 r       u_defect_coord/distance_approx_2_11/gateop_perm/Y
                                   net (fanout=2)        0.238      11.547         u_defect_coord/distance_approx_2 [10]
 CLMA_57_661/CR1                   td                    0.277      11.824 r       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=191)      0.280      12.104         _N51             
 CLMA_57_666/Y0                    td                    0.096      12.200 r       u_defect_coord/divisor_reg[9]/opit_0_inv_L6QL5Q_perm/L6
                                   net (fanout=2)        0.514      12.714         u_defect_coord/delta_x_current [8]
 CLMS_51_661/COUT                  td                    0.282      12.996 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.996         u_defect_coord/N366_sub20.co [4]
 CLMS_51_667/COUT                  td                    0.085      13.081 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.081         u_defect_coord/N366_sub20.co [8]
 CLMS_51_673/Y3                    td                    0.214      13.295 r       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.402      13.697         u_defect_coord/_N203
 CLMA_51_654/COUT                  td                    0.299      13.996 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.996         u_defect_coord/N366_sub19.co [4]
 CLMA_51_660/COUT                  td                    0.085      14.081 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.081         u_defect_coord/N366_sub19.co [8]
 CLMA_51_666/Y3                    td                    0.214      14.295 r       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.581      14.876         u_defect_coord/_N215
 CLMA_33_660/COUT                  td                    0.302      15.178 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.178         u_defect_coord/N366_sub18.co [4]
 CLMA_33_666/COUT                  td                    0.085      15.263 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.263         u_defect_coord/N366_sub18.co [8]
 CLMA_33_672/Y3                    td                    0.214      15.477 r       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.559      16.036         u_defect_coord/_N227
 CLMS_27_655/COUT                  td                    0.282      16.318 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.318         u_defect_coord/N366_sub17.co [4]
 CLMS_27_661/COUT                  td                    0.085      16.403 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.403         u_defect_coord/N366_sub17.co [8]
 CLMS_27_667/Y3                    td                    0.214      16.617 r       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.551      17.168         u_defect_coord/_N239
 CLMA_21_655/COUT                  td                    0.288      17.456 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.456         u_defect_coord/N366_sub16.co [4]
 CLMA_21_661/COUT                  td                    0.085      17.541 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.541         u_defect_coord/N366_sub16.co [8]
 CLMA_21_667/Y3                    td                    0.214      17.755 r       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.604      18.359         u_defect_coord/_N251
 CLMS_33_649/COUT                  td                    0.288      18.647 f       u_defect_coord/N366_sub15.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.647         u_defect_coord/N366_sub15.co [4]
 CLMS_33_655/COUT                  td                    0.085      18.732 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.732         u_defect_coord/N366_sub15.co [8]
 CLMS_33_661/Y3                    td                    0.214      18.946 r       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.561      19.507         u_defect_coord/_N263
 CLMA_45_654/COUT                  td                    0.302      19.809 f       u_defect_coord/N366_sub14.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.809         u_defect_coord/N366_sub14.co [4]
 CLMA_45_660/COUT                  td                    0.085      19.894 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.894         u_defect_coord/N366_sub14.co [8]
 CLMA_45_666/Y3                    td                    0.214      20.108 r       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.599      20.707         u_defect_coord/_N275
 CLMA_27_648/COUT                  td                    0.285      20.992 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.992         u_defect_coord/N366_sub13.co [4]
 CLMA_27_654/COUT                  td                    0.085      21.077 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.077         u_defect_coord/N366_sub13.co [8]
 CLMA_27_660/Y3                    td                    0.214      21.291 r       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.553      21.844         u_defect_coord/_N287
 CLMA_21_642/COUT                  td                    0.299      22.143 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.143         u_defect_coord/N366_sub12.co [4]
 CLMA_21_648/COUT                  td                    0.085      22.228 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.228         u_defect_coord/N366_sub12.co [8]
 CLMA_21_654/Y3                    td                    0.214      22.442 r       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=11)       0.527      22.969         u_defect_coord/_N299
 CLMA_21_637/COUT                  td                    0.288      23.257 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.257         u_defect_coord/N366_sub11.co [4]
 CLMA_21_643/COUT                  td                    0.085      23.342 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.342         u_defect_coord/N366_sub11.co [8]
 CLMA_21_649/Y3                    td                    0.214      23.556 r       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.422      23.978         u_defect_coord/_N311
 CLMA_21_631/CR3                   td                    0.125      24.103 r       CLKROUTE_145/CR  
                                   net (fanout=1)        0.119      24.222         ntR3680          
 CLMA_21_630/COUT                  td                    0.281      24.503 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      24.503         u_defect_coord/N366_sub10.co [8]
 CLMA_21_636/Y3                    td                    0.214      24.717 r       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.583      25.300         u_defect_coord/_N323
 CLMS_33_619/COUT                  td                    0.288      25.588 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      25.588         u_defect_coord/N366_sub9.co [4]
 CLMS_33_625/COUT                  td                    0.085      25.673 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      25.673         u_defect_coord/N366_sub9.co [8]
 CLMS_33_631/Y3                    td                    0.214      25.887 r       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.442      26.329         u_defect_coord/_N335
 CLMS_27_619/COUT                  td                    0.302      26.631 f       u_defect_coord/N366_sub8.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.631         u_defect_coord/N366_sub8.co [4]
 CLMS_27_625/COUT                  td                    0.085      26.716 f       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.716         u_defect_coord/N366_sub8.co [8]
 CLMS_27_631/Y3                    td                    0.214      26.930 r       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.605      27.535         u_defect_coord/_N347
 CLMA_45_618/COUT                  td                    0.288      27.823 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      27.823         u_defect_coord/N366_sub7.co [4]
 CLMA_45_624/COUT                  td                    0.085      27.908 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      27.908         u_defect_coord/N366_sub7.co [8]
 CLMA_45_630/Y3                    td                    0.214      28.122 r       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.707      28.829         u_defect_coord/_N359
 CLMA_51_618/COUT                  td                    0.302      29.131 f       u_defect_coord/N366_sub6.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      29.131         u_defect_coord/N366_sub6.co [4]
 CLMA_51_624/COUT                  td                    0.085      29.216 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      29.216         u_defect_coord/N366_sub6.co [8]
 CLMA_51_630/Y3                    td                    0.214      29.430 r       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.286      29.716         u_defect_coord/_N371
 CLMS_51_625/CR3                   td                    0.125      29.841 r       CLKROUTE_117/CR  
                                   net (fanout=1)        0.247      30.088         ntR3652          
 CLMS_51_625/COUT                  td                    0.288      30.376 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      30.376         u_defect_coord/N366_sub5.co [8]
 CLMS_51_631/Y3                    td                    0.214      30.590 r       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.698      31.288         u_defect_coord/_N383
 CLMS_45_625/COUT                  td                    0.302      31.590 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      31.590         u_defect_coord/N366_sub4.co [8]
 CLMS_45_631/Y3                    td                    0.214      31.804 r       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.672      32.476         u_defect_coord/_N395
 CLMS_45_643/COUT                  td                    0.282      32.758 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      32.758         u_defect_coord/N366_sub3.co [8]
 CLMS_45_649/Y3                    td                    0.214      32.972 r       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.668      33.640         u_defect_coord/_N407
 CLMA_57_618/COUT                  td                    0.302      33.942 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      33.942         u_defect_coord/N366_sub2.co [8]
 CLMA_57_624/Y3                    td                    0.214      34.156 r       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.402      34.558         u_defect_coord/_N419
 CLMA_63_618/COUT                  td                    0.285      34.843 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.843         u_defect_coord/N366_sub1.co [4]
 CLMA_63_624/COUT                  td                    0.085      34.928 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.928         u_defect_coord/N366_sub1.co [8]
 CLMA_63_630/Y3                    td                    0.214      35.142 r       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.424      35.566         u_defect_coord/_N431
 CLMA_57_625/B3                                                            r       u_defect_coord/N366_sub0.faddsub_10/gateop_perm/I3

 Data arrival time                                                  35.566         Logic Levels: 73 
                                                                                   Logic: 14.503ns(45.141%), Route: 17.625ns(54.859%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.407    1002.971         ntR3726          
 CLMA_57_625/CLK                                                           r       u_defect_coord/z_cos_thita_reg[0]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.423    1003.394                          
 clock uncertainty                                      -0.050    1003.344                          

 Setup time                                             -0.344    1003.000                          

 Data required time                                               1003.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.000                          
 Data arrival time                                                  35.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/y_min_reg[0]/opit_0_inv/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_9/gateop_perm/I2
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.971
  Launch Clock Delay      :  3.438
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.451       3.438         ntR3726          
 CLMA_183_654/CLK                                                          r       u_defect_coord/y_min_reg[0]/opit_0_inv/CLK

 CLMA_183_654/Q0                   tco                   0.203       3.641 r       u_defect_coord/y_min_reg[0]/opit_0_inv/Q
                                   net (fanout=7)        0.396       4.037         u_defect_coord/y_min_reg [0]
 CLMA_177_654/COUT                 td                    0.288       4.325 f       u_defect_coord/N279_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.325         u_defect_coord/N279_1.co [4]
 CLMA_177_660/COUT                 td                    0.085       4.410 f       u_defect_coord/N279_1.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.410         u_defect_coord/N279_1.co [8]
 CLMA_177_666/Y1                   td                    0.135       4.545 r       u_defect_coord/N279_1.fsub_10/gateop/Y
                                   net (fanout=10)       0.982       5.527         u_defect_coord/dy_2 [9]
 CLMA_81_649/Y3                    td                    0.306       5.833 r       u_defect_coord/N290_1.fsub_4/gateop_perm/Y
                                   net (fanout=4)        0.734       6.567         u_defect_coord/abs_dy_2 [4]
 CLMA_75_666/COUT                  td                    0.285       6.852 f       u_defect_coord/N292.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.852         u_defect_coord/N292.co [6]
 CLMA_75_672/CR1                   td                    0.197       7.049 r       u_defect_coord/N292.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.558       7.607         _N50             
 CLMA_63_654/CR1                   td                    0.224       7.831 r       u_defect_coord/N297[6]/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.394       8.225         u_defect_coord/min_v_2 [5]
 CLMA_63_648/Y2                    td                    0.108       8.333 r       u_defect_coord/N1149_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.414       8.747         u_defect_coord/_N7184
 CLMA_63_654/Y2                    td                    0.096       8.843 r       u_defect_coord/N1149_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.269       9.112         u_defect_coord/_N7188
 CLMA_63_660/Y0                    td                    0.096       9.208 r       u_defect_coord/N1149_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.422       9.630         u_defect_coord/_N7192
 CLMA_57_666/Y3                    td                    0.074       9.704 r       u_defect_coord/N1149_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.272       9.976         u_defect_coord/_N7196
 CLMA_63_666/Y1                    td                    0.074      10.050 r       u_defect_coord/N1149_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.392      10.442         u_defect_coord/_N7200
 CLMS_63_667/Y3                    td                    0.096      10.538 r       u_defect_coord/N1149_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.548      11.086         u_defect_coord/_N7204
 CLMA_57_660/Y3                    td                    0.223      11.309 r       u_defect_coord/distance_approx_2_11/gateop_perm/Y
                                   net (fanout=2)        0.238      11.547         u_defect_coord/distance_approx_2 [10]
 CLMA_57_661/CR1                   td                    0.277      11.824 r       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=191)      0.280      12.104         _N51             
 CLMA_57_666/Y0                    td                    0.096      12.200 r       u_defect_coord/divisor_reg[9]/opit_0_inv_L6QL5Q_perm/L6
                                   net (fanout=2)        0.514      12.714         u_defect_coord/delta_x_current [8]
 CLMS_51_661/COUT                  td                    0.282      12.996 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.996         u_defect_coord/N366_sub20.co [4]
 CLMS_51_667/COUT                  td                    0.085      13.081 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.081         u_defect_coord/N366_sub20.co [8]
 CLMS_51_673/Y3                    td                    0.214      13.295 r       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.402      13.697         u_defect_coord/_N203
 CLMA_51_654/COUT                  td                    0.299      13.996 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.996         u_defect_coord/N366_sub19.co [4]
 CLMA_51_660/COUT                  td                    0.085      14.081 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.081         u_defect_coord/N366_sub19.co [8]
 CLMA_51_666/Y3                    td                    0.214      14.295 r       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.581      14.876         u_defect_coord/_N215
 CLMA_33_660/COUT                  td                    0.302      15.178 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.178         u_defect_coord/N366_sub18.co [4]
 CLMA_33_666/COUT                  td                    0.085      15.263 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.263         u_defect_coord/N366_sub18.co [8]
 CLMA_33_672/Y3                    td                    0.214      15.477 r       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.559      16.036         u_defect_coord/_N227
 CLMS_27_655/COUT                  td                    0.282      16.318 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.318         u_defect_coord/N366_sub17.co [4]
 CLMS_27_661/COUT                  td                    0.085      16.403 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.403         u_defect_coord/N366_sub17.co [8]
 CLMS_27_667/Y3                    td                    0.214      16.617 r       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.551      17.168         u_defect_coord/_N239
 CLMA_21_655/COUT                  td                    0.288      17.456 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.456         u_defect_coord/N366_sub16.co [4]
 CLMA_21_661/COUT                  td                    0.085      17.541 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.541         u_defect_coord/N366_sub16.co [8]
 CLMA_21_667/Y3                    td                    0.214      17.755 r       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.604      18.359         u_defect_coord/_N251
 CLMS_33_649/COUT                  td                    0.288      18.647 f       u_defect_coord/N366_sub15.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.647         u_defect_coord/N366_sub15.co [4]
 CLMS_33_655/COUT                  td                    0.085      18.732 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.732         u_defect_coord/N366_sub15.co [8]
 CLMS_33_661/Y3                    td                    0.214      18.946 r       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.561      19.507         u_defect_coord/_N263
 CLMA_45_654/COUT                  td                    0.302      19.809 f       u_defect_coord/N366_sub14.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.809         u_defect_coord/N366_sub14.co [4]
 CLMA_45_660/COUT                  td                    0.085      19.894 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.894         u_defect_coord/N366_sub14.co [8]
 CLMA_45_666/Y3                    td                    0.214      20.108 r       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.599      20.707         u_defect_coord/_N275
 CLMA_27_648/COUT                  td                    0.285      20.992 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.992         u_defect_coord/N366_sub13.co [4]
 CLMA_27_654/COUT                  td                    0.085      21.077 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.077         u_defect_coord/N366_sub13.co [8]
 CLMA_27_660/Y3                    td                    0.214      21.291 r       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.553      21.844         u_defect_coord/_N287
 CLMA_21_642/COUT                  td                    0.299      22.143 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.143         u_defect_coord/N366_sub12.co [4]
 CLMA_21_648/COUT                  td                    0.085      22.228 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.228         u_defect_coord/N366_sub12.co [8]
 CLMA_21_654/Y3                    td                    0.214      22.442 r       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=11)       0.527      22.969         u_defect_coord/_N299
 CLMA_21_637/COUT                  td                    0.288      23.257 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.257         u_defect_coord/N366_sub11.co [4]
 CLMA_21_643/COUT                  td                    0.085      23.342 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      23.342         u_defect_coord/N366_sub11.co [8]
 CLMA_21_649/Y3                    td                    0.214      23.556 r       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.422      23.978         u_defect_coord/_N311
 CLMA_21_631/CR3                   td                    0.125      24.103 r       CLKROUTE_145/CR  
                                   net (fanout=1)        0.119      24.222         ntR3680          
 CLMA_21_630/COUT                  td                    0.281      24.503 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      24.503         u_defect_coord/N366_sub10.co [8]
 CLMA_21_636/Y3                    td                    0.214      24.717 r       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.583      25.300         u_defect_coord/_N323
 CLMS_33_619/COUT                  td                    0.288      25.588 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      25.588         u_defect_coord/N366_sub9.co [4]
 CLMS_33_625/COUT                  td                    0.085      25.673 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      25.673         u_defect_coord/N366_sub9.co [8]
 CLMS_33_631/Y3                    td                    0.214      25.887 r       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.442      26.329         u_defect_coord/_N335
 CLMS_27_619/COUT                  td                    0.302      26.631 f       u_defect_coord/N366_sub8.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.631         u_defect_coord/N366_sub8.co [4]
 CLMS_27_625/COUT                  td                    0.085      26.716 f       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      26.716         u_defect_coord/N366_sub8.co [8]
 CLMS_27_631/Y3                    td                    0.214      26.930 r       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.605      27.535         u_defect_coord/_N347
 CLMA_45_618/COUT                  td                    0.288      27.823 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      27.823         u_defect_coord/N366_sub7.co [4]
 CLMA_45_624/COUT                  td                    0.085      27.908 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      27.908         u_defect_coord/N366_sub7.co [8]
 CLMA_45_630/Y3                    td                    0.214      28.122 r       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.707      28.829         u_defect_coord/_N359
 CLMA_51_618/COUT                  td                    0.302      29.131 f       u_defect_coord/N366_sub6.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      29.131         u_defect_coord/N366_sub6.co [4]
 CLMA_51_624/COUT                  td                    0.085      29.216 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      29.216         u_defect_coord/N366_sub6.co [8]
 CLMA_51_630/Y3                    td                    0.214      29.430 r       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.286      29.716         u_defect_coord/_N371
 CLMS_51_625/CR3                   td                    0.125      29.841 r       CLKROUTE_117/CR  
                                   net (fanout=1)        0.247      30.088         ntR3652          
 CLMS_51_625/COUT                  td                    0.288      30.376 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      30.376         u_defect_coord/N366_sub5.co [8]
 CLMS_51_631/Y3                    td                    0.214      30.590 r       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.698      31.288         u_defect_coord/_N383
 CLMS_45_625/COUT                  td                    0.302      31.590 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      31.590         u_defect_coord/N366_sub4.co [8]
 CLMS_45_631/Y3                    td                    0.214      31.804 r       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.672      32.476         u_defect_coord/_N395
 CLMS_45_643/COUT                  td                    0.282      32.758 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      32.758         u_defect_coord/N366_sub3.co [8]
 CLMS_45_649/Y3                    td                    0.214      32.972 r       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.668      33.640         u_defect_coord/_N407
 CLMA_57_618/COUT                  td                    0.302      33.942 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      33.942         u_defect_coord/N366_sub2.co [8]
 CLMA_57_624/Y3                    td                    0.214      34.156 r       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.402      34.558         u_defect_coord/_N419
 CLMA_63_618/COUT                  td                    0.285      34.843 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.843         u_defect_coord/N366_sub1.co [4]
 CLMA_63_624/COUT                  td                    0.085      34.928 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      34.928         u_defect_coord/N366_sub1.co [8]
 CLMA_63_630/Y3                    td                    0.214      35.142 r       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.282      35.424         u_defect_coord/_N431
 CLMA_57_625/A2                                                            r       u_defect_coord/N366_sub0.faddsub_9/gateop_perm/I2

 Data arrival time                                                  35.424         Logic Levels: 73 
                                                                                   Logic: 14.503ns(45.342%), Route: 17.483ns(54.658%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.407    1002.971         ntR3726          
 CLMA_57_625/CLK                                                           r       u_defect_coord/z_cos_thita_reg[0]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.423    1003.394                          
 clock uncertainty                                      -0.050    1003.344                          

 Setup time                                             -0.449    1002.895                          

 Data required time                                               1002.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.895                          
 Data arrival time                                                  35.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/p_x_reg[6]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_defect_coord/center_position_x[3]/opit_0_inv/D
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.444
  Launch Clock Delay      :  2.951
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.387       2.951         ntR3726          
 CLMA_159_642/CLK                                                          r       u_defect_coord/p_x_reg[6]/opit_0_inv_AQ_perm/CLK

 CLMA_159_642/Q0                   tco                   0.158       3.109 f       u_defect_coord/p_x_reg[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.072       3.181         u_defect_coord/p_x_reg [3]
 CLMS_159_643/M3                                                           f       u_defect_coord/center_position_x[3]/opit_0_inv/D

 Data arrival time                                                   3.181         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.457       3.444         ntR3726          
 CLMS_159_643/CLK                                                          r       u_defect_coord/center_position_x[3]/opit_0_inv/CLK
 clock pessimism                                        -0.464       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                               0.043       3.023                          

 Data required time                                                  3.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.023                          
 Data arrival time                                                   3.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv_srl/D
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=1724)     0.388       2.952         ntR3728          
 CLMA_249_307/CLK                                                          r       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_249_307/CR1                  tco                   0.174       3.126 f       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=1)        0.254       3.380         u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/wptr [10]
 CLMS_243_295/M3                                                           f       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv_srl/D

 Data arrival time                                                   3.380         Logic Levels: 0  
                                                                                   Logic: 0.174ns(40.654%), Route: 0.254ns(59.346%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.620       2.718         ntclkbufg_0      
 HCKB_213_183/CLKOUT               td                    0.287       3.005 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=425)      0.458       3.463         ntR3729          
 CLMS_243_295/CLK                                                          r       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.294       3.169                          
 clock uncertainty                                       0.000       3.169                          

 Hold time                                               0.043       3.212                          

 Data required time                                                  3.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.212                          
 Data arrival time                                                   3.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/I4
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.445
  Launch Clock Delay      :  2.968
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.530       2.334         ntclkbufg_0      
 HCKB_213_183/CLKOUT               td                    0.245       2.579 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=425)      0.389       2.968         ntR3729          
 CLMA_249_295/CLK                                                          r       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_AQ_perm/CLK

 CLMA_249_295/Q3                   tco                   0.158       3.126 f       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.165       3.291         u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/wr_addr [11]
 CLMA_249_307/B4                                                           f       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   3.291         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.916%), Route: 0.165ns(51.084%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=1724)     0.458       3.445         ntR3728          
 CLMA_249_307/CLK                                                          r       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.294       3.151                          
 clock uncertainty                                       0.000       3.151                          

 Hold time                                              -0.030       3.121                          

 Data required time                                                  3.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.121                          
 Data arrival time                                                   3.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.421
  Launch Clock Delay      :  6.376
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.470       6.376         ntR3717          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_319/CR0                  tco                   0.249       6.625 r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=27)       2.169       8.794         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_357_660/RS                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/RS

 Data arrival time                                                   8.794         Logic Levels: 0  
                                                                                   Logic: 0.249ns(10.298%), Route: 2.169ns(89.702%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_531/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.398      13.421         ntR3718          
 CLMA_357_660/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/CLK
 clock pessimism                                         0.754      14.175                          
 clock uncertainty                                      -0.150      14.025                          

 Recovery time                                          -0.226      13.799                          

 Data required time                                                 13.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.799                          
 Data arrival time                                                   8.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.413
  Launch Clock Delay      :  6.376
  Clock Pessimism Removal :  0.883

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.470       6.376         ntR3717          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_319/CR0                  tco                   0.202       6.578 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=27)       1.598       8.176         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_345_498/RSCO                 td                    0.094       8.270 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       8.270         ntR1757          
 CLMA_345_504/RSCO                 td                    0.075       8.345 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/training_error_latch/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.345         ntR1756          
 CLMA_345_510/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   8.345         Logic Levels: 2  
                                                                                   Logic: 0.371ns(18.842%), Route: 1.598ns(81.158%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.390      13.413         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                         0.883      14.296                          
 clock uncertainty                                      -0.150      14.146                          

 Recovery time                                          -0.226      13.920                          

 Data required time                                                 13.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.920                          
 Data arrival time                                                   8.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/RS
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.413
  Launch Clock Delay      :  6.376
  Clock Pessimism Removal :  0.883

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.470       6.376         ntR3717          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_319/CR0                  tco                   0.202       6.578 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=27)       1.598       8.176         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_345_498/RSCO                 td                    0.094       8.270 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       8.270         ntR1757          
 CLMA_345_504/RSCO                 td                    0.075       8.345 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/training_error_latch/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.345         ntR1756          
 CLMA_345_510/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   8.345         Logic Levels: 2  
                                                                                   Logic: 0.371ns(18.842%), Route: 1.598ns(81.158%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       9.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       9.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530      10.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245      10.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447      11.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031      11.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948      12.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      12.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      12.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245      13.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.390      13.413         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.883      14.296                          
 clock uncertainty                                      -0.150      14.146                          

 Recovery time                                          -0.226      13.920                          

 Data required time                                                 13.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.920                          
 Data arrival time                                                   8.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/RS
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.367
  Launch Clock Delay      :  5.413
  Clock Pessimism Removal :  -0.924

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.390       5.413         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_345_510/CR0                  tco                   0.173       5.586 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=43)       0.147       5.733         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_345_516/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.733         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.062%), Route: 0.147ns(45.938%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.461       6.367         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.924       5.443                          
 clock uncertainty                                       0.000       5.443                          

 Removal time                                           -0.064       5.379                          

 Data required time                                                  5.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.379                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.367
  Launch Clock Delay      :  5.413
  Clock Pessimism Removal :  -0.924

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.390       5.413         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_345_510/CR0                  tco                   0.173       5.586 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=43)       0.147       5.733         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_345_516/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   5.733         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.062%), Route: 0.147ns(45.938%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.461       6.367         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.924       5.443                          
 clock uncertainty                                       0.000       5.443                          

 Removal time                                           -0.064       5.379                          

 Data required time                                                  5.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.379                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/RS
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.367
  Launch Clock Delay      :  5.413
  Clock Pessimism Removal :  -0.924

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.746       1.776         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.143       1.919 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.530       2.449         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.245       2.694 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.447       3.141         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.031       3.172 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       4.120         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143       4.263 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       4.778         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.245       5.023 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.390       5.413         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_345_510/CR0                  tco                   0.173       5.586 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=43)       0.147       5.733         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_345_516/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.733         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.062%), Route: 0.147ns(45.938%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.876       2.061         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.168       2.229 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.620       2.849         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.287       3.136 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.537       3.673         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.064       3.737 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       4.849         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       5.017 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       5.619         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.287       5.906 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.461       6.367         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.924       5.443                          
 clock uncertainty                                       0.000       5.443                          

 Removal time                                           -0.064       5.379                          

 Data required time                                                  5.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.379                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv_srl/RS
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_486/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.466       5.553         ntR3733          
 CLMS_345_547/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_547/CR0                  tco                   0.202       5.755 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=824)      1.011       6.766         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_649/RSCO                 td                    0.094       6.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       6.860         ntR1574          
 CLMA_315_655/RSCO                 td                    0.075       6.935 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.935         ntR1573          
 CLMA_315_661/RSCO                 td                    0.075       7.010 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.010         ntR1572          
 CLMA_315_667/RSCO                 td                    0.075       7.085 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       7.085         ntR1571          
 CLMA_315_673/RSCO                 td                    0.075       7.160 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       7.160         ntR1570          
 CLMA_315_679/RSCO                 td                    0.075       7.235 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[14]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       7.235         ntR1569          
 CLMA_315_685/RSCO                 td                    0.075       7.310 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       7.310         ntR1568          
 CLMA_315_691/RSCO                 td                    0.075       7.385 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       7.385         ntR1567          
 CLMA_315_697/RSCO                 td                    0.075       7.460 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.460         ntR1566          
 CLMA_315_703/RSCO                 td                    0.075       7.535 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.535         ntR1565          
 CLMA_315_709/RSCO                 td                    0.075       7.610 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.610         ntR1564          
 CLMA_315_715/RSCO                 td                    0.075       7.685 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.685         ntR1563          
 CLMA_315_721/RSCO                 td                    0.075       7.760 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=1)        0.000       7.760         ntR1562          
 CLMA_315_727/RSCO                 td                    0.075       7.835 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       7.835         ntR1561          
 CLMA_315_733/RSCO                 td                    0.075       7.910 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.910         ntR1560          
 CLMA_315_739/RSCO                 td                    0.075       7.985 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.985         ntR1559          
 CLMA_315_745/RSCO                 td                    0.075       8.060 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       8.060         ntR1558          
 CLMA_315_751/RSCO                 td                    0.075       8.135 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.135         ntR1557          
 CLMA_315_757/RSCO                 td                    0.075       8.210 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       8.210         ntR1556          
 CLMA_315_769/RSCO                 td                    0.075       8.285 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       8.285         ntR1555          
 CLMA_315_775/RSCO                 td                    0.075       8.360 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       8.360         ntR1554          
 CLMA_315_781/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv_srl/RS

 Data arrival time                                                   8.360         Logic Levels: 21 
                                                                                   Logic: 1.796ns(63.983%), Route: 1.011ns(36.017%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.358      12.121         ntR3731          
 CLMA_315_781/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv_srl/CLK
 clock pessimism                                         1.195      13.316                          
 clock uncertainty                                      -0.150      13.166                          

 Recovery time                                          -0.226      12.940                          

 Data required time                                                 12.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.940                          
 Data arrival time                                                   8.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv_srl/RS
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_486/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.466       5.553         ntR3733          
 CLMS_345_547/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_547/CR0                  tco                   0.202       5.755 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=824)      1.011       6.766         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_649/RSCO                 td                    0.094       6.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       6.860         ntR1574          
 CLMA_315_655/RSCO                 td                    0.075       6.935 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.935         ntR1573          
 CLMA_315_661/RSCO                 td                    0.075       7.010 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.010         ntR1572          
 CLMA_315_667/RSCO                 td                    0.075       7.085 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       7.085         ntR1571          
 CLMA_315_673/RSCO                 td                    0.075       7.160 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       7.160         ntR1570          
 CLMA_315_679/RSCO                 td                    0.075       7.235 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[14]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       7.235         ntR1569          
 CLMA_315_685/RSCO                 td                    0.075       7.310 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       7.310         ntR1568          
 CLMA_315_691/RSCO                 td                    0.075       7.385 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       7.385         ntR1567          
 CLMA_315_697/RSCO                 td                    0.075       7.460 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.460         ntR1566          
 CLMA_315_703/RSCO                 td                    0.075       7.535 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.535         ntR1565          
 CLMA_315_709/RSCO                 td                    0.075       7.610 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.610         ntR1564          
 CLMA_315_715/RSCO                 td                    0.075       7.685 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.685         ntR1563          
 CLMA_315_721/RSCO                 td                    0.075       7.760 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=1)        0.000       7.760         ntR1562          
 CLMA_315_727/RSCO                 td                    0.075       7.835 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       7.835         ntR1561          
 CLMA_315_733/RSCO                 td                    0.075       7.910 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.910         ntR1560          
 CLMA_315_739/RSCO                 td                    0.075       7.985 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.985         ntR1559          
 CLMA_315_745/RSCO                 td                    0.075       8.060 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       8.060         ntR1558          
 CLMA_315_751/RSCO                 td                    0.075       8.135 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.135         ntR1557          
 CLMA_315_757/RSCO                 td                    0.075       8.210 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       8.210         ntR1556          
 CLMA_315_769/RSCO                 td                    0.075       8.285 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       8.285         ntR1555          
 CLMA_315_775/RSCO                 td                    0.075       8.360 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       8.360         ntR1554          
 CLMA_315_781/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv_srl/RS

 Data arrival time                                                   8.360         Logic Levels: 21 
                                                                                   Logic: 1.796ns(63.983%), Route: 1.011ns(36.017%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.358      12.121         ntR3731          
 CLMA_315_781/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv_srl/CLK
 clock pessimism                                         1.195      13.316                          
 clock uncertainty                                      -0.150      13.166                          

 Recovery time                                          -0.226      12.940                          

 Data required time                                                 12.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.940                          
 Data arrival time                                                   8.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv_srl/RS
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_486/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.466       5.553         ntR3733          
 CLMS_345_547/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_547/CR0                  tco                   0.202       5.755 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=824)      1.011       6.766         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_649/RSCO                 td                    0.094       6.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       6.860         ntR1574          
 CLMA_315_655/RSCO                 td                    0.075       6.935 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.935         ntR1573          
 CLMA_315_661/RSCO                 td                    0.075       7.010 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.010         ntR1572          
 CLMA_315_667/RSCO                 td                    0.075       7.085 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       7.085         ntR1571          
 CLMA_315_673/RSCO                 td                    0.075       7.160 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       7.160         ntR1570          
 CLMA_315_679/RSCO                 td                    0.075       7.235 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[14]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       7.235         ntR1569          
 CLMA_315_685/RSCO                 td                    0.075       7.310 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       7.310         ntR1568          
 CLMA_315_691/RSCO                 td                    0.075       7.385 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       7.385         ntR1567          
 CLMA_315_697/RSCO                 td                    0.075       7.460 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.460         ntR1566          
 CLMA_315_703/RSCO                 td                    0.075       7.535 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.535         ntR1565          
 CLMA_315_709/RSCO                 td                    0.075       7.610 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.610         ntR1564          
 CLMA_315_715/RSCO                 td                    0.075       7.685 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.685         ntR1563          
 CLMA_315_721/RSCO                 td                    0.075       7.760 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=1)        0.000       7.760         ntR1562          
 CLMA_315_727/RSCO                 td                    0.075       7.835 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       7.835         ntR1561          
 CLMA_315_733/RSCO                 td                    0.075       7.910 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.910         ntR1560          
 CLMA_315_739/RSCO                 td                    0.075       7.985 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       7.985         ntR1559          
 CLMA_315_745/RSCO                 td                    0.075       8.060 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       8.060         ntR1558          
 CLMA_315_751/RSCO                 td                    0.075       8.135 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       8.135         ntR1557          
 CLMA_315_757/RSCO                 td                    0.075       8.210 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       8.210         ntR1556          
 CLMA_315_769/RSCO                 td                    0.075       8.285 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       8.285         ntR1555          
 CLMA_315_775/RSCO                 td                    0.075       8.360 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       8.360         ntR1554          
 CLMA_315_781/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv_srl/RS

 Data arrival time                                                   8.360         Logic Levels: 21 
                                                                                   Logic: 1.796ns(63.983%), Route: 1.011ns(36.017%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       8.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       9.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       9.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       9.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       9.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       9.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383      10.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026      10.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000      10.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101      10.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000      10.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211      10.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      10.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      11.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      11.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245      11.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.358      12.121         ntR3731          
 CLMA_315_781/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv_srl/CLK
 clock pessimism                                         1.195      13.316                          
 clock uncertainty                                      -0.150      13.166                          

 Recovery time                                          -0.226      12.940                          

 Data required time                                                 12.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.940                          
 Data arrival time                                                   8.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[17]/opit_0_inv/RS
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  4.153
  Clock Pessimism Removal :  -1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.390       4.153         ntR3731          
 CLMA_267_618/CLK                                                          r       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_267_618/CR0                  tco                   0.173       4.326 f       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=562)      0.263       4.589         u_ddr3_test_h/ddrc_rstn
 CLMA_273_600/RS                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[17]/opit_0_inv/RS

 Data arrival time                                                   4.589         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.679%), Route: 0.263ns(60.321%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_486/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.463       5.550         ntR3733          
 CLMA_273_600/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[17]/opit_0_inv/CLK
 clock pessimism                                        -1.195       4.355                          
 clock uncertainty                                       0.000       4.355                          

 Removal time                                           -0.064       4.291                          

 Data required time                                                  4.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.291                          
 Data arrival time                                                   4.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/RS
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  4.153
  Clock Pessimism Removal :  -1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.390       4.153         ntR3731          
 CLMA_267_618/CLK                                                          r       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_267_618/CR0                  tco                   0.173       4.326 f       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=562)      0.263       4.589         u_ddr3_test_h/ddrc_rstn
 CLMA_273_600/RS                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/RS

 Data arrival time                                                   4.589         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.679%), Route: 0.263ns(60.321%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_486/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.463       5.550         ntR3733          
 CLMA_273_600/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/CLK
 clock pessimism                                        -1.195       4.355                          
 clock uncertainty                                       0.000       4.355                          

 Removal time                                           -0.064       4.291                          

 Data required time                                                  4.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.291                          
 Data arrival time                                                   4.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[21]/opit_0_inv/RS
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  4.153
  Clock Pessimism Removal :  -1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.829       0.939 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.939         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.091       1.030 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.247       1.277         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.126       1.403 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.367       1.770         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.149       1.919 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.383       2.302         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       2.328 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.328         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.101       2.429 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.429         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -0.211       2.218 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.860         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143       3.003 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       3.518         core_clk         
 HCKB_213_534/CLKOUT               td                    0.245       3.763 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.390       4.153         ntR3731          
 CLMA_267_618/CLK                                                          r       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_267_618/CR0                  tco                   0.173       4.326 f       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=562)      0.263       4.589         u_ddr3_test_h/ddrc_rstn
 CLMA_273_600/RS                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[21]/opit_0_inv/RS

 Data arrival time                                                   4.589         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.679%), Route: 0.263ns(60.321%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_486/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.463       5.550         ntR3733          
 CLMA_273_600/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[21]/opit_0_inv/CLK
 clock pessimism                                        -1.195       4.355                          
 clock uncertainty                                       0.000       4.355                          

 Removal time                                           -0.064       4.291                          

 Data required time                                                  4.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.291                          
 Data arrival time                                                   4.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.686
  Launch Clock Delay      :  4.333
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.583         ntclkbufg_2      
 HCKB_213_467/CLKOUT               td                    0.287       3.870 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=14)       0.463       4.333         ntR3720          
 CLMA_21_438/CLK                                                           r       rstn_1ms[8]/opit_0_inv_AQ_perm/CLK

 CLMA_21_438/Q0                    tco                   0.203       4.536 r       rstn_1ms[5]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.270       4.806         rstn_1ms[5]      
 CLMA_21_433/Y0                    td                    0.224       5.030 r       N635_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268       5.298         _N71465          
 CLMA_21_439/Y1                    td                    0.108       5.406 r       N635_14/LUT6_inst_perm/L6
                                   net (fanout=1103)     2.111       7.517         nt_rstn_out      
 CLMA_33_774/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   7.517         Logic Levels: 2  
                                                                                   Logic: 0.535ns(16.803%), Route: 2.649ns(83.197%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730     100.734 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.734         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091     100.825 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487     101.312         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031     101.343 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948     102.291         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143     102.434 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     102.949         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.245     103.194 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.392     103.586         ntR3719          
 CLMA_33_774/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.447     104.033                          
 clock uncertainty                                      -0.150     103.883                          

 Recovery time                                          -0.226     103.657                          

 Data required time                                                103.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.657                          
 Data arrival time                                                   7.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.140                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.332
  Launch Clock Delay      :  3.688
  Clock Pessimism Removal :  -0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.487       1.412         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.031       1.443 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       2.391         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       3.049         ntclkbufg_2      
 HCKB_213_467/CLKOUT               td                    0.245       3.294 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=14)       0.394       3.688         ntR3720          
 CLMA_21_432/CLK                                                           r       rstn_1ms[4]/opit_0_inv_AQ_perm/CLK

 CLMA_21_432/Q3                    tco                   0.158       3.846 f       rstn_1ms[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.157       4.003         rstn_1ms[4]      
 CLMA_21_439/Y1                    td                    0.071       4.074 f       N635_14/LUT6_inst_perm/L6
                                   net (fanout=1103)     1.463       5.537         nt_rstn_out      
 CLMA_33_774/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.537         Logic Levels: 1  
                                                                                   Logic: 0.229ns(12.385%), Route: 1.620ns(87.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.573       1.637         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.064       1.701 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       2.813         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       2.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.583         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.287       3.870 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.462       4.332         ntR3719          
 CLMA_33_774/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.447       3.885                          
 clock uncertainty                                       0.000       3.885                          

 Removal time                                           -0.064       3.821                          

 Data required time                                                  3.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.821                          
 Data arrival time                                                   5.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.716                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.798
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.444       4.442         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.249       4.691 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        1.420       6.111         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_612/RSTB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   6.111         Logic Levels: 0  
                                                                                   Logic: 0.249ns(14.919%), Route: 1.420ns(85.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.397      43.480         ntR3724          
 DRM_322_612/CLKB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.597      44.077                          
 clock uncertainty                                      -0.150      43.927                          

 Recovery time                                          -0.366      43.561                          

 Data required time                                                 43.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.561                          
 Data arrival time                                                   6.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.450                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.800
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.444       4.442         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.249       4.691 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        1.357       6.048         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_612/RSTB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   6.048         Logic Levels: 0  
                                                                                   Logic: 0.249ns(15.504%), Route: 1.357ns(84.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.399      43.482         ntR3724          
 DRM_322_612/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.597      44.079                          
 clock uncertainty                                      -0.150      43.929                          

 Recovery time                                          -0.395      43.534                          

 Data required time                                                 43.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.534                          
 Data arrival time                                                   6.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.486                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.785
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.444       4.442         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.249       4.691 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        1.187       5.878         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_702/RSTB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   5.878         Logic Levels: 0  
                                                                                   Logic: 0.249ns(17.340%), Route: 1.187ns(82.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730      40.516 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.516         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091      40.607 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900      41.507         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031      41.538 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642      42.180         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143      42.323 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      42.838         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245      43.083 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.384      43.467         ntR3724          
 DRM_322_702/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.597      44.064                          
 clock uncertainty                                      -0.150      43.914                          

 Recovery time                                          -0.395      43.519                          

 Data required time                                                 43.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.519                          
 Data arrival time                                                   5.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.641                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.776
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.375       3.776         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.173       3.949 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.536       4.485         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_672/RSTB[1]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.485         Logic Levels: 0  
                                                                                   Logic: 0.173ns(24.401%), Route: 0.536ns(75.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.457       4.455         ntR3724          
 DRM_322_672/CLKB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.597       3.858                          
 clock uncertainty                                       0.000       3.858                          

 Removal time                                           -0.176       3.682                          

 Data required time                                                  3.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.682                          
 Data arrival time                                                   4.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.803                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.457
  Launch Clock Delay      :  3.776
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.375       3.776         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.173       3.949 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.516       4.465         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_672/RSTB[0]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.465         Logic Levels: 0  
                                                                                   Logic: 0.173ns(25.109%), Route: 0.516ns(74.891%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.459       4.457         ntR3724          
 DRM_322_672/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.597       3.860                          
 clock uncertainty                                       0.000       3.860                          

 Removal time                                           -0.204       3.656                          

 Data required time                                                  3.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.656                          
 Data arrival time                                                   4.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.809                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.426
  Launch Clock Delay      :  3.776
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.900       1.825         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.031       1.856 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.642       2.498         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.143       2.641 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       3.156         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245       3.401 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.375       3.776         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.173       3.949 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.502       4.451         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_768/RSTB[0]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.451         Logic Levels: 0  
                                                                                   Logic: 0.173ns(25.630%), Route: 0.502ns(74.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.060       2.124         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.064       2.188 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.753       2.941         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.168       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.711         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       3.998 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.428       4.426         ntR3724          
 DRM_322_768/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.597       3.829                          
 clock uncertainty                                       0.000       3.829                          

 Removal time                                           -0.204       3.625                          

 Data required time                                                  3.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.625                          
 Data arrival time                                                   4.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.826                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.922
  Launch Clock Delay      :  3.415
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.428       3.415         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.249       3.664 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.803       4.467         fram_buf/wr_buf/ddr_rstn_2d
 DRM_298_828/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   4.467         Logic Levels: 0  
                                                                                   Logic: 0.249ns(23.669%), Route: 0.803ns(76.331%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.358    1002.922         ntR3725          
 DRM_298_828/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.423    1003.345                          
 clock uncertainty                                      -0.050    1003.295                          

 Recovery time                                          -0.395    1002.900                          

 Data required time                                               1002.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.900                          
 Data arrival time                                                   4.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.433                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.922
  Launch Clock Delay      :  3.415
  Clock Pessimism Removal :  0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.428       3.415         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.249       3.664 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.768       4.432         fram_buf/wr_buf/ddr_rstn_2d
 DRM_298_798/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   4.432         Logic Levels: 0  
                                                                                   Logic: 0.249ns(24.484%), Route: 0.768ns(75.516%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.358    1002.922         ntR3725          
 DRM_298_798/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.423    1003.345                          
 clock uncertainty                                      -0.050    1003.295                          

 Recovery time                                          -0.395    1002.900                          

 Data required time                                               1002.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.900                          
 Data arrival time                                                   4.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.468                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.932
  Launch Clock Delay      :  3.415
  Clock Pessimism Removal :  0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.428       3.415         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.249       3.664 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.790       4.454         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_732/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   4.454         Logic Levels: 0  
                                                                                   Logic: 0.249ns(23.965%), Route: 0.790ns(76.035%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730    1000.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091    1000.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746    1001.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143    1001.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515    1002.319         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.245    1002.564 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.368    1002.932         ntR3725          
 DRM_256_732/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.435    1003.367                          
 clock uncertainty                                      -0.050    1003.317                          

 Recovery time                                          -0.395    1002.922                          

 Data required time                                               1002.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.922                          
 Data arrival time                                                   4.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.468                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.415
  Launch Clock Delay      :  2.922
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.358       2.922         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.173       3.095 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.489       3.584         fram_buf/wr_buf/ddr_rstn_2d
 DRM_298_798/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   3.584         Logic Levels: 0  
                                                                                   Logic: 0.173ns(26.133%), Route: 0.489ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.428       3.415         ntR3725          
 DRM_298_798/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.423       2.992                          
 clock uncertainty                                       0.000       2.992                          

 Removal time                                           -0.204       2.788                          

 Data required time                                                  2.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.788                          
 Data arrival time                                                   3.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.796                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.425
  Launch Clock Delay      :  2.922
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.358       2.922         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.173       3.095 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.503       3.598         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_732/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   3.598         Logic Levels: 0  
                                                                                   Logic: 0.173ns(25.592%), Route: 0.503ns(74.408%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.438       3.425         ntR3725          
 DRM_256_732/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.435       2.990                          
 clock uncertainty                                       0.000       2.990                          

 Removal time                                           -0.204       2.786                          

 Data required time                                                  2.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.786                          
 Data arrival time                                                   3.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.812                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.415
  Launch Clock Delay      :  2.922
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.730       0.824 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.091       0.915 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.661         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.143       1.804 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.515       2.319         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.245       2.564 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.358       2.922         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.173       3.095 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.473       3.568         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_768/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   3.568         Logic Levels: 0  
                                                                                   Logic: 0.173ns(26.780%), Route: 0.473ns(73.220%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.855       0.949 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.949         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.105       1.054 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       1.930         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.168       2.098 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.602       2.700         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.287       2.987 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.428       3.415         ntR3725          
 DRM_256_768/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.464       2.951                          
 clock uncertainty                                       0.000       2.951                          

 Removal time                                           -0.204       2.747                          

 Data required time                                                  2.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.747                          
 Data arrival time                                                   3.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.821                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_534/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.428       5.515         ntR3731          
 CLMS_291_781/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_291_781/Q0                   tco                   0.203       5.718 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=568)      2.992       8.710         nt_ddr_init_done 
 IOLHR_16_1074/DO_P                td                    0.611       9.321 r       ddr_init_done_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       9.321         ddr_init_done_obuf/ntO
 IOBS_0_1074/PAD                   td                    1.759      11.080 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.106      11.186         ddr_init_done    
 C18                                                                       r       ddr_init_done (port)

 Data arrival time                                                  11.186         Logic Levels: 2  
                                                                                   Logic: 2.573ns(45.371%), Route: 3.098ns(54.629%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_534/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.428       5.515         ntR3731          
 CLMS_243_871/CLK                                                          r       heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMS_243_871/CR0                  tco                   0.249       5.764 r       heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=2)        2.168       7.932         nt_heart_beat_led
 IOLHR_16_1032/DO_P                td                    0.611       8.543 r       heart_beat_led_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.543         heart_beat_led_obuf/ntO
 IOBS_0_1032/PAD                   td                    1.759      10.302 r       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.153      10.455         heart_beat_led   
 A20                                                                       r       heart_beat_led (port)

 Data arrival time                                                  10.455         Logic Levels: 2  
                                                                                   Logic: 2.619ns(53.016%), Route: 2.321ns(46.984%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.970       1.080 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       1.080         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.105       1.185 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.294       1.479         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.148       1.627 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.432       2.059         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.177       2.236 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.450       2.686         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.037       2.723 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       2.723         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.123       2.846 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       2.846         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.431       3.277 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.030         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       4.198 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       4.800         core_clk         
 HCKB_213_486/CLKOUT               td                    0.287       5.087 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.469       5.556         ntR3733          
 CLMS_327_583/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK

 CLMS_327_583/CR0                  tco                   0.249       5.805 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.923       6.728         u_ddr3_test_h/u_ddrphy_top/calib_rst
 CLMS_327_679/CR0                  td                    0.295       7.023 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N93[21]/LUT6D_inst_perm/L5
                                   net (fanout=1)        1.641       8.664         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.611       9.275 f       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       9.275         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.980      10.255 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165      10.420         mem_rst_n        
 H1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  10.420         Logic Levels: 3  
                                                                                   Logic: 2.135ns(43.894%), Route: 2.729ns(56.106%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms72xx_ctl/iic_dri/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.646       0.746 f       ms72xx_ctl.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.746         ms72xx_ctl.iic_sda_tri/ntI
 IOLHR_16_690/DI_TO_CLK            td                    0.091       0.837 f       ms72xx_ctl.iic_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.594       1.431         _N7              
 CLMS_27_769/M0                                                            f       ms72xx_ctl/iic_dri/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   1.431         Logic Levels: 2  
                                                                                   Logic: 0.737ns(51.502%), Route: 0.694ns(48.498%)
====================================================================================================

====================================================================================================

Startpoint  : vs_in (port)
Endpoint    : RGB2YCbCr_inst/vsync_in_d[0]/opit_0_inv_srl/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H24                                                     0.000       0.000 f       vs_in (port)     
                                   net (fanout=1)        0.119       0.119         vs_in            
 IOBS_0_714/DIN                    td                    0.646       0.765 f       vs_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.765         vs_in_ibuf/ntD   
 IOLHR_16_714/DI_TO_CLK            td                    0.091       0.856 f       vs_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.930       1.786         nt_vs_in         
 CLMA_171_684/M0                                                           f       RGB2YCbCr_inst/vsync_in_d[0]/opit_0_inv_srl/D

 Data arrival time                                                   1.786         Logic Levels: 2  
                                                                                   Logic: 0.737ns(41.265%), Route: 1.049ns(58.735%)
====================================================================================================

====================================================================================================

Startpoint  : g_in[6] (port)
Endpoint    : RGB2YCbCr_inst/rgb_g_m0[2]/opit_0_inv_L5Q_perm/I3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 f       g_in[6] (port)   
                                   net (fanout=1)        0.116       0.116         g_in[6]          
 IOBD_0_882/DIN                    td                    0.646       0.762 f       g_in_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.762         g_in_ibuf[6]/ntD 
 IOLHR_16_882/DI_TO_CLK            td                    0.091       0.853 f       g_in_ibuf[6]/opit_1/DI_TO_CLK
                                   net (fanout=19)       0.992       1.845         nt_g_in[6]       
 CLMA_225_828/A3                                                           f       RGB2YCbCr_inst/rgb_g_m0[2]/opit_0_inv_L5Q_perm/I3

 Data arrival time                                                   1.845         Logic Levels: 2  
                                                                                   Logic: 0.737ns(39.946%), Route: 1.108ns(60.054%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.300      18.500          0.200           High Pulse Width  CLMA_219_594/CLK        angle_th_sys[2]/opit_0_inv_L6QL5Q_perm/CLK
 18.300      18.500          0.200           Low Pulse Width   CLMA_219_594/CLK        angle_th_sys[2]/opit_0_inv_L6QL5Q_perm/CLK
 18.300      18.500          0.200           High Pulse Width  CLMA_219_594/CLK        angle_th_sys[3]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{rst_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.800       4.000           0.200           High Pulse Width  CLMA_357_499/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 3.800       4.000           0.200           Low Pulse Width   CLMA_357_499/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 3.800       4.000           0.200           High Pulse Width  CLMS_351_517/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ddrphy_sysclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.040       4.000           0.960           Low Pulse Width   DRM_322_672/CLKA[1]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 3.040       4.000           0.960           High Pulse Width  DRM_322_672/CLKA[1]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 3.040       4.000           0.960           Low Pulse Width   DRM_322_702/CLKA[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
====================================================================================================

{phy_dq_clk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.035       0.500           0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.035       0.500           0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.035       0.500           0.465           High Pulse Width  TSERDES_371_463/SERCLK  u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.850       4.000           2.150           Low Pulse Width   DDRPHY_CPD_369_466/PPLL_SYSCLK
                                                                                       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 1.850       4.000           2.150           High Pulse Width  DDRPHY_CPD_369_466/PPLL_SYSCLK
                                                                                       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 2.400       4.000           1.600           High Pulse Width  TSERDES_371_463/OCLKDIV u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{phy_dq_clk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.035       0.500           0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.035       0.500           0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.035       0.500           0.465           High Pulse Width  TSERDES_371_770/SERCLK  u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.400       4.000           1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.400       4.000           1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.400       4.000           1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 48.990      49.950          0.960           High Pulse Width  DRM_40_732/CLKA[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 48.990      49.950          0.960           Low Pulse Width   DRM_40_732/CLKA[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 48.990      49.950          0.960           High Pulse Width  DRM_40_732/CLKB[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKB
====================================================================================================

{sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.881      19.841          0.960           High Pulse Width  DRM_322_672/CLKB[1]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 18.881      19.841          0.960           Low Pulse Width   DRM_322_672/CLKB[1]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 18.881      19.841          0.960           Low Pulse Width   DRM_322_702/CLKB[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
====================================================================================================

{HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_298_798/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_298_798/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           High Pulse Width  DRM_298_828/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : area_th_sys[17]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.210
  Launch Clock Delay      :  2.581
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=63)       0.291       2.581         ntR3713          
 CLMA_195_774/CLK                                                          r       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_195_774/Q0                   tco                   0.125       2.706 f       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=9)        1.033       3.739         key1_press       
 CLMA_225_588/Y3                   td                    0.070       3.809 f       N191_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.481       4.290         _N75183          
 CLMA_249_546/Y3                   td                    0.055       4.345 r       N809/LUT6_inst_perm/L6
                                   net (fanout=5)        0.270       4.615         N809             
 CLMA_261_522/CECO                 td                    0.088       4.703 r       area_th_sys[5]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.703         ntR7             
 CLMA_261_528/CECO                 td                    0.088       4.791 r       area_th_sys[9]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.791         ntR6             
 CLMA_261_534/CECO                 td                    0.088       4.879 r       area_th_sys[13]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.879         ntR5             
 CLMA_261_540/CECI                                                         r       area_th_sys[17]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.879         Logic Levels: 5  
                                                                                   Logic: 0.514ns(22.367%), Route: 1.784ns(77.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      37.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      37.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708      38.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097      38.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      38.755         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.195      38.950 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.260      39.210         ntR3714          
 CLMA_261_540/CLK                                                          r       area_th_sys[17]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.245      39.455                          
 clock uncertainty                                      -0.050      39.405                          

 Setup time                                             -0.116      39.289                          

 Data required time                                                 39.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.289                          
 Data arrival time                                                   4.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : area_th_sys[13]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  2.581
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=63)       0.291       2.581         ntR3713          
 CLMA_195_774/CLK                                                          r       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_195_774/Q0                   tco                   0.125       2.706 f       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=9)        1.033       3.739         key1_press       
 CLMA_225_588/Y3                   td                    0.070       3.809 f       N191_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.481       4.290         _N75183          
 CLMA_249_546/Y3                   td                    0.055       4.345 r       N809/LUT6_inst_perm/L6
                                   net (fanout=5)        0.270       4.615         N809             
 CLMA_261_522/CECO                 td                    0.088       4.703 r       area_th_sys[5]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.703         ntR7             
 CLMA_261_528/CECO                 td                    0.088       4.791 r       area_th_sys[9]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.791         ntR6             
 CLMA_261_534/CECI                                                         r       area_th_sys[13]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.791         Logic Levels: 4  
                                                                                   Logic: 0.426ns(19.276%), Route: 1.784ns(80.724%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      37.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      37.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708      38.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097      38.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      38.755         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.195      38.950 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.259      39.209         ntR3714          
 CLMA_261_534/CLK                                                          r       area_th_sys[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.245      39.454                          
 clock uncertainty                                      -0.050      39.404                          

 Setup time                                             -0.116      39.288                          

 Data required time                                                 39.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.288                          
 Data arrival time                                                   4.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : area_th_sys[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.210
  Launch Clock Delay      :  2.581
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=63)       0.291       2.581         ntR3713          
 CLMA_195_774/CLK                                                          r       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_195_774/Q0                   tco                   0.125       2.706 f       u_key1/key_press/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=9)        1.033       3.739         key1_press       
 CLMA_225_588/Y3                   td                    0.070       3.809 f       N191_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.481       4.290         _N75183          
 CLMA_249_546/Y3                   td                    0.055       4.345 r       N809/LUT6_inst_perm/L6
                                   net (fanout=5)        0.421       4.766         N809             
 CLMA_273_529/CE                                                           r       area_th_sys[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CE

 Data arrival time                                                   4.766         Logic Levels: 2  
                                                                                   Logic: 0.250ns(11.442%), Route: 1.935ns(88.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            37.000      37.000 r                        
 D18                                                     0.000      37.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104      37.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      37.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      37.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      37.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708      38.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097      38.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      38.755         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.195      38.950 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.260      39.210         ntR3714          
 CLMA_273_529/CLK                                                          r       area_th_sys[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.245      39.455                          
 clock uncertainty                                      -0.050      39.405                          

 Setup time                                             -0.116      39.289                          

 Data required time                                                 39.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.289                          
 Data arrival time                                                   4.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.523                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_sys[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : angle_th_sys[7]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.600
  Launch Clock Delay      :  2.212
  Clock Pessimism Removal :  -0.373

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708       1.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.755         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.262       2.212         ntR3714          
 CLMA_219_594/CLK                                                          r       angle_th_sys[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_219_594/Q2                   tco                   0.103       2.315 r       angle_th_sys[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.059       2.374         angle_th_sys[5]  
 CLMA_219_595/B4                                                           r       angle_th_sys[7]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.374         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_3      
 HCKB_213_491/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=23)       0.310       2.600         ntR3714          
 CLMA_219_595/CLK                                                          r       angle_th_sys[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.373       2.227                          
 clock uncertainty                                       0.000       2.227                          

 Hold time                                              -0.022       2.205                          

 Data required time                                                  2.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.205                          
 Data arrival time                                                   2.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : curr_mode_reg[7]/opit_0_inv/CLK
Endpoint    : curr_mode_reg[0]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.215
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708       1.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.755         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=63)       0.265       2.215         ntR3713          
 CLMA_195_613/CLK                                                          r       curr_mode_reg[7]/opit_0_inv/CLK

 CLMA_195_613/Q0                   tco                   0.103       2.318 r       curr_mode_reg[7]/opit_0_inv/Q
                                   net (fanout=8)        0.249       2.567         curr_mode_reg[7] 
 CLMS_189_607/M3                                                           r       curr_mode_reg[0]/opit_0_inv/D

 Data arrival time                                                   2.567         Logic Levels: 0  
                                                                                   Logic: 0.103ns(29.261%), Route: 0.249ns(70.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=17)       0.317       2.607         ntR3716          
 CLMS_189_607/CLK                                                          r       curr_mode_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.245       2.362                          
 clock uncertainty                                       0.000       2.362                          

 Hold time                                               0.026       2.388                          

 Data required time                                                  2.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.388                          
 Data arrival time                                                   2.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : z_angle_th_sys[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : z_angle_th_sys[5]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.601
  Launch Clock Delay      :  2.212
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.708       1.330         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.755         ntclkbufg_3      
 HCKB_213_535/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=22)       0.262       2.212         ntR3715          
 CLMA_219_612/CLK                                                          r       z_angle_th_sys[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_219_612/Q0                   tco                   0.109       2.321 f       z_angle_th_sys[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.112       2.433         z_angle_th_sys[4]
 CLMA_225_612/A5                                                           f       z_angle_th_sys[5]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.433         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.845       1.557         nt_sys_clk       
 USCM_215_630/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_3      
 HCKB_213_535/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=22)       0.311       2.601         ntR3715          
 CLMA_225_612/CLK                                                          r       z_angle_th_sys[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.340       2.261                          
 clock uncertainty                                       0.000       2.261                          

 Hold time                                              -0.010       2.251                          

 Data required time                                                  2.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.251                          
 Data arrival time                                                   2.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.330
  Clock Pessimism Removal :  0.686

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.309       4.330         ntR3717          
 CLMS_339_469/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_339_469/Q2                   tco                   0.125       4.455 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.229       4.684         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [7]
 CLMS_339_469/Y3                   td                    0.125       4.809 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       5.049         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71882
 CLMS_345_475/Y0                   td                    0.039       5.088 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_37/LUT6_inst_perm/L6
                                   net (fanout=11)       0.162       5.250         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMA_345_486/Y2                   td                    0.055       5.305 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        0.306       5.611         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_339_469/CECO                 td                    0.088       5.699 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CECO
                                   net (fanout=4)        0.000       5.699         ntR147           
 CLMS_339_475/CECO                 td                    0.088       5.787 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       5.787         ntR146           
 CLMS_339_481/CECI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   5.787         Logic Levels: 5  
                                                                                   Logic: 0.520ns(35.690%), Route: 0.937ns(64.310%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.263      11.631         ntR3717          
 CLMS_339_481/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.686      12.317                          
 clock uncertainty                                      -0.150      12.167                          

 Setup time                                             -0.116      12.051                          

 Data required time                                                 12.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.051                          
 Data arrival time                                                   5.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.330
  Clock Pessimism Removal :  0.686

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.309       4.330         ntR3717          
 CLMS_339_469/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_339_469/Q2                   tco                   0.125       4.455 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.229       4.684         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [7]
 CLMS_339_469/Y3                   td                    0.125       4.809 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       5.049         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71882
 CLMS_345_475/Y0                   td                    0.039       5.088 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_37/LUT6_inst_perm/L6
                                   net (fanout=11)       0.162       5.250         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMA_345_486/Y2                   td                    0.055       5.305 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        0.306       5.611         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_339_469/CECO                 td                    0.088       5.699 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CECO
                                   net (fanout=4)        0.000       5.699         ntR147           
 CLMS_339_475/CECO                 td                    0.088       5.787 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       5.787         ntR146           
 CLMS_339_481/CECI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   5.787         Logic Levels: 5  
                                                                                   Logic: 0.520ns(35.690%), Route: 0.937ns(64.310%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.263      11.631         ntR3717          
 CLMS_339_481/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.686      12.317                          
 clock uncertainty                                      -0.150      12.167                          

 Setup time                                             -0.116      12.051                          

 Data required time                                                 12.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.051                          
 Data arrival time                                                   5.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CE
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.330
  Clock Pessimism Removal :  0.686

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.309       4.330         ntR3717          
 CLMS_339_469/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_339_469/Q2                   tco                   0.125       4.455 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.229       4.684         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [7]
 CLMS_339_469/Y3                   td                    0.125       4.809 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       5.049         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N71882
 CLMS_345_475/Y0                   td                    0.039       5.088 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_37/LUT6_inst_perm/L6
                                   net (fanout=11)       0.162       5.250         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39
 CLMA_345_486/Y2                   td                    0.055       5.305 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        0.306       5.611         u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_339_469/CECO                 td                    0.088       5.699 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L6QL5Q1_perm/CECO
                                   net (fanout=4)        0.000       5.699         ntR147           
 CLMS_339_475/CECO                 td                    0.088       5.787 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=3)        0.000       5.787         ntR146           
 CLMS_339_481/CECI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   5.787         Logic Levels: 5  
                                                                                   Logic: 0.520ns(35.690%), Route: 0.937ns(64.310%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.263      11.631         ntR3717          
 CLMS_339_481/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.686      12.317                          
 clock uncertainty                                      -0.150      12.167                          

 Setup time                                             -0.116      12.051                          

 Data required time                                                 12.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.051                          
 Data arrival time                                                   5.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/I4
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.341
  Launch Clock Delay      :  3.639
  Clock Pessimism Removal :  -0.686

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.271       3.639         ntR3717          
 CLMA_351_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9]/opit_0_inv_L6Q_perm/CLK

 CLMA_351_516/Q2                   tco                   0.103       3.742 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=14)       0.059       3.801         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [9]
 CLMS_351_517/B4                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.801         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.320       4.341         ntR3717          
 CLMS_351_517/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.686       3.655                          
 clock uncertainty                                       0.000       3.655                          

 Hold time                                              -0.022       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                   3.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[3]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.341
  Launch Clock Delay      :  3.639
  Clock Pessimism Removal :  -0.701

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.271       3.639         ntR3717          
 CLMA_357_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_357_510/Q3                   tco                   0.103       3.742 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[1]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.057       3.799         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [0]
 CLMA_357_510/C4                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[3]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   3.799         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.320       4.341         ntR3717          
 CLMA_357_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.701       3.640                          
 clock uncertainty                                       0.000       3.640                          

 Hold time                                              -0.018       3.622                          

 Data required time                                                  3.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.622                          
 Data arrival time                                                   3.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/I4
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.340
  Launch Clock Delay      :  3.638
  Clock Pessimism Removal :  -0.701

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.270       3.638         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_345_516/Q0                   tco                   0.103       3.741 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.058       3.799         u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [1]
 CLMA_345_516/D4                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.799         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.319       4.340         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.701       3.639                          
 clock uncertainty                                       0.000       3.639                          

 Hold time                                              -0.021       3.618                          

 Data required time                                                  3.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.618                          
 Data arrival time                                                   3.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.315
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  1.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_534/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.310       4.398         ntR3731          
 CLMA_303_697/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_697/Q3                   tco                   0.125       4.523 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=540)      0.320       4.843         u_ddr3_test_h/u_ddrphy_top/calib_done
 CLMA_291_660/Y0                   td                    0.070       4.913 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_2/gateop_perm/L6
                                   net (fanout=1)        0.267       5.180         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/_N73461
 CLMA_303_666/Y3                   td                    0.070       5.250 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.259       5.509         u_ddr3_test_h/u_ddrphy_top/read_cmd [0]
 CLMS_291_667/Y2                   td                    0.070       5.579 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.076       5.655         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230
 CLMS_291_667/Y0                   td                    0.123       5.778 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.262       6.040         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_303_666/Y2                   td                    0.066       6.106 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_2[2]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.375       6.481         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24953
 CLMS_285_685/Y3                   td                    0.070       6.551 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.300       6.851         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMS_267_697/Y0                   td                    0.039       6.890 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.160       7.050         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_267_691/Y0                   td                    0.100       7.150 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.164       7.314         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26743
 CLMA_273_696/D4                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   7.314         Logic Levels: 8  
                                                                                   Logic: 0.733ns(25.137%), Route: 2.183ns(74.863%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.256      11.315         ntR3731          
 CLMA_273_696/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.029      12.344                          
 clock uncertainty                                      -0.150      12.194                          

 Setup time                                             -0.076      12.118                          

 Data required time                                                 12.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.118                          
 Data arrival time                                                   7.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.322
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  1.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_534/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.310       4.398         ntR3731          
 CLMA_303_697/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_697/Q3                   tco                   0.125       4.523 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=540)      0.320       4.843         u_ddr3_test_h/u_ddrphy_top/calib_done
 CLMA_291_660/Y0                   td                    0.070       4.913 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_2/gateop_perm/L6
                                   net (fanout=1)        0.267       5.180         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/_N73461
 CLMA_303_666/Y3                   td                    0.070       5.250 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.259       5.509         u_ddr3_test_h/u_ddrphy_top/read_cmd [0]
 CLMS_291_667/Y2                   td                    0.070       5.579 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.076       5.655         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230
 CLMS_291_667/Y0                   td                    0.122       5.777 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.272       6.049         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMS_267_673/Y1                   td                    0.070       6.119 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/L6
                                   net (fanout=1)        0.243       6.362         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24608
 CLMA_273_660/Y2                   td                    0.039       6.401 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.240       6.641         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_273_672/Y2                   td                    0.039       6.680 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.249       6.929         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_267_661/Y0                   td                    0.070       6.999 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.344       7.343         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26754
 CLMS_285_673/D5                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   7.343         Logic Levels: 8  
                                                                                   Logic: 0.675ns(22.920%), Route: 2.270ns(77.080%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.263      11.322         ntR3731          
 CLMS_285_673/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.029      12.351                          
 clock uncertainty                                      -0.150      12.201                          

 Setup time                                             -0.049      12.152                          

 Data required time                                                 12.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.152                          
 Data arrival time                                                   7.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  1.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_534/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.310       4.398         ntR3731          
 CLMA_303_697/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_697/Q3                   tco                   0.125       4.523 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=540)      0.320       4.843         u_ddr3_test_h/u_ddrphy_top/calib_done
 CLMA_291_660/Y0                   td                    0.070       4.913 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_2/gateop_perm/L6
                                   net (fanout=1)        0.267       5.180         u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/_N73461
 CLMA_303_666/Y3                   td                    0.070       5.250 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.259       5.509         u_ddr3_test_h/u_ddrphy_top/read_cmd [0]
 CLMS_291_667/Y2                   td                    0.070       5.579 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=5)        0.076       5.655         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230
 CLMS_291_667/Y0                   td                    0.123       5.778 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=12)       0.262       6.040         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_303_666/Y2                   td                    0.066       6.106 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_2[2]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.375       6.481         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N24953
 CLMS_285_685/Y3                   td                    0.070       6.551 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm/L6
                                   net (fanout=5)        0.300       6.851         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMS_267_697/Y0                   td                    0.039       6.890 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.160       7.050         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_267_691/Y3                   td                    0.070       7.120 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       7.280         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N26742
 CLMA_273_691/B5                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   7.280         Logic Levels: 8  
                                                                                   Logic: 0.703ns(24.393%), Route: 2.179ns(75.607%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.258      11.317         ntR3731          
 CLMA_273_691/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         1.029      12.346                          
 clock uncertainty                                      -0.150      12.196                          

 Setup time                                             -0.049      12.147                          

 Data required time                                                 12.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.147                          
 Data arrival time                                                   7.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[21]/opit_0_inv/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.408
  Launch Clock Delay      :  3.330
  Clock Pessimism Removal :  -0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.271       3.330         ntR3731          
 CLMA_273_612/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[21]/opit_0_inv/CLK

 CLMA_273_612/Q0                   tco                   0.109       3.439 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[21]/opit_0_inv/Q
                                   net (fanout=2)        0.300       3.739         u_ddr3_test_h/u_ips_ddrc_top/dcd_wr_addr [21]
 CLMS_267_601/M1                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   3.739         Logic Levels: 0  
                                                                                   Logic: 0.109ns(26.650%), Route: 0.300ns(73.350%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_486/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.320       4.408         ntR3733          
 CLMS_267_601/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.934       3.474                          
 clock uncertainty                                       0.000       3.474                          

 Hold time                                               0.161       3.635                          

 Data required time                                                  3.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.635                          
 Data arrival time                                                   3.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -1.062

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.269       3.328         ntR3731          
 CLMA_261_613/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/CLK

 CLMA_261_613/Q0                   tco                   0.109       3.437 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv/Q
                                   net (fanout=2)        0.173       3.610         u_ddr3_test_h/u_ips_ddrc_top/dcd_wr_addr [11]
 CLMS_267_619/M2                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   3.610         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.652%), Route: 0.173ns(61.348%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_534/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.318       4.406         ntR3731          
 CLMS_267_619/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.062       3.344                          
 clock uncertainty                                       0.000       3.344                          

 Hold time                                               0.161       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   3.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[9]/opit_0_inv_32X2DL6QL5Q/WADDR[1]
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  3.327
  Clock Pessimism Removal :  -1.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.268       3.327         ntR3731          
 CLMA_285_642/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_285_642/CR1                  tco                   0.124       3.451 f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=24)       0.188       3.639         u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]
 CLMS_267_643/D1                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[9]/opit_0_inv_32X2DL6QL5Q/WADDR[1]

 Data arrival time                                                   3.639         Logic Levels: 0  
                                                                                   Logic: 0.124ns(39.744%), Route: 0.188ns(60.256%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_534/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.313       4.401         ntR3731          
 CLMS_267_643/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[9]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -1.029       3.372                          
 clock uncertainty                                       0.000       3.372                          

 Hold time                                               0.161       3.533                          

 Data required time                                                  3.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.533                          
 Data arrival time                                                   3.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.106                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/I5
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.496
  Launch Clock Delay      :  2.974
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.421         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.233       2.654 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.320       2.974         ntR3719          
 CLMA_21_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_21_751/Q0                    tco                   0.125       3.099 f       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=18)       0.376       3.475         nt_init_over_rx  
 CLMS_27_787/Y1                    td                    0.070       3.545 f       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.161       3.706         ms72xx_ctl/N14   
 CLMA_33_786/CR0                   td                    0.131       3.837 f       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=18)       0.472       4.309         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_744/CR3                   td                    0.135       4.444 f       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.240       4.684         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_33_756/Y1                    td                    0.070       4.754 f       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.143       4.897         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMS_33_757/Y1                    td                    0.070       4.967 f       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.160       5.127         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMS_33_751/Y3                    td                    0.104       5.231 r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure_ce_mux/LUT6_inst_perm/L6
                                   net (fanout=1)        0.237       5.468         ms72xx_ctl/U1_ms7200_ctl/_N71433
 CLMS_27_751/A5                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/I5

 Data arrival time                                                   5.468         Logic Levels: 6  
                                                                                   Logic: 0.705ns(28.268%), Route: 1.789ns(71.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445     100.449 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.449         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073     100.522 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320     100.842         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029     100.871 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635     101.506         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097     101.603 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     101.931         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.195     102.126 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.270     102.396         ntR3719          
 CLMS_27_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_ensure/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.428     102.824                          
 clock uncertainty                                      -0.150     102.674                          

 Setup time                                             -0.056     102.618                          

 Data required time                                                102.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.618                          
 Data arrival time                                                   5.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.150                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.495
  Launch Clock Delay      :  2.974
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.421         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.233       2.654 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.320       2.974         ntR3719          
 CLMA_21_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_21_751/Q0                    tco                   0.125       3.099 f       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=18)       0.376       3.475         nt_init_over_rx  
 CLMS_27_787/Y1                    td                    0.070       3.545 f       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.161       3.706         ms72xx_ctl/N14   
 CLMA_33_786/CR0                   td                    0.131       3.837 f       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=18)       0.472       4.309         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_744/CR3                   td                    0.135       4.444 f       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.240       4.684         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_33_756/Y1                    td                    0.070       4.754 f       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.143       4.897         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMS_33_757/Y1                    td                    0.062       4.959 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.307       5.266         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMS_33_751/CE                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   5.266         Logic Levels: 5  
                                                                                   Logic: 0.593ns(25.873%), Route: 1.699ns(74.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445     100.449 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.449         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073     100.522 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320     100.842         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029     100.871 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635     101.506         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097     101.603 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     101.931         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.195     102.126 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.269     102.395         ntR3719          
 CLMS_33_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.428     102.823                          
 clock uncertainty                                      -0.150     102.673                          

 Setup time                                             -0.116     102.557                          

 Data required time                                                102.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.557                          
 Data arrival time                                                   5.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.291                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.495
  Launch Clock Delay      :  2.974
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.421         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.233       2.654 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.320       2.974         ntR3719          
 CLMA_21_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_21_751/Q0                    tco                   0.125       3.099 f       ms72xx_ctl/U1_ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=18)       0.376       3.475         nt_init_over_rx  
 CLMS_27_787/Y1                    td                    0.070       3.545 f       ms72xx_ctl/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=28)       0.161       3.706         ms72xx_ctl/N14   
 CLMA_33_786/CR0                   td                    0.131       3.837 f       ms72xx_ctl/U2_ms7210_ctl/N2/LUT6D_inst_perm/L5
                                   net (fanout=18)       0.472       4.309         ms72xx_ctl/U1_ms7200_ctl/busy_falling
 CLMA_33_744/CR3                   td                    0.135       4.444 f       ms72xx_ctl/U1_ms7200_ctl/N2082_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.240       4.684         ms72xx_ctl/U1_ms7200_ctl/N37
 CLMA_33_756/Y1                    td                    0.070       4.754 f       ms72xx_ctl/U1_ms7200_ctl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=2)        0.143       4.897         ms72xx_ctl/U1_ms7200_ctl/state_n [1]
 CLMS_33_757/Y1                    td                    0.062       4.959 r       ms72xx_ctl/U1_ms7200_ctl/N8_7/LUT6_inst_perm/L6
                                   net (fanout=3)        0.307       5.266         ms72xx_ctl/U1_ms7200_ctl/N8
 CLMS_33_751/CE                                                            r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   5.266         Logic Levels: 5  
                                                                                   Logic: 0.593ns(25.873%), Route: 1.699ns(74.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445     100.449 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.449         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073     100.522 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320     100.842         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029     100.871 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635     101.506         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097     101.603 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     101.931         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.195     102.126 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.269     102.395         ntR3719          
 CLMS_33_751/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.428     102.823                          
 clock uncertainty                                      -0.150     102.673                          

 Setup time                                             -0.116     102.557                          

 Data required time                                                102.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.557                          
 Data arrival time                                                   5.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.291                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/ADA[9]
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.974
  Launch Clock Delay      :  2.497
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320       0.942         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029       0.971 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       1.606         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       1.703 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       2.031         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.195       2.226 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.271       2.497         ntR3719          
 CLMS_33_739/CLK                                                           r       ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_33_739/Q2                    tco                   0.103       2.600 r       ms72xx_ctl/U1_ms7200_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.122       2.722         ms72xx_ctl/U1_ms7200_ctl/cmd_index [4]
 DRM_40_732/ADA0[9]                                                        r       ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/ADA[9]

 Data arrival time                                                   2.722         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.421         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.233       2.654 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.320       2.974         ntR3719          
 DRM_40_732/CLKA[0]                                                        r       ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 clock pessimism                                        -0.428       2.546                          
 clock uncertainty                                       0.000       2.546                          

 Hold time                                               0.064       2.610                          

 Data required time                                                  2.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.610                          
 Data arrival time                                                   2.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri/pluse_2d/opit_0_inv_L6QQ_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri/pluse_3d/opit_0_inv/D
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.971
  Launch Clock Delay      :  2.494
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320       0.942         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029       0.971 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       1.606         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       1.703 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       2.031         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.195       2.226 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.268       2.494         ntR3719          
 CLMA_33_756/CLK                                                           r       ms72xx_ctl/iic_dri/pluse_2d/opit_0_inv_L6QQ_perm/CLK

 CLMA_33_756/CR2                   tco                   0.123       2.617 f       ms72xx_ctl/iic_dri/pluse_2d/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=2)        0.053       2.670         ms72xx_ctl/iic_dri/pluse_2d
 CLMA_33_756/M3                                                            f       ms72xx_ctl/iic_dri/pluse_3d/opit_0_inv/D

 Data arrival time                                                   2.670         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.421         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.233       2.654 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.317       2.971         ntR3719          
 CLMA_33_756/CLK                                                           r       ms72xx_ctl/iic_dri/pluse_3d/opit_0_inv/CLK
 clock pessimism                                        -0.476       2.495                          
 clock uncertainty                                       0.000       2.495                          

 Hold time                                               0.027       2.522                          

 Data required time                                                  2.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.522                          
 Data arrival time                                                   2.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK
Endpoint    : ms72xx_ctl/iic_dri/receiv_data[5]/opit_0_inv_srl/D
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.971
  Launch Clock Delay      :  2.494
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320       0.942         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029       0.971 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       1.606         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       1.703 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       2.031         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.195       2.226 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.268       2.494         ntR3719          
 CLMA_45_768/CLK                                                           r       ms72xx_ctl/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK

 CLMA_45_768/CR2                   tco                   0.123       2.617 f       ms72xx_ctl/iic_dri/receiv_data[3]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.053       2.670         ms72xx_ctl/iic_dri/receiv_data [4]
 CLMA_45_768/M3                                                            f       ms72xx_ctl/iic_dri/receiv_data[5]/opit_0_inv_srl/D

 Data arrival time                                                   2.670         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.421         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.233       2.654 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.317       2.971         ntR3719          
 CLMA_45_768/CLK                                                           r       ms72xx_ctl/iic_dri/receiv_data[5]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.476       2.495                          
 clock uncertainty                                       0.000       2.495                          

 Hold time                                               0.027       2.522                          

 Data required time                                                  2.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.522                          
 Data arrival time                                                   2.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[17]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_hund[0]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  3.127
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.306       3.127         ntR3722          
 CLMA_273_517/CLK                                                          r       area_th_pix1[17]/opit_0_inv_srl/CLK

 CLMA_273_517/CR0                  tco                   0.141       3.268 f       area_th_pix1[17]/opit_0_inv_srl/CR0
                                   net (fanout=14)       0.425       3.693         area_th_pix2[17] 
 CLMA_303_492/Y0                   td                    0.125       3.818 f       u_char_proc/N1514_sel10[3]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.344       4.162         u_char_proc/_N6400
 CLMS_285_487/Y0                   td                    0.122       4.284 f       u_char_proc/N1514_lt9_mux5/gateop_LUT6DL5_perm/L6
                                   net (fanout=9)        0.240       4.524         u_char_proc/_N6402
 CLMS_291_493/CR0                  td                    0.134       4.658 f       u_char_proc/N1514_sub9_maj1_1/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.148       4.806         u_char_proc/_N5624
 CLMS_291_493/Y1                   td                    0.122       4.928 f       u_char_proc/N1514_lt8_mux5/LUT6_inst_perm/L6
                                   net (fanout=8)        0.160       5.088         u_char_proc/_N6413
 CLMA_291_498/Y0                   td                    0.070       5.158 f       u_char_proc/N1514_sub7_maj2_1/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.234       5.392         u_char_proc/_N16875
 CLMA_291_486/Y0                   td                    0.039       5.431 f       u_char_proc/N1514_lt7_mux5/LUT6_inst_perm/L6
                                   net (fanout=11)       0.160       5.591         u_char_proc/_N6424
 CLMS_291_493/Y3                   td                    0.070       5.661 f       u_char_proc/N1514_sub6_ac3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.143       5.804         u_char_proc/_N15594
 CLMA_291_492/Y3                   td                    0.040       5.844 r       u_char_proc/N1514_lt6_mux5/LUT6_inst_perm/L6
                                   net (fanout=10)       0.312       6.156         u_char_proc/_N6435
 CLMA_285_498/Y2                   td                    0.039       6.195 f       u_char_proc/N1514_sub5_ac3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.161       6.356         u_char_proc/_N16014
 CLMS_285_487/CR0                  td                    0.131       6.487 f       u_char_proc/N1514_lt9_mux5/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.236       6.723         u_char_proc/_N2485
 CLMA_291_492/Y2                   td                    0.039       6.762 f       u_char_proc/N1514_lt5_mux5/LUT6_inst_perm/L6
                                   net (fanout=10)       0.160       6.922         u_char_proc/_N6446
 CLMS_285_493/Y2                   td                    0.070       6.992 f       u_char_proc/N1514_sel5[3]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       7.067         u_char_proc/_N70975_2
 CLMS_285_493/Y3                   td                    0.039       7.106 f       u_char_proc/N1514_sel5[3]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.143       7.249         u_char_proc/_N6455
 CLMA_285_492/Y3                   td                    0.039       7.288 f       u_char_proc/N1514_lt4_mux5/LUT6_inst_perm/L6
                                   net (fanout=10)       0.248       7.536         u_char_proc/_N6457
 CLMA_273_493/Y2                   td                    0.070       7.606 f       u_char_proc/N1514_sub3_ac3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.174       7.780         u_char_proc/_N16322
 CLMA_285_492/Y1                   td                    0.070       7.850 f       u_char_proc/N1514_lt3_mux5/gateop_perm/L6
                                   net (fanout=9)        0.252       8.102         u_char_proc/_N6468
 CLMA_273_492/Y3                   td                    0.070       8.172 f       u_char_proc/N1514_sel3[2]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.232       8.404         u_char_proc/_N6476
 CLMA_273_492/Y0                   td                    0.122       8.526 f       u_char_proc/N1514_lt2_mux4_1/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.075       8.601         u_char_proc/_N2509
 CLMA_273_493/Y1                   td                    0.066       8.667 f       u_char_proc/N1514_lt2_mux5/LUT6_inst_perm/L6
                                   net (fanout=7)        0.213       8.880         u_char_proc/_N6479
 CLMA_273_492/CR1                  td                    0.131       9.011 f       u_char_proc/N1514_sel2[1]_1/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.296       9.307         u_char_proc/_N16907
 CLMS_267_493/Y1                   td                    0.070       9.377 f       u_char_proc/N1514_lt1_mux5/LUT6_inst_perm/L6
                                   net (fanout=4)        0.160       9.537         u_char_proc/_N6490
 CLMA_273_492/CR2                  td                    0.133       9.670 f       u_char_proc/N1514_sub1_maj1_1/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.160       9.830         u_char_proc/_N70042_1
 CLMA_267_492/D5                                                           f       u_char_proc/area_th_hund[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   9.830         Logic Levels: 22 
                                                                                   Logic: 1.952ns(29.121%), Route: 4.751ns(70.879%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.252      42.293         ntR3722          
 CLMA_267_492/CLK                                                          r       u_char_proc/area_th_hund[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.462      42.755                          
 clock uncertainty                                      -0.150      42.605                          

 Setup time                                             -0.049      42.556                          

 Data required time                                                 42.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.556                          
 Data arrival time                                                   9.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.726                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[11]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.610
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.304       3.125         ntR3722          
 CLMA_273_504/CLK                                                          r       area_th_pix1[11]/opit_0_inv_srl/CLK

 CLMA_273_504/CR1                  tco                   0.142       3.267 f       area_th_pix1[11]/opit_0_inv_srl/CR0
                                   net (fanout=19)       0.374       3.641         area_th_pix2[11] 
 CLMS_291_481/Y0                   td                    0.066       3.707 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.147       3.854         u_char_proc/_N8137
 CLMA_291_480/Y2                   td                    0.066       3.920 f       u_char_proc/N1523_lt8_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=12)       0.147       4.067         u_char_proc/_N6609
 CLMS_291_481/CR0                  td                    0.165       4.232 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.160       4.392         u_char_proc/_N14193
 CLMS_285_481/Y2                   td                    0.066       4.458 f       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.147       4.605         u_char_proc/_N14201
 CLMS_285_481/Y0                   td                    0.039       4.644 f       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.228       4.872         u_char_proc/_N6624
 CLMS_291_481/Y3                   td                    0.070       4.942 f       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       5.182         u_char_proc/_N6637
 CLMS_285_475/Y3                   td                    0.039       5.221 f       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       5.381         u_char_proc/_N75235
 CLMA_291_474/Y0                   td                    0.066       5.447 f       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=11)       0.160       5.607         u_char_proc/_N6639
 CLMA_285_474/Y1                   td                    0.066       5.673 f       u_char_proc/N1523_lt5_mux6_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.075       5.748         u_char_proc/_N67413
 CLMA_285_474/Y0                   td                    0.104       5.852 r       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=9)        0.328       6.180         u_char_proc/_N6654
 CLMA_273_480/Y3                   td                    0.100       6.280 f       u_char_proc/N1523_sel5[0]/LUT6D_inst_perm/L6
                                   net (fanout=6)        0.160       6.440         u_char_proc/_N6662
 CLMA_273_475/Y0                   td                    0.070       6.510 f       u_char_proc/N1523_lt4_mux6_2/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.147       6.657         u_char_proc/_N75239
 CLMA_273_475/Y2                   td                    0.070       6.727 f       u_char_proc/N1523_lt4_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.160       6.887         u_char_proc/_N6669
 CLMA_273_469/CR0                  td                    0.131       7.018 f       u_char_proc/N1523_sel4[4]_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.144       7.162         u_char_proc/_N6682
 CLMA_273_468/Y3                   td                    0.039       7.201 f       u_char_proc/N1523_lt3_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       7.276         u_char_proc/_N75247
 CLMA_273_469/Y2                   td                    0.100       7.376 f       u_char_proc/N1523_lt3_mux6_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.160       7.536         u_char_proc/_N15553
 CLMA_273_463/Y0                   td                    0.066       7.602 f       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=15)       0.160       7.762         u_char_proc/_N6684
 CLMA_273_469/CR2                  td                    0.133       7.895 f       u_char_proc/N1523_lt3_mux6_6/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.148       8.043         u_char_proc/_N6697
 CLMA_273_468/Y2                   td                    0.070       8.113 f       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       8.188         u_char_proc/_N75252
 CLMA_273_468/Y1                   td                    0.100       8.288 f       u_char_proc/N1523_lt2_mux6_6/gateop_perm/L6
                                   net (fanout=1)        0.326       8.614         u_char_proc/_N15989
 CLMA_273_468/Y0                   td                    0.070       8.684 f       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=9)        0.307       8.991         u_char_proc/_N6699
 CLMS_267_475/Y2                   td                    0.070       9.061 f       u_char_proc/N1523_sel2[6]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       9.221         u_char_proc/_N71163_2
 CLMA_267_480/Y1                   td                    0.125       9.346 f       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=5)        0.144       9.490         u_char_proc/_N6714
 CLMS_267_481/Y1                   td                    0.066       9.556 f       u_char_proc/N1523_lt0_mux7_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.229       9.785         u_char_proc/_N70646_7
 CLMA_267_486/D5                                                           f       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   9.785         Logic Levels: 24 
                                                                                   Logic: 2.099ns(31.517%), Route: 4.561ns(68.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.251      42.292         ntR3722          
 CLMA_267_486/CLK                                                          r       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.462      42.754                          
 clock uncertainty                                      -0.150      42.604                          

 Setup time                                             -0.049      42.555                          

 Data required time                                                 42.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.555                          
 Data arrival time                                                   9.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.770                          
====================================================================================================

====================================================================================================

Startpoint  : area_th_pix1[11]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.610
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.304       3.125         ntR3722          
 CLMA_273_504/CLK                                                          r       area_th_pix1[11]/opit_0_inv_srl/CLK

 CLMA_273_504/CR1                  tco                   0.142       3.267 f       area_th_pix1[11]/opit_0_inv_srl/CR0
                                   net (fanout=19)       0.374       3.641         area_th_pix2[11] 
 CLMS_291_481/Y0                   td                    0.066       3.707 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L6
                                   net (fanout=2)        0.147       3.854         u_char_proc/_N8137
 CLMA_291_480/Y2                   td                    0.066       3.920 f       u_char_proc/N1523_lt8_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=12)       0.147       4.067         u_char_proc/_N6609
 CLMS_291_481/CR0                  td                    0.165       4.232 f       u_char_proc/N1523_lt8_mux1/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.160       4.392         u_char_proc/_N14193
 CLMS_285_481/Y2                   td                    0.066       4.458 f       u_char_proc/N1523_sub7_ac5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.147       4.605         u_char_proc/_N14201
 CLMS_285_481/Y0                   td                    0.039       4.644 f       u_char_proc/N1523_lt7_mux7/LUT6_inst_perm/L6
                                   net (fanout=12)       0.228       4.872         u_char_proc/_N6624
 CLMS_291_481/Y3                   td                    0.070       4.942 f       u_char_proc/N1523_sel7[5]_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       5.182         u_char_proc/_N6637
 CLMS_285_475/Y3                   td                    0.039       5.221 f       u_char_proc/N1523_lt6_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       5.381         u_char_proc/_N75235
 CLMA_291_474/Y0                   td                    0.066       5.447 f       u_char_proc/N1523_lt6_mux7/LUT6_inst_perm/L6
                                   net (fanout=11)       0.160       5.607         u_char_proc/_N6639
 CLMA_285_474/Y1                   td                    0.066       5.673 f       u_char_proc/N1523_lt5_mux6_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.075       5.748         u_char_proc/_N67413
 CLMA_285_474/Y0                   td                    0.104       5.852 r       u_char_proc/N1523_lt5_mux7/LUT6_inst_perm/L6
                                   net (fanout=9)        0.328       6.180         u_char_proc/_N6654
 CLMA_273_480/Y3                   td                    0.100       6.280 f       u_char_proc/N1523_sel5[0]/LUT6D_inst_perm/L6
                                   net (fanout=6)        0.160       6.440         u_char_proc/_N6662
 CLMA_273_475/Y0                   td                    0.070       6.510 f       u_char_proc/N1523_lt4_mux6_2/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.147       6.657         u_char_proc/_N75239
 CLMA_273_475/Y2                   td                    0.070       6.727 f       u_char_proc/N1523_lt4_mux7/LUT6_inst_perm/L6
                                   net (fanout=10)       0.160       6.887         u_char_proc/_N6669
 CLMA_273_469/CR0                  td                    0.131       7.018 f       u_char_proc/N1523_sel4[4]_1/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.144       7.162         u_char_proc/_N6682
 CLMA_273_468/Y3                   td                    0.039       7.201 f       u_char_proc/N1523_lt3_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       7.276         u_char_proc/_N75247
 CLMA_273_469/Y2                   td                    0.100       7.376 f       u_char_proc/N1523_lt3_mux6_6/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.160       7.536         u_char_proc/_N15553
 CLMA_273_463/Y0                   td                    0.066       7.602 f       u_char_proc/N1523_lt3_mux7/LUT6_inst_perm/L6
                                   net (fanout=15)       0.160       7.762         u_char_proc/_N6684
 CLMA_273_469/CR2                  td                    0.133       7.895 f       u_char_proc/N1523_lt3_mux6_6/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.148       8.043         u_char_proc/_N6697
 CLMA_273_468/Y2                   td                    0.070       8.113 f       u_char_proc/N1523_lt2_mux6_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       8.188         u_char_proc/_N75252
 CLMA_273_468/Y1                   td                    0.100       8.288 f       u_char_proc/N1523_lt2_mux6_6/gateop_perm/L6
                                   net (fanout=1)        0.326       8.614         u_char_proc/_N15989
 CLMA_273_468/Y0                   td                    0.070       8.684 f       u_char_proc/N1523_lt2_mux7/LUT6_inst_perm/L6
                                   net (fanout=9)        0.307       8.991         u_char_proc/_N6699
 CLMS_267_475/Y2                   td                    0.070       9.061 f       u_char_proc/N1523_sel2[6]_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       9.221         u_char_proc/_N71163_2
 CLMA_267_480/Y1                   td                    0.125       9.346 f       u_char_proc/N1523_lt1_mux7/LUT6_inst_perm/L6
                                   net (fanout=5)        0.227       9.573         u_char_proc/_N6714
 CLMA_267_486/D3                                                           f       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   9.573         Logic Levels: 23 
                                                                                   Logic: 2.033ns(31.529%), Route: 4.415ns(68.471%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_490/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=286)      0.251      42.292         ntR3722          
 CLMA_267_486/CLK                                                          r       u_char_proc/area_th_thou[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.462      42.754                          
 clock uncertainty                                      -0.150      42.604                          

 Setup time                                             -0.080      42.524                          

 Data required time                                                 42.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.524                          
 Data arrival time                                                   9.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.951                          
====================================================================================================

====================================================================================================

Startpoint  : y_min_pix1[1]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/y_min_unit[3]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  2.621
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=96)       0.262       2.621         ntR3723          
 CLMA_201_624/CLK                                                          r       y_min_pix1[1]/opit_0_inv_srl/CLK

 CLMA_201_624/CR2                  tco                   0.123       2.744 f       y_min_pix1[1]/opit_0_inv_srl/CR0
                                   net (fanout=4)        0.167       2.911         y_min_pix2[1]    
 CLMA_195_625/C5                                                           f       u_char_proc/y_min_unit[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.911         Logic Levels: 0  
                                                                                   Logic: 0.123ns(42.414%), Route: 0.167ns(57.586%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=96)       0.311       3.132         ntR3723          
 CLMA_195_625/CLK                                                          r       u_char_proc/y_min_unit[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.462       2.670                          
 clock uncertainty                                       0.000       2.670                          

 Hold time                                              -0.010       2.660                          

 Data required time                                                  2.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.660                          
 Data arrival time                                                   2.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : bin_th_pix1[2]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/bin_th_ten[1]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.129
  Launch Clock Delay      :  2.619
  Clock Pessimism Removal :  -0.367

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_515/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=96)       0.260       2.619         ntR3723          
 CLMA_207_630/CLK                                                          r       bin_th_pix1[2]/opit_0_inv_srl/CLK

 CLMA_207_630/CR0                  tco                   0.123       2.742 f       bin_th_pix1[2]/opit_0_inv_srl/CR0
                                   net (fanout=8)        0.243       2.985         bin_th_pix2[2]   
 CLMA_219_624/A4                                                           f       u_char_proc/bin_th_ten[1]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.985         Logic Levels: 0  
                                                                                   Logic: 0.123ns(33.607%), Route: 0.243ns(66.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.308       3.129         ntR3724          
 CLMA_219_624/CLK                                                          r       u_char_proc/bin_th_ten[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.367       2.762                          
 clock uncertainty                                       0.000       2.762                          

 Hold time                                              -0.029       2.733                          

 Data required time                                                  2.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.733                          
 Data arrival time                                                   2.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : angle_th_pix1[3]/opit_0_inv_srl/CLK
Endpoint    : u_char_proc/angle_th_ten[1]/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  2.623
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_475/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=380)      0.264       2.623         ntR3721          
 CLMS_207_601/CLK                                                          r       angle_th_pix1[3]/opit_0_inv_srl/CLK

 CLMS_207_601/CR1                  tco                   0.124       2.747 f       angle_th_pix1[3]/opit_0_inv_srl/CR0
                                   net (fanout=10)       0.112       2.859         angle_th_pix2[3] 
 CLMA_207_594/B3                                                           f       u_char_proc/angle_th_ten[1]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.859         Logic Levels: 0  
                                                                                   Logic: 0.124ns(52.542%), Route: 0.112ns(47.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_475/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=380)      0.311       3.132         ntR3721          
 CLMA_207_594/CLK                                                          r       u_char_proc/angle_th_ten[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.495       2.637                          
 clock uncertainty                                       0.000       2.637                          

 Hold time                                              -0.031       2.606                          

 Data required time                                                  2.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.606                          
 Data arrival time                                                   2.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/x_max_y_min_reg[2]/opit_0_inv_L6QL5_perm/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_9/gateop_perm/CIN
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.013
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.307       2.330         ntR3726          
 CLMA_177_666/CLK                                                          r       u_defect_coord/x_max_y_min_reg[2]/opit_0_inv_L6QL5_perm/CLK

 CLMA_177_666/Q2                   tco                   0.125       2.455 f       u_defect_coord/x_max_y_min_reg[2]/opit_0_inv_L6QL5_perm/L6Q
                                   net (fanout=6)        0.234       2.689         u_defect_coord/x_max_y_min_reg [2]
 CLMA_177_654/COUT                 td                    0.201       2.890 f       u_defect_coord/N279_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       2.890         u_defect_coord/N279_1.co [4]
 CLMA_177_660/COUT                 td                    0.056       2.946 f       u_defect_coord/N279_1.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       2.946         u_defect_coord/N279_1.co [8]
 CLMA_177_666/Y1                   td                    0.087       3.033 f       u_defect_coord/N279_1.fsub_10/gateop/Y
                                   net (fanout=10)       0.601       3.634         u_defect_coord/dy_2 [9]
 CLMA_81_649/COUT                  td                    0.198       3.832 f       u_defect_coord/N290_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.832         u_defect_coord/N290_1.co [4]
 CLMA_81_655/Y0                    td                    0.042       3.874 r       u_defect_coord/N290_1.fsub_5/gateop_perm/Y
                                   net (fanout=5)        0.320       4.194         u_defect_coord/abs_dy_2 [5]
 CLMA_75_666/COUT                  td                    0.251       4.445 f       u_defect_coord/N292.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.445         u_defect_coord/N292.co [6]
 CLMA_75_672/CR1                   td                    0.119       4.564 f       u_defect_coord/N292.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.337       4.901         _N50             
 CLMA_63_654/CR1                   td                    0.135       5.036 f       u_defect_coord/N297[6]/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.229       5.265         u_defect_coord/min_v_2 [5]
 CLMA_63_648/Y2                    td                    0.070       5.335 f       u_defect_coord/N1149_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       5.575         u_defect_coord/_N7184
 CLMA_63_654/Y2                    td                    0.066       5.641 f       u_defect_coord/N1149_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       5.801         u_defect_coord/_N7188
 CLMA_63_660/Y0                    td                    0.066       5.867 f       u_defect_coord/N1149_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       6.107         u_defect_coord/_N7192
 CLMA_57_666/Y3                    td                    0.039       6.146 f       u_defect_coord/N1149_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.161       6.307         u_defect_coord/_N7196
 CLMA_63_666/Y1                    td                    0.039       6.346 f       u_defect_coord/N1149_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.225       6.571         u_defect_coord/_N7200
 CLMS_63_667/Y3                    td                    0.066       6.637 f       u_defect_coord/N1149_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.318       6.955         u_defect_coord/_N7204
 CLMA_57_660/Y3                    td                    0.148       7.103 f       u_defect_coord/distance_approx_2_11/gateop_perm/Y
                                   net (fanout=2)        0.143       7.246         u_defect_coord/distance_approx_2 [10]
 CLMA_57_661/CR1                   td                    0.173       7.419 f       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=191)      0.161       7.580         _N51             
 CLMA_57_666/Y0                    td                    0.066       7.646 f       u_defect_coord/divisor_reg[9]/opit_0_inv_L6QL5Q_perm/L6
                                   net (fanout=2)        0.301       7.947         u_defect_coord/delta_x_current [8]
 CLMS_51_661/COUT                  td                    0.194       8.141 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.141         u_defect_coord/N366_sub20.co [4]
 CLMS_51_667/COUT                  td                    0.056       8.197 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.197         u_defect_coord/N366_sub20.co [8]
 CLMS_51_673/Y3                    td                    0.140       8.337 f       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.242       8.579         u_defect_coord/_N203
 CLMA_51_654/COUT                  td                    0.198       8.777 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.777         u_defect_coord/N366_sub19.co [4]
 CLMA_51_660/COUT                  td                    0.056       8.833 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.833         u_defect_coord/N366_sub19.co [8]
 CLMA_51_666/Y3                    td                    0.140       8.973 f       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.348       9.321         u_defect_coord/_N215
 CLMA_33_660/COUT                  td                    0.201       9.522 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.522         u_defect_coord/N366_sub18.co [4]
 CLMA_33_666/COUT                  td                    0.056       9.578 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.578         u_defect_coord/N366_sub18.co [8]
 CLMA_33_672/Y3                    td                    0.140       9.718 f       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.320      10.038         u_defect_coord/_N227
 CLMS_27_655/COUT                  td                    0.198      10.236 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.236         u_defect_coord/N366_sub17.co [4]
 CLMS_27_661/COUT                  td                    0.056      10.292 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.292         u_defect_coord/N366_sub17.co [8]
 CLMS_27_667/Y3                    td                    0.140      10.432 f       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.318      10.750         u_defect_coord/_N239
 CLMA_21_655/COUT                  td                    0.198      10.948 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.948         u_defect_coord/N366_sub16.co [4]
 CLMA_21_661/COUT                  td                    0.056      11.004 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.004         u_defect_coord/N366_sub16.co [8]
 CLMA_21_667/Y3                    td                    0.140      11.144 f       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.337      11.481         u_defect_coord/_N251
 CLMS_33_649/COUT                  td                    0.198      11.679 f       u_defect_coord/N366_sub15.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.679         u_defect_coord/N366_sub15.co [4]
 CLMS_33_655/COUT                  td                    0.056      11.735 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.735         u_defect_coord/N366_sub15.co [8]
 CLMS_33_661/Y3                    td                    0.140      11.875 f       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.334      12.209         u_defect_coord/_N263
 CLMA_45_654/COUT                  td                    0.201      12.410 f       u_defect_coord/N366_sub14.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.410         u_defect_coord/N366_sub14.co [4]
 CLMA_45_660/COUT                  td                    0.056      12.466 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.466         u_defect_coord/N366_sub14.co [8]
 CLMA_45_666/Y3                    td                    0.140      12.606 f       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.375      12.981         u_defect_coord/_N275
 CLMA_27_648/COUT                  td                    0.197      13.178 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.178         u_defect_coord/N366_sub13.co [4]
 CLMA_27_654/COUT                  td                    0.056      13.234 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.234         u_defect_coord/N366_sub13.co [8]
 CLMA_27_660/Y3                    td                    0.140      13.374 f       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.348      13.722         u_defect_coord/_N287
 CLMA_21_642/COUT                  td                    0.193      13.915 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.915         u_defect_coord/N366_sub12.co [4]
 CLMA_21_648/COUT                  td                    0.056      13.971 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.971         u_defect_coord/N366_sub12.co [8]
 CLMA_21_654/Y3                    td                    0.140      14.111 f       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=11)       0.310      14.421         u_defect_coord/_N299
 CLMA_21_637/COUT                  td                    0.198      14.619 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.619         u_defect_coord/N366_sub11.co [4]
 CLMA_21_643/COUT                  td                    0.056      14.675 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.675         u_defect_coord/N366_sub11.co [8]
 CLMA_21_649/Y3                    td                    0.140      14.815 f       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.252      15.067         u_defect_coord/_N311
 CLMA_21_631/CR3                   td                    0.068      15.135 f       CLKROUTE_145/CR  
                                   net (fanout=1)        0.075      15.210         ntR3680          
 CLMA_21_630/COUT                  td                    0.193      15.403 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.403         u_defect_coord/N366_sub10.co [8]
 CLMA_21_636/Y3                    td                    0.140      15.543 f       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.332      15.875         u_defect_coord/_N323
 CLMS_33_619/COUT                  td                    0.198      16.073 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.073         u_defect_coord/N366_sub9.co [4]
 CLMS_33_625/COUT                  td                    0.056      16.129 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.129         u_defect_coord/N366_sub9.co [8]
 CLMS_33_631/Y3                    td                    0.140      16.269 f       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.249      16.518         u_defect_coord/_N335
 CLMS_27_619/COUT                  td                    0.201      16.719 f       u_defect_coord/N366_sub8.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.719         u_defect_coord/N366_sub8.co [4]
 CLMS_27_625/COUT                  td                    0.056      16.775 f       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.775         u_defect_coord/N366_sub8.co [8]
 CLMS_27_631/Y3                    td                    0.140      16.915 f       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.384      17.299         u_defect_coord/_N347
 CLMA_45_618/COUT                  td                    0.198      17.497 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.497         u_defect_coord/N366_sub7.co [4]
 CLMA_45_624/COUT                  td                    0.056      17.553 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.553         u_defect_coord/N366_sub7.co [8]
 CLMA_45_630/Y3                    td                    0.140      17.693 f       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.386      18.079         u_defect_coord/_N359
 CLMA_51_618/COUT                  td                    0.201      18.280 f       u_defect_coord/N366_sub6.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.280         u_defect_coord/N366_sub6.co [4]
 CLMA_51_624/COUT                  td                    0.056      18.336 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.336         u_defect_coord/N366_sub6.co [8]
 CLMA_51_630/Y3                    td                    0.140      18.476 f       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.164      18.640         u_defect_coord/_N371
 CLMS_51_625/CR3                   td                    0.068      18.708 f       CLKROUTE_117/CR  
                                   net (fanout=1)        0.148      18.856         ntR3652          
 CLMS_51_625/COUT                  td                    0.198      19.054 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.054         u_defect_coord/N366_sub5.co [8]
 CLMS_51_631/Y3                    td                    0.140      19.194 f       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.393      19.587         u_defect_coord/_N383
 CLMS_45_625/COUT                  td                    0.201      19.788 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.788         u_defect_coord/N366_sub4.co [8]
 CLMS_45_631/Y3                    td                    0.140      19.928 f       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.377      20.305         u_defect_coord/_N395
 CLMS_45_643/COUT                  td                    0.194      20.499 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.499         u_defect_coord/N366_sub3.co [8]
 CLMS_45_649/Y3                    td                    0.140      20.639 f       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.435      21.074         u_defect_coord/_N407
 CLMA_57_618/COUT                  td                    0.201      21.275 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.275         u_defect_coord/N366_sub2.co [8]
 CLMA_57_624/Y3                    td                    0.140      21.415 f       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.237      21.652         u_defect_coord/_N419
 CLMA_63_618/COUT                  td                    0.197      21.849 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.849         u_defect_coord/N366_sub1.co [4]
 CLMA_63_624/COUT                  td                    0.056      21.905 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.905         u_defect_coord/N366_sub1.co [8]
 CLMA_63_630/Y3                    td                    0.140      22.045 f       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.397      22.442         u_defect_coord/_N431
 CLMA_57_613/COUT                  td                    0.193      22.635 f       u_defect_coord/N366_sub0.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.635         u_defect_coord/N366_sub0.co [4]
 CLMA_57_619/COUT                  td                    0.056      22.691 f       u_defect_coord/N366_sub0.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      22.691         u_defect_coord/N366_sub0.co [8]
 CLMA_57_625/CIN                                                           f       u_defect_coord/N366_sub0.faddsub_9/gateop_perm/CIN

 Data arrival time                                                  22.691         Logic Levels: 76 
                                                                                   Logic: 9.930ns(48.770%), Route: 10.431ns(51.230%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.288    1002.013         ntR3726          
 CLMA_57_625/CLK                                                           r       u_defect_coord/z_cos_thita_reg[0]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.298    1002.311                          
 clock uncertainty                                      -0.050    1002.261                          

 Setup time                                             -0.152    1002.109                          

 Data required time                                               1002.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.109                          
 Data arrival time                                                  22.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       979.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/x_max_y_min_reg[2]/opit_0_inv_L6QL5_perm/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_10/gateop_perm/I3
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.013
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.307       2.330         ntR3726          
 CLMA_177_666/CLK                                                          r       u_defect_coord/x_max_y_min_reg[2]/opit_0_inv_L6QL5_perm/CLK

 CLMA_177_666/Q2                   tco                   0.125       2.455 f       u_defect_coord/x_max_y_min_reg[2]/opit_0_inv_L6QL5_perm/L6Q
                                   net (fanout=6)        0.234       2.689         u_defect_coord/x_max_y_min_reg [2]
 CLMA_177_654/COUT                 td                    0.201       2.890 f       u_defect_coord/N279_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       2.890         u_defect_coord/N279_1.co [4]
 CLMA_177_660/COUT                 td                    0.056       2.946 f       u_defect_coord/N279_1.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       2.946         u_defect_coord/N279_1.co [8]
 CLMA_177_666/Y1                   td                    0.087       3.033 f       u_defect_coord/N279_1.fsub_10/gateop/Y
                                   net (fanout=10)       0.601       3.634         u_defect_coord/dy_2 [9]
 CLMA_81_649/COUT                  td                    0.198       3.832 f       u_defect_coord/N290_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.832         u_defect_coord/N290_1.co [4]
 CLMA_81_655/Y0                    td                    0.042       3.874 r       u_defect_coord/N290_1.fsub_5/gateop_perm/Y
                                   net (fanout=5)        0.320       4.194         u_defect_coord/abs_dy_2 [5]
 CLMA_75_666/COUT                  td                    0.251       4.445 f       u_defect_coord/N292.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.445         u_defect_coord/N292.co [6]
 CLMA_75_672/CR1                   td                    0.119       4.564 f       u_defect_coord/N292.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.337       4.901         _N50             
 CLMA_63_654/CR1                   td                    0.135       5.036 f       u_defect_coord/N297[6]/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.229       5.265         u_defect_coord/min_v_2 [5]
 CLMA_63_648/Y2                    td                    0.070       5.335 f       u_defect_coord/N1149_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       5.575         u_defect_coord/_N7184
 CLMA_63_654/Y2                    td                    0.066       5.641 f       u_defect_coord/N1149_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       5.801         u_defect_coord/_N7188
 CLMA_63_660/Y0                    td                    0.066       5.867 f       u_defect_coord/N1149_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       6.107         u_defect_coord/_N7192
 CLMA_57_666/Y3                    td                    0.039       6.146 f       u_defect_coord/N1149_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.161       6.307         u_defect_coord/_N7196
 CLMA_63_666/Y1                    td                    0.039       6.346 f       u_defect_coord/N1149_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.225       6.571         u_defect_coord/_N7200
 CLMS_63_667/Y3                    td                    0.066       6.637 f       u_defect_coord/N1149_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.318       6.955         u_defect_coord/_N7204
 CLMA_57_660/Y3                    td                    0.148       7.103 f       u_defect_coord/distance_approx_2_11/gateop_perm/Y
                                   net (fanout=2)        0.143       7.246         u_defect_coord/distance_approx_2 [10]
 CLMA_57_661/CR1                   td                    0.173       7.419 f       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=191)      0.161       7.580         _N51             
 CLMA_57_666/Y0                    td                    0.066       7.646 f       u_defect_coord/divisor_reg[9]/opit_0_inv_L6QL5Q_perm/L6
                                   net (fanout=2)        0.301       7.947         u_defect_coord/delta_x_current [8]
 CLMS_51_661/COUT                  td                    0.194       8.141 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.141         u_defect_coord/N366_sub20.co [4]
 CLMS_51_667/COUT                  td                    0.056       8.197 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.197         u_defect_coord/N366_sub20.co [8]
 CLMS_51_673/Y3                    td                    0.140       8.337 f       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.242       8.579         u_defect_coord/_N203
 CLMA_51_654/COUT                  td                    0.198       8.777 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.777         u_defect_coord/N366_sub19.co [4]
 CLMA_51_660/COUT                  td                    0.056       8.833 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.833         u_defect_coord/N366_sub19.co [8]
 CLMA_51_666/Y3                    td                    0.140       8.973 f       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.348       9.321         u_defect_coord/_N215
 CLMA_33_660/COUT                  td                    0.201       9.522 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.522         u_defect_coord/N366_sub18.co [4]
 CLMA_33_666/COUT                  td                    0.056       9.578 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.578         u_defect_coord/N366_sub18.co [8]
 CLMA_33_672/Y3                    td                    0.140       9.718 f       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.320      10.038         u_defect_coord/_N227
 CLMS_27_655/COUT                  td                    0.198      10.236 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.236         u_defect_coord/N366_sub17.co [4]
 CLMS_27_661/COUT                  td                    0.056      10.292 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.292         u_defect_coord/N366_sub17.co [8]
 CLMS_27_667/Y3                    td                    0.140      10.432 f       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.318      10.750         u_defect_coord/_N239
 CLMA_21_655/COUT                  td                    0.198      10.948 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.948         u_defect_coord/N366_sub16.co [4]
 CLMA_21_661/COUT                  td                    0.056      11.004 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.004         u_defect_coord/N366_sub16.co [8]
 CLMA_21_667/Y3                    td                    0.140      11.144 f       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.337      11.481         u_defect_coord/_N251
 CLMS_33_649/COUT                  td                    0.198      11.679 f       u_defect_coord/N366_sub15.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.679         u_defect_coord/N366_sub15.co [4]
 CLMS_33_655/COUT                  td                    0.056      11.735 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.735         u_defect_coord/N366_sub15.co [8]
 CLMS_33_661/Y3                    td                    0.140      11.875 f       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.334      12.209         u_defect_coord/_N263
 CLMA_45_654/COUT                  td                    0.201      12.410 f       u_defect_coord/N366_sub14.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.410         u_defect_coord/N366_sub14.co [4]
 CLMA_45_660/COUT                  td                    0.056      12.466 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.466         u_defect_coord/N366_sub14.co [8]
 CLMA_45_666/Y3                    td                    0.140      12.606 f       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.375      12.981         u_defect_coord/_N275
 CLMA_27_648/COUT                  td                    0.197      13.178 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.178         u_defect_coord/N366_sub13.co [4]
 CLMA_27_654/COUT                  td                    0.056      13.234 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.234         u_defect_coord/N366_sub13.co [8]
 CLMA_27_660/Y3                    td                    0.140      13.374 f       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.348      13.722         u_defect_coord/_N287
 CLMA_21_642/COUT                  td                    0.193      13.915 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.915         u_defect_coord/N366_sub12.co [4]
 CLMA_21_648/COUT                  td                    0.056      13.971 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.971         u_defect_coord/N366_sub12.co [8]
 CLMA_21_654/Y3                    td                    0.140      14.111 f       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=11)       0.310      14.421         u_defect_coord/_N299
 CLMA_21_637/COUT                  td                    0.198      14.619 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.619         u_defect_coord/N366_sub11.co [4]
 CLMA_21_643/COUT                  td                    0.056      14.675 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.675         u_defect_coord/N366_sub11.co [8]
 CLMA_21_649/Y3                    td                    0.140      14.815 f       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.252      15.067         u_defect_coord/_N311
 CLMA_21_631/CR3                   td                    0.068      15.135 f       CLKROUTE_145/CR  
                                   net (fanout=1)        0.075      15.210         ntR3680          
 CLMA_21_630/COUT                  td                    0.193      15.403 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.403         u_defect_coord/N366_sub10.co [8]
 CLMA_21_636/Y3                    td                    0.140      15.543 f       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.332      15.875         u_defect_coord/_N323
 CLMS_33_619/COUT                  td                    0.198      16.073 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.073         u_defect_coord/N366_sub9.co [4]
 CLMS_33_625/COUT                  td                    0.056      16.129 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.129         u_defect_coord/N366_sub9.co [8]
 CLMS_33_631/Y3                    td                    0.140      16.269 f       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.249      16.518         u_defect_coord/_N335
 CLMS_27_619/COUT                  td                    0.201      16.719 f       u_defect_coord/N366_sub8.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.719         u_defect_coord/N366_sub8.co [4]
 CLMS_27_625/COUT                  td                    0.056      16.775 f       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.775         u_defect_coord/N366_sub8.co [8]
 CLMS_27_631/Y3                    td                    0.140      16.915 f       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.384      17.299         u_defect_coord/_N347
 CLMA_45_618/COUT                  td                    0.198      17.497 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.497         u_defect_coord/N366_sub7.co [4]
 CLMA_45_624/COUT                  td                    0.056      17.553 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.553         u_defect_coord/N366_sub7.co [8]
 CLMA_45_630/Y3                    td                    0.140      17.693 f       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.386      18.079         u_defect_coord/_N359
 CLMA_51_618/COUT                  td                    0.201      18.280 f       u_defect_coord/N366_sub6.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.280         u_defect_coord/N366_sub6.co [4]
 CLMA_51_624/COUT                  td                    0.056      18.336 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.336         u_defect_coord/N366_sub6.co [8]
 CLMA_51_630/Y3                    td                    0.140      18.476 f       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.164      18.640         u_defect_coord/_N371
 CLMS_51_625/CR3                   td                    0.068      18.708 f       CLKROUTE_117/CR  
                                   net (fanout=1)        0.148      18.856         ntR3652          
 CLMS_51_625/COUT                  td                    0.198      19.054 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.054         u_defect_coord/N366_sub5.co [8]
 CLMS_51_631/Y3                    td                    0.140      19.194 f       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.393      19.587         u_defect_coord/_N383
 CLMS_45_625/COUT                  td                    0.201      19.788 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.788         u_defect_coord/N366_sub4.co [8]
 CLMS_45_631/Y3                    td                    0.140      19.928 f       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.377      20.305         u_defect_coord/_N395
 CLMS_45_643/COUT                  td                    0.194      20.499 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.499         u_defect_coord/N366_sub3.co [8]
 CLMS_45_649/Y3                    td                    0.140      20.639 f       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.435      21.074         u_defect_coord/_N407
 CLMA_57_618/COUT                  td                    0.201      21.275 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.275         u_defect_coord/N366_sub2.co [8]
 CLMA_57_624/Y3                    td                    0.140      21.415 f       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.237      21.652         u_defect_coord/_N419
 CLMA_63_618/COUT                  td                    0.197      21.849 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.849         u_defect_coord/N366_sub1.co [4]
 CLMA_63_624/COUT                  td                    0.056      21.905 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.905         u_defect_coord/N366_sub1.co [8]
 CLMA_63_630/Y3                    td                    0.140      22.045 f       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.240      22.285         u_defect_coord/_N431
 CLMA_57_625/B3                                                            f       u_defect_coord/N366_sub0.faddsub_10/gateop_perm/I3

 Data arrival time                                                  22.285         Logic Levels: 74 
                                                                                   Logic: 9.681ns(48.514%), Route: 10.274ns(51.486%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.288    1002.013         ntR3726          
 CLMA_57_625/CLK                                                           r       u_defect_coord/z_cos_thita_reg[0]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.298    1002.311                          
 clock uncertainty                                      -0.050    1002.261                          

 Setup time                                             -0.209    1002.052                          

 Data required time                                               1002.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.052                          
 Data arrival time                                                  22.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       979.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/x_max_y_min_reg[2]/opit_0_inv_L6QL5_perm/CLK
Endpoint    : u_defect_coord/N366_sub0.faddsub_9/gateop_perm/I2
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.013
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.307       2.330         ntR3726          
 CLMA_177_666/CLK                                                          r       u_defect_coord/x_max_y_min_reg[2]/opit_0_inv_L6QL5_perm/CLK

 CLMA_177_666/Q2                   tco                   0.125       2.455 f       u_defect_coord/x_max_y_min_reg[2]/opit_0_inv_L6QL5_perm/L6Q
                                   net (fanout=6)        0.234       2.689         u_defect_coord/x_max_y_min_reg [2]
 CLMA_177_654/COUT                 td                    0.201       2.890 f       u_defect_coord/N279_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       2.890         u_defect_coord/N279_1.co [4]
 CLMA_177_660/COUT                 td                    0.056       2.946 f       u_defect_coord/N279_1.fsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       2.946         u_defect_coord/N279_1.co [8]
 CLMA_177_666/Y1                   td                    0.087       3.033 f       u_defect_coord/N279_1.fsub_10/gateop/Y
                                   net (fanout=10)       0.601       3.634         u_defect_coord/dy_2 [9]
 CLMA_81_649/COUT                  td                    0.198       3.832 f       u_defect_coord/N290_1.fsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.832         u_defect_coord/N290_1.co [4]
 CLMA_81_655/Y0                    td                    0.042       3.874 r       u_defect_coord/N290_1.fsub_5/gateop_perm/Y
                                   net (fanout=5)        0.320       4.194         u_defect_coord/abs_dy_2 [5]
 CLMA_75_666/COUT                  td                    0.251       4.445 f       u_defect_coord/N292.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.445         u_defect_coord/N292.co [6]
 CLMA_75_672/CR1                   td                    0.119       4.564 f       u_defect_coord/N292.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.337       4.901         _N50             
 CLMA_63_654/CR1                   td                    0.135       5.036 f       u_defect_coord/N297[6]/LUT6D_inst_perm/L5
                                   net (fanout=3)        0.229       5.265         u_defect_coord/min_v_2 [5]
 CLMA_63_648/Y2                    td                    0.070       5.335 f       u_defect_coord/N1149_maj2_3/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       5.575         u_defect_coord/_N7184
 CLMA_63_654/Y2                    td                    0.066       5.641 f       u_defect_coord/N1149_maj3_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       5.801         u_defect_coord/_N7188
 CLMA_63_660/Y0                    td                    0.066       5.867 f       u_defect_coord/N1149_maj4_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.240       6.107         u_defect_coord/_N7192
 CLMA_57_666/Y3                    td                    0.039       6.146 f       u_defect_coord/N1149_maj5_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.161       6.307         u_defect_coord/_N7196
 CLMA_63_666/Y1                    td                    0.039       6.346 f       u_defect_coord/N1149_maj6_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.225       6.571         u_defect_coord/_N7200
 CLMS_63_667/Y3                    td                    0.066       6.637 f       u_defect_coord/N1149_maj7_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.318       6.955         u_defect_coord/_N7204
 CLMA_57_660/Y3                    td                    0.148       7.103 f       u_defect_coord/distance_approx_2_11/gateop_perm/Y
                                   net (fanout=2)        0.143       7.246         u_defect_coord/distance_approx_2 [10]
 CLMA_57_661/CR1                   td                    0.173       7.419 f       u_defect_coord/N312.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=191)      0.161       7.580         _N51             
 CLMA_57_666/Y0                    td                    0.066       7.646 f       u_defect_coord/divisor_reg[9]/opit_0_inv_L6QL5Q_perm/L6
                                   net (fanout=2)        0.301       7.947         u_defect_coord/delta_x_current [8]
 CLMS_51_661/COUT                  td                    0.194       8.141 f       u_defect_coord/N366_sub20.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.141         u_defect_coord/N366_sub20.co [4]
 CLMS_51_667/COUT                  td                    0.056       8.197 f       u_defect_coord/N366_sub20.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.197         u_defect_coord/N366_sub20.co [8]
 CLMS_51_673/Y3                    td                    0.140       8.337 f       u_defect_coord/N366_sub20.faddsub_12/gateop/Y
                                   net (fanout=12)       0.242       8.579         u_defect_coord/_N203
 CLMA_51_654/COUT                  td                    0.198       8.777 f       u_defect_coord/N366_sub19.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.777         u_defect_coord/N366_sub19.co [4]
 CLMA_51_660/COUT                  td                    0.056       8.833 f       u_defect_coord/N366_sub19.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.833         u_defect_coord/N366_sub19.co [8]
 CLMA_51_666/Y3                    td                    0.140       8.973 f       u_defect_coord/N366_sub19.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.348       9.321         u_defect_coord/_N215
 CLMA_33_660/COUT                  td                    0.201       9.522 f       u_defect_coord/N366_sub18.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.522         u_defect_coord/N366_sub18.co [4]
 CLMA_33_666/COUT                  td                    0.056       9.578 f       u_defect_coord/N366_sub18.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       9.578         u_defect_coord/N366_sub18.co [8]
 CLMA_33_672/Y3                    td                    0.140       9.718 f       u_defect_coord/N366_sub18.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.320      10.038         u_defect_coord/_N227
 CLMS_27_655/COUT                  td                    0.198      10.236 f       u_defect_coord/N366_sub17.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.236         u_defect_coord/N366_sub17.co [4]
 CLMS_27_661/COUT                  td                    0.056      10.292 f       u_defect_coord/N366_sub17.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.292         u_defect_coord/N366_sub17.co [8]
 CLMS_27_667/Y3                    td                    0.140      10.432 f       u_defect_coord/N366_sub17.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.318      10.750         u_defect_coord/_N239
 CLMA_21_655/COUT                  td                    0.198      10.948 f       u_defect_coord/N366_sub16.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.948         u_defect_coord/N366_sub16.co [4]
 CLMA_21_661/COUT                  td                    0.056      11.004 f       u_defect_coord/N366_sub16.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.004         u_defect_coord/N366_sub16.co [8]
 CLMA_21_667/Y3                    td                    0.140      11.144 f       u_defect_coord/N366_sub16.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.337      11.481         u_defect_coord/_N251
 CLMS_33_649/COUT                  td                    0.198      11.679 f       u_defect_coord/N366_sub15.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.679         u_defect_coord/N366_sub15.co [4]
 CLMS_33_655/COUT                  td                    0.056      11.735 f       u_defect_coord/N366_sub15.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.735         u_defect_coord/N366_sub15.co [8]
 CLMS_33_661/Y3                    td                    0.140      11.875 f       u_defect_coord/N366_sub15.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.334      12.209         u_defect_coord/_N263
 CLMA_45_654/COUT                  td                    0.201      12.410 f       u_defect_coord/N366_sub14.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.410         u_defect_coord/N366_sub14.co [4]
 CLMA_45_660/COUT                  td                    0.056      12.466 f       u_defect_coord/N366_sub14.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.466         u_defect_coord/N366_sub14.co [8]
 CLMA_45_666/Y3                    td                    0.140      12.606 f       u_defect_coord/N366_sub14.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.375      12.981         u_defect_coord/_N275
 CLMA_27_648/COUT                  td                    0.197      13.178 f       u_defect_coord/N366_sub13.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.178         u_defect_coord/N366_sub13.co [4]
 CLMA_27_654/COUT                  td                    0.056      13.234 f       u_defect_coord/N366_sub13.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.234         u_defect_coord/N366_sub13.co [8]
 CLMA_27_660/Y3                    td                    0.140      13.374 f       u_defect_coord/N366_sub13.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.348      13.722         u_defect_coord/_N287
 CLMA_21_642/COUT                  td                    0.193      13.915 f       u_defect_coord/N366_sub12.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.915         u_defect_coord/N366_sub12.co [4]
 CLMA_21_648/COUT                  td                    0.056      13.971 f       u_defect_coord/N366_sub12.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      13.971         u_defect_coord/N366_sub12.co [8]
 CLMA_21_654/Y3                    td                    0.140      14.111 f       u_defect_coord/N366_sub12.faddsub_12/gateop_perm/Y
                                   net (fanout=11)       0.310      14.421         u_defect_coord/_N299
 CLMA_21_637/COUT                  td                    0.198      14.619 f       u_defect_coord/N366_sub11.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.619         u_defect_coord/N366_sub11.co [4]
 CLMA_21_643/COUT                  td                    0.056      14.675 f       u_defect_coord/N366_sub11.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      14.675         u_defect_coord/N366_sub11.co [8]
 CLMA_21_649/Y3                    td                    0.140      14.815 f       u_defect_coord/N366_sub11.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.252      15.067         u_defect_coord/_N311
 CLMA_21_631/CR3                   td                    0.068      15.135 f       CLKROUTE_145/CR  
                                   net (fanout=1)        0.075      15.210         ntR3680          
 CLMA_21_630/COUT                  td                    0.193      15.403 f       u_defect_coord/N366_sub10.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      15.403         u_defect_coord/N366_sub10.co [8]
 CLMA_21_636/Y3                    td                    0.140      15.543 f       u_defect_coord/N366_sub10.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.332      15.875         u_defect_coord/_N323
 CLMS_33_619/COUT                  td                    0.198      16.073 f       u_defect_coord/N366_sub9.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.073         u_defect_coord/N366_sub9.co [4]
 CLMS_33_625/COUT                  td                    0.056      16.129 f       u_defect_coord/N366_sub9.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.129         u_defect_coord/N366_sub9.co [8]
 CLMS_33_631/Y3                    td                    0.140      16.269 f       u_defect_coord/N366_sub9.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.249      16.518         u_defect_coord/_N335
 CLMS_27_619/COUT                  td                    0.201      16.719 f       u_defect_coord/N366_sub8.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.719         u_defect_coord/N366_sub8.co [4]
 CLMS_27_625/COUT                  td                    0.056      16.775 f       u_defect_coord/N366_sub8.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      16.775         u_defect_coord/N366_sub8.co [8]
 CLMS_27_631/Y3                    td                    0.140      16.915 f       u_defect_coord/N366_sub8.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.384      17.299         u_defect_coord/_N347
 CLMA_45_618/COUT                  td                    0.198      17.497 f       u_defect_coord/N366_sub7.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.497         u_defect_coord/N366_sub7.co [4]
 CLMA_45_624/COUT                  td                    0.056      17.553 f       u_defect_coord/N366_sub7.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.553         u_defect_coord/N366_sub7.co [8]
 CLMA_45_630/Y3                    td                    0.140      17.693 f       u_defect_coord/N366_sub7.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.386      18.079         u_defect_coord/_N359
 CLMA_51_618/COUT                  td                    0.201      18.280 f       u_defect_coord/N366_sub6.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.280         u_defect_coord/N366_sub6.co [4]
 CLMA_51_624/COUT                  td                    0.056      18.336 f       u_defect_coord/N366_sub6.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.336         u_defect_coord/N366_sub6.co [8]
 CLMA_51_630/Y3                    td                    0.140      18.476 f       u_defect_coord/N366_sub6.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.164      18.640         u_defect_coord/_N371
 CLMS_51_625/CR3                   td                    0.068      18.708 f       CLKROUTE_117/CR  
                                   net (fanout=1)        0.148      18.856         ntR3652          
 CLMS_51_625/COUT                  td                    0.198      19.054 f       u_defect_coord/N366_sub5.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.054         u_defect_coord/N366_sub5.co [8]
 CLMS_51_631/Y3                    td                    0.140      19.194 f       u_defect_coord/N366_sub5.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.393      19.587         u_defect_coord/_N383
 CLMS_45_625/COUT                  td                    0.201      19.788 f       u_defect_coord/N366_sub4.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      19.788         u_defect_coord/N366_sub4.co [8]
 CLMS_45_631/Y3                    td                    0.140      19.928 f       u_defect_coord/N366_sub4.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.377      20.305         u_defect_coord/_N395
 CLMS_45_643/COUT                  td                    0.194      20.499 f       u_defect_coord/N366_sub3.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      20.499         u_defect_coord/N366_sub3.co [8]
 CLMS_45_649/Y3                    td                    0.140      20.639 f       u_defect_coord/N366_sub3.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.435      21.074         u_defect_coord/_N407
 CLMA_57_618/COUT                  td                    0.201      21.275 f       u_defect_coord/N366_sub2.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.275         u_defect_coord/N366_sub2.co [8]
 CLMA_57_624/Y3                    td                    0.140      21.415 f       u_defect_coord/N366_sub2.faddsub_12/gateop_perm/Y
                                   net (fanout=13)       0.237      21.652         u_defect_coord/_N419
 CLMA_63_618/COUT                  td                    0.197      21.849 f       u_defect_coord/N366_sub1.faddsub_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.849         u_defect_coord/N366_sub1.co [4]
 CLMA_63_624/COUT                  td                    0.056      21.905 f       u_defect_coord/N366_sub1.faddsub_8/gateop_perm/COUT
                                   net (fanout=1)        0.000      21.905         u_defect_coord/N366_sub1.co [8]
 CLMA_63_630/Y3                    td                    0.140      22.045 f       u_defect_coord/N366_sub1.faddsub_12/gateop_perm/Y
                                   net (fanout=12)       0.164      22.209         u_defect_coord/_N431
 CLMA_57_625/A2                                                            f       u_defect_coord/N366_sub0.faddsub_9/gateop_perm/I2

 Data arrival time                                                  22.209         Logic Levels: 74 
                                                                                   Logic: 9.681ns(48.700%), Route: 10.198ns(51.300%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.288    1002.013         ntR3726          
 CLMA_57_625/CLK                                                           r       u_defect_coord/z_cos_thita_reg[0]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.298    1002.311                          
 clock uncertainty                                      -0.050    1002.261                          

 Setup time                                             -0.276    1001.985                          

 Data required time                                               1001.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.985                          
 Data arrival time                                                  22.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       979.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/I4
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.339
  Launch Clock Delay      :  2.001
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.336       1.538         ntclkbufg_0      
 HCKB_213_183/CLKOUT               td                    0.195       1.733 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=425)      0.268       2.001         ntR3729          
 CLMA_249_295/CLK                                                          r       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_AQ_perm/CLK

 CLMA_249_295/Q3                   tco                   0.103       2.104 r       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.119       2.223         u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/wr_addr [11]
 CLMA_249_307/B4                                                           r       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   2.223         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.396%), Route: 0.119ns(53.604%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=1724)     0.316       2.339         ntR3728          
 CLMA_249_307/CLK                                                          r       u_matrix_3x3_result/fifo_line_buf_1bit2/U_ipm2l_fifo_fifo_line_buf_1bit/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.203       2.136                          
 clock uncertainty                                       0.000       2.136                          

 Hold time                                              -0.015       2.121                          

 Data required time                                                  2.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.121                          
 Data arrival time                                                   2.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_defect_coord/p_x_reg[6]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_defect_coord/center_position_x[3]/opit_0_inv/D
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.337
  Launch Clock Delay      :  1.991
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.266       1.991         ntR3726          
 CLMA_159_642/CLK                                                          r       u_defect_coord/p_x_reg[6]/opit_0_inv_AQ_perm/CLK

 CLMA_159_642/Q0                   tco                   0.103       2.094 r       u_defect_coord/p_x_reg[3]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.055       2.149         u_defect_coord/p_x_reg [3]
 CLMS_159_643/M3                                                           r       u_defect_coord/center_position_x[3]/opit_0_inv/D

 Data arrival time                                                   2.149         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=524)      0.314       2.337         ntR3726          
 CLMS_159_643/CLK                                                          r       u_defect_coord/center_position_x[3]/opit_0_inv/CLK
 clock pessimism                                        -0.331       2.006                          
 clock uncertainty                                       0.000       2.006                          

 Hold time                                               0.026       2.032                          

 Data required time                                                  2.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.032                          
 Data arrival time                                                   2.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_LinkRunCCA/TR/pc[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_LinkRunCCA/Head_Table/U_ipm2l_sdpram_table_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/ADB[7]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.322
  Launch Clock Delay      :  1.974
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=1724)     0.249       1.974         ntR3728          
 CLMA_243_498/CLK                                                          r       u_LinkRunCCA/TR/pc[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_243_498/Q1                   tco                   0.103       2.077 r       u_LinkRunCCA/TR/pc[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=7)        0.120       2.197         u_LinkRunCCA/n_raddr [2]
 DRM_256_492/ADB0[7]                                                       r       u_LinkRunCCA/Head_Table/U_ipm2l_sdpram_table_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/ADB[7]

 Data arrival time                                                   2.197         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.188%), Route: 0.120ns(53.812%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=1724)     0.299       2.322         ntR3728          
 DRM_256_492/CLKB[0]                                                       r       u_LinkRunCCA/Head_Table/U_ipm2l_sdpram_table_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.298       2.024                          
 clock uncertainty                                       0.000       2.024                          

 Hold time                                               0.048       2.072                          

 Data required time                                                  2.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.072                          
 Data arrival time                                                   2.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.646
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.328       4.349         ntR3717          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_319/CR0                  tco                   0.141       4.490 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=27)       1.356       5.846         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_357_660/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/RS

 Data arrival time                                                   5.846         Logic Levels: 0  
                                                                                   Logic: 0.141ns(9.419%), Route: 1.356ns(90.581%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_531/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.278      11.646         ntR3718          
 CLMA_357_660/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv/CLK
 clock pessimism                                         0.558      12.204                          
 clock uncertainty                                      -0.150      12.054                          

 Recovery time                                          -0.072      11.982                          

 Data required time                                                 11.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.982                          
 Data arrival time                                                   5.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.637
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.328       4.349         ntR3717          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_319/CR0                  tco                   0.141       4.490 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=27)       1.070       5.560         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_345_498/RSCO                 td                    0.052       5.612 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.612         ntR1757          
 CLMA_345_504/RSCO                 td                    0.049       5.661 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/training_error_latch/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.661         ntR1756          
 CLMA_345_510/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   5.661         Logic Levels: 2  
                                                                                   Logic: 0.242ns(18.445%), Route: 1.070ns(81.555%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.269      11.637         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                         0.653      12.290                          
 clock uncertainty                                      -0.150      12.140                          

 Recovery time                                          -0.116      12.024                          

 Data required time                                                 12.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.024                          
 Data arrival time                                                   5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/RS
Path Group  : rst_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.637
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.328       4.349         ntR3717          
 CLMA_333_319/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_319/CR0                  tco                   0.141       4.490 f       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=27)       1.070       5.560         u_ddr3_test_h/u_ddrphy_top/rst_seq_rstn
 CLMA_345_498/RSCO                 td                    0.052       5.612 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.612         ntR1757          
 CLMA_345_504/RSCO                 td                    0.049       5.661 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/training_error_latch/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.661         ntR1756          
 CLMA_345_510/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   5.661         Logic Levels: 2  
                                                                                   Logic: 0.242ns(18.445%), Route: 1.070ns(81.555%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       9.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       9.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       9.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       9.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301      10.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029      10.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635      10.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      10.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      11.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195      11.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.269      11.637         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.653      12.290                          
 clock uncertainty                                      -0.150      12.140                          

 Recovery time                                          -0.116      12.024                          

 Data required time                                                 12.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.024                          
 Data arrival time                                                   5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/RS
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.340
  Launch Clock Delay      :  3.637
  Clock Pessimism Removal :  -0.686

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.269       3.637         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_345_510/CR0                  tco                   0.123       3.760 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=43)       0.104       3.864         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_345_516/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.185%), Route: 0.104ns(45.815%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.319       4.340         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.686       3.654                          
 clock uncertainty                                       0.000       3.654                          

 Removal time                                           -0.038       3.616                          

 Data required time                                                  3.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.616                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.340
  Launch Clock Delay      :  3.637
  Clock Pessimism Removal :  -0.686

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.269       3.637         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_345_510/CR0                  tco                   0.123       3.760 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=43)       0.104       3.864         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_345_516/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.185%), Route: 0.104ns(45.815%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.319       4.340         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.686       3.654                          
 clock uncertainty                                       0.000       3.654                          

 Removal time                                           -0.038       3.616                          

 Data required time                                                  3.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.616                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/RS
Path Group  : rst_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.340
  Launch Clock Delay      :  3.637
  Clock Pessimism Removal :  -0.686

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.493       1.155         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.097       1.252 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.336       1.588         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.195       1.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.301       2.084         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.029       2.113 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       2.748         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097       2.845 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       3.173         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.195       3.368 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.269       3.637         ntR3717          
 CLMA_345_510/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_345_510/CR0                  tco                   0.123       3.760 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=43)       0.104       3.864         u_ddr3_test_h/u_ddrphy_top/logic_rstn
 CLMA_345_516/RS                                                           f       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.185%), Route: 0.104ns(45.815%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.588       1.347         clk_125Mhz       
 USCM_215_585/CLKOUT               td                    0.115       1.462 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        0.395       1.857         ntR3711          
 HCKB_213_160/CLKOUT               td                    0.233       2.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=1)        0.377       2.467         ntR3710          
 GPLL_7_157/CLKOUT0                td                    0.063       2.530 r       u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       3.288         u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       3.403 r       u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       3.788         u_ddr3_test_h/u_ddrphy_top/rst_clk
 HCKB_213_488/CLKOUT               td                    0.233       4.021 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=116)      0.319       4.340         ntR3717          
 CLMA_345_516/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.686       3.654                          
 clock uncertainty                                       0.000       3.654                          

 Removal time                                           -0.038       3.616                          

 Data required time                                                  3.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.616                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv_srl/RS
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.295
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_486/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.324       4.412         ntR3733          
 CLMS_345_547/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_547/CR0                  tco                   0.141       4.553 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=824)      0.667       5.220         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_649/RSCO                 td                    0.052       5.272 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.272         ntR1574          
 CLMA_315_655/RSCO                 td                    0.049       5.321 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.321         ntR1573          
 CLMA_315_661/RSCO                 td                    0.049       5.370 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.370         ntR1572          
 CLMA_315_667/RSCO                 td                    0.049       5.419 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.419         ntR1571          
 CLMA_315_673/RSCO                 td                    0.049       5.468 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.468         ntR1570          
 CLMA_315_679/RSCO                 td                    0.049       5.517 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[14]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.517         ntR1569          
 CLMA_315_685/RSCO                 td                    0.049       5.566 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.566         ntR1568          
 CLMA_315_691/RSCO                 td                    0.049       5.615 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.615         ntR1567          
 CLMA_315_697/RSCO                 td                    0.049       5.664 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.664         ntR1566          
 CLMA_315_703/RSCO                 td                    0.049       5.713 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.713         ntR1565          
 CLMA_315_709/RSCO                 td                    0.049       5.762 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.762         ntR1564          
 CLMA_315_715/RSCO                 td                    0.049       5.811 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.811         ntR1563          
 CLMA_315_721/RSCO                 td                    0.049       5.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=1)        0.000       5.860         ntR1562          
 CLMA_315_727/RSCO                 td                    0.049       5.909 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.909         ntR1561          
 CLMA_315_733/RSCO                 td                    0.049       5.958 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.958         ntR1560          
 CLMA_315_739/RSCO                 td                    0.049       6.007 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       6.007         ntR1559          
 CLMA_315_745/RSCO                 td                    0.049       6.056 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       6.056         ntR1558          
 CLMA_315_751/RSCO                 td                    0.049       6.105 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.105         ntR1557          
 CLMA_315_757/RSCO                 td                    0.049       6.154 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       6.154         ntR1556          
 CLMA_315_769/RSCO                 td                    0.049       6.203 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.203         ntR1555          
 CLMA_315_775/RSCO                 td                    0.049       6.252 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       6.252         ntR1554          
 CLMA_315_781/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv_srl/RS

 Data arrival time                                                   6.252         Logic Levels: 21 
                                                                                   Logic: 1.173ns(63.750%), Route: 0.667ns(36.250%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.236      11.295         ntR3731          
 CLMA_315_781/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv_srl/CLK
 clock pessimism                                         0.934      12.229                          
 clock uncertainty                                      -0.150      12.079                          

 Recovery time                                          -0.116      11.963                          

 Data required time                                                 11.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.963                          
 Data arrival time                                                   6.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv_srl/RS
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.295
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_486/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.324       4.412         ntR3733          
 CLMS_345_547/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_547/CR0                  tco                   0.141       4.553 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=824)      0.667       5.220         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_649/RSCO                 td                    0.052       5.272 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.272         ntR1574          
 CLMA_315_655/RSCO                 td                    0.049       5.321 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.321         ntR1573          
 CLMA_315_661/RSCO                 td                    0.049       5.370 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.370         ntR1572          
 CLMA_315_667/RSCO                 td                    0.049       5.419 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.419         ntR1571          
 CLMA_315_673/RSCO                 td                    0.049       5.468 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.468         ntR1570          
 CLMA_315_679/RSCO                 td                    0.049       5.517 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[14]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.517         ntR1569          
 CLMA_315_685/RSCO                 td                    0.049       5.566 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.566         ntR1568          
 CLMA_315_691/RSCO                 td                    0.049       5.615 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.615         ntR1567          
 CLMA_315_697/RSCO                 td                    0.049       5.664 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.664         ntR1566          
 CLMA_315_703/RSCO                 td                    0.049       5.713 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.713         ntR1565          
 CLMA_315_709/RSCO                 td                    0.049       5.762 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.762         ntR1564          
 CLMA_315_715/RSCO                 td                    0.049       5.811 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.811         ntR1563          
 CLMA_315_721/RSCO                 td                    0.049       5.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=1)        0.000       5.860         ntR1562          
 CLMA_315_727/RSCO                 td                    0.049       5.909 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.909         ntR1561          
 CLMA_315_733/RSCO                 td                    0.049       5.958 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.958         ntR1560          
 CLMA_315_739/RSCO                 td                    0.049       6.007 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       6.007         ntR1559          
 CLMA_315_745/RSCO                 td                    0.049       6.056 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       6.056         ntR1558          
 CLMA_315_751/RSCO                 td                    0.049       6.105 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.105         ntR1557          
 CLMA_315_757/RSCO                 td                    0.049       6.154 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       6.154         ntR1556          
 CLMA_315_769/RSCO                 td                    0.049       6.203 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.203         ntR1555          
 CLMA_315_775/RSCO                 td                    0.049       6.252 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       6.252         ntR1554          
 CLMA_315_781/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv_srl/RS

 Data arrival time                                                   6.252         Logic Levels: 21 
                                                                                   Logic: 1.173ns(63.750%), Route: 0.667ns(36.250%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.236      11.295         ntR3731          
 CLMA_315_781/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv_srl/CLK
 clock pessimism                                         0.934      12.229                          
 clock uncertainty                                      -0.150      12.079                          

 Recovery time                                          -0.116      11.963                          

 Data required time                                                 11.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.963                          
 Data arrival time                                                   6.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv_srl/RS
Path Group  : ddrphy_sysclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.295
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_486/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.324       4.412         ntR3733          
 CLMS_345_547/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMS_345_547/CR0                  tco                   0.141       4.553 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=824)      0.667       5.220         u_ddr3_test_h/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_649/RSCO                 td                    0.052       5.272 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.272         ntR1574          
 CLMA_315_655/RSCO                 td                    0.049       5.321 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.321         ntR1573          
 CLMA_315_661/RSCO                 td                    0.049       5.370 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.370         ntR1572          
 CLMA_315_667/RSCO                 td                    0.049       5.419 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.419         ntR1571          
 CLMA_315_673/RSCO                 td                    0.049       5.468 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.468         ntR1570          
 CLMA_315_679/RSCO                 td                    0.049       5.517 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[14]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.517         ntR1569          
 CLMA_315_685/RSCO                 td                    0.049       5.566 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.566         ntR1568          
 CLMA_315_691/RSCO                 td                    0.049       5.615 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.615         ntR1567          
 CLMA_315_697/RSCO                 td                    0.049       5.664 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.664         ntR1566          
 CLMA_315_703/RSCO                 td                    0.049       5.713 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.713         ntR1565          
 CLMA_315_709/RSCO                 td                    0.049       5.762 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.762         ntR1564          
 CLMA_315_715/RSCO                 td                    0.049       5.811 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.811         ntR1563          
 CLMA_315_721/RSCO                 td                    0.049       5.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=1)        0.000       5.860         ntR1562          
 CLMA_315_727/RSCO                 td                    0.049       5.909 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.909         ntR1561          
 CLMA_315_733/RSCO                 td                    0.049       5.958 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       5.958         ntR1560          
 CLMA_315_739/RSCO                 td                    0.049       6.007 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       6.007         ntR1559          
 CLMA_315_745/RSCO                 td                    0.049       6.056 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv_srl/RSCO
                                   net (fanout=4)        0.000       6.056         ntR1558          
 CLMA_315_751/RSCO                 td                    0.049       6.105 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.105         ntR1557          
 CLMA_315_757/RSCO                 td                    0.049       6.154 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       6.154         ntR1556          
 CLMA_315_769/RSCO                 td                    0.049       6.203 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.203         ntR1555          
 CLMA_315_775/RSCO                 td                    0.049       6.252 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       6.252         ntR1554          
 CLMA_315_781/RSCI                                                         r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv_srl/RS

 Data arrival time                                                   6.252         Logic Levels: 21 
                                                                                   Logic: 1.173ns(63.750%), Route: 0.667ns(36.250%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       8.000       8.000 r                        
 N3                                                      0.000       8.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       8.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       8.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       8.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       8.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       8.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       8.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       9.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       9.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       9.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       9.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       9.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       9.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       9.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447      10.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      10.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      10.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      10.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195      11.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.236      11.295         ntR3731          
 CLMA_315_781/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv_srl/CLK
 clock pessimism                                         0.934      12.229                          
 clock uncertainty                                      -0.150      12.079                          

 Recovery time                                          -0.116      11.963                          

 Data required time                                                 11.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.963                          
 Data arrival time                                                   6.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[17]/opit_0_inv/RS
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.269       3.328         ntR3731          
 CLMA_267_618/CLK                                                          r       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_267_618/CR0                  tco                   0.123       3.451 f       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=562)      0.183       3.634         u_ddr3_test_h/ddrc_rstn
 CLMA_273_600/RS                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[17]/opit_0_inv/RS

 Data arrival time                                                   3.634         Logic Levels: 0  
                                                                                   Logic: 0.123ns(40.196%), Route: 0.183ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_486/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.321       4.409         ntR3733          
 CLMA_273_600/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[17]/opit_0_inv/CLK
 clock pessimism                                        -0.934       3.475                          
 clock uncertainty                                       0.000       3.475                          

 Removal time                                           -0.038       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   3.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/RS
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.269       3.328         ntR3731          
 CLMA_267_618/CLK                                                          r       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_267_618/CR0                  tco                   0.123       3.451 f       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=562)      0.183       3.634         u_ddr3_test_h/ddrc_rstn
 CLMA_273_600/RS                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/RS

 Data arrival time                                                   3.634         Logic Levels: 0  
                                                                                   Logic: 0.123ns(40.196%), Route: 0.183ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_486/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.321       4.409         ntR3733          
 CLMA_273_600/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv/CLK
 clock pessimism                                        -0.934       3.475                          
 clock uncertainty                                       0.000       3.475                          

 Removal time                                           -0.038       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   3.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[21]/opit_0_inv/RS
Path Group  : ddrphy_sysclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.479       0.589 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.589         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.073       0.662 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.163       0.825         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.080       0.905 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.225       1.130         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.097       1.227 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.247       1.474         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.026       1.500 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.500         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.072       1.572 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.572         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.447       2.019 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.439         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097       2.536 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       2.864         core_clk         
 HCKB_213_534/CLKOUT               td                    0.195       3.059 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.269       3.328         ntR3731          
 CLMA_267_618/CLK                                                          r       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_267_618/CR0                  tco                   0.123       3.451 f       u_ddr3_test_h/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=562)      0.183       3.634         u_ddr3_test_h/ddrc_rstn
 CLMA_273_600/RS                                                           f       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[21]/opit_0_inv/RS

 Data arrival time                                                   3.634         Logic Levels: 0  
                                                                                   Logic: 0.123ns(40.196%), Route: 0.183ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_486/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.321       4.409         ntR3733          
 CLMA_273_600/CLK                                                          r       u_ddr3_test_h/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[21]/opit_0_inv/CLK
 clock pessimism                                        -0.934       3.475                          
 clock uncertainty                                       0.000       3.475                          

 Removal time                                           -0.038       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   3.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.497
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.421         ntclkbufg_2      
 HCKB_213_467/CLKOUT               td                    0.233       2.654 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=14)       0.324       2.978         ntR3720          
 CLMA_21_420/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_420/Q0                    tco                   0.125       3.103 f       rstn_1ms[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        0.234       3.337         rstn_1ms[0]      
 CLMA_21_433/Y0                    td                    0.070       3.407 f       N635_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.567         _N71465          
 CLMA_21_439/Y1                    td                    0.070       3.637 f       N635_14/LUT6_inst_perm/L6
                                   net (fanout=1103)     1.330       4.967         nt_rstn_out      
 CLMA_33_774/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.967         Logic Levels: 2  
                                                                                   Logic: 0.265ns(13.323%), Route: 1.724ns(86.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        99.900      99.900 r                        
 D18                                                     0.000      99.900 r       sys_clk (port)   
                                   net (fanout=1)        0.104     100.004         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445     100.449 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.449         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073     100.522 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320     100.842         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029     100.871 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635     101.506         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097     101.603 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     101.931         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.195     102.126 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.271     102.397         ntR3719          
 CLMA_33_774/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.333     102.730                          
 clock uncertainty                                      -0.150     102.580                          

 Recovery time                                          -0.072     102.508                          

 Data required time                                                102.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.508                          
 Data arrival time                                                   4.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.541                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.974
  Launch Clock Delay      :  2.500
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.320       0.942         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.029       0.971 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       1.606         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       1.703 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       2.031         ntclkbufg_2      
 HCKB_213_467/CLKOUT               td                    0.195       2.226 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=14)       0.274       2.500         ntR3720          
 CLMA_21_432/CLK                                                           r       rstn_1ms[4]/opit_0_inv_AQ_perm/CLK

 CLMA_21_432/Q3                    tco                   0.103       2.603 r       rstn_1ms[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.117       2.720         rstn_1ms[4]      
 CLMA_21_439/Y1                    td                    0.047       2.767 r       N635_14/LUT6_inst_perm/L6
                                   net (fanout=1103)     0.962       3.729         nt_rstn_out      
 CLMA_33_774/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   3.729         Logic Levels: 1  
                                                                                   Logic: 0.150ns(12.205%), Route: 1.079ns(87.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.388       1.100         nt_sys_clk       
 GPLL_7_1075/CLKOUT0               td                    0.063       1.163 r       cfg_pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       1.921         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       2.036 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.421         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.233       2.654 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=159)      0.320       2.974         ntR3719          
 CLMA_33_774/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.333       2.641                          
 clock uncertainty                                       0.000       2.641                          

 Removal time                                           -0.076       2.565                          

 Data required time                                                  2.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.565                          
 Data arrival time                                                   3.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.164                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.636
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.302       3.123         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.141       3.264 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.873       4.137         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_612/RSTB[1]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.137         Logic Levels: 0  
                                                                                   Logic: 0.141ns(13.905%), Route: 0.873ns(86.095%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.277      42.318         ntR3724          
 DRM_322_612/CLKB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.462      42.780                          
 clock uncertainty                                      -0.150      42.630                          

 Recovery time                                          -0.160      42.470                          

 Data required time                                                 42.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.470                          
 Data arrival time                                                   4.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.333                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.638
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.302       3.123         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.141       3.264 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.820       4.084         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_612/RSTB[0]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   4.084         Logic Levels: 0  
                                                                                   Logic: 0.141ns(14.672%), Route: 0.820ns(85.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.279      42.320         ntR3724          
 DRM_322_612/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.462      42.782                          
 clock uncertainty                                      -0.150      42.632                          

 Recovery time                                          -0.182      42.450                          

 Data required time                                                 42.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.450                          
 Data arrival time                                                   4.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.366                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.622
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.302       3.123         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.141       3.264 f       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.700       3.964         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_702/RSTB[0]                                                       f       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   3.964         Logic Levels: 0  
                                                                                   Logic: 0.141ns(16.766%), Route: 0.700ns(83.234%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        39.682      39.682 r                        
 D18                                                     0.000      39.682 r       sys_clk (port)   
                                   net (fanout=1)        0.104      39.786         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445      40.231 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.231         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073      40.304 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668      40.972         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029      41.001 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420      41.421         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097      41.518 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      41.846         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195      42.041 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.263      42.304         ntR3724          
 DRM_322_702/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                         0.462      42.766                          
 clock uncertainty                                      -0.150      42.616                          

 Recovery time                                          -0.182      42.434                          

 Data required time                                                 42.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.434                          
 Data arrival time                                                   3.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.470                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.138
  Launch Clock Delay      :  2.612
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.253       2.612         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.122       2.734 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.355       3.089         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_672/RSTB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   3.089         Logic Levels: 0  
                                                                                   Logic: 0.122ns(25.577%), Route: 0.355ns(74.423%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.317       3.138         ntR3724          
 DRM_322_672/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.462       2.676                          
 clock uncertainty                                       0.000       2.676                          

 Removal time                                           -0.089       2.587                          

 Data required time                                                  2.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.587                          
 Data arrival time                                                   3.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.502                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.135
  Launch Clock Delay      :  2.612
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.253       2.612         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.122       2.734 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.373       3.107         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_672/RSTB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   3.107         Logic Levels: 0  
                                                                                   Logic: 0.122ns(24.646%), Route: 0.373ns(75.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.314       3.135         ntR3724          
 DRM_322_672/CLKB[1]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.462       2.673                          
 clock uncertainty                                       0.000       2.673                          

 Removal time                                           -0.070       2.603                          

 Data required time                                                  2.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.603                          
 Data arrival time                                                   3.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.504                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB
Path Group  : sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  2.612
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.668       1.290         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.029       1.319 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.420       1.739         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.097       1.836 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       2.164         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195       2.359 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.253       2.612         ntR3724          
 CLMS_285_727/CLK                                                          r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMS_285_727/CR0                  tco                   0.122       2.734 r       fram_buf/rd_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=8)        0.355       3.089         fram_buf/rd_buf/ddr_rstn_2d
 DRM_322_768/RSTB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/RSTB

 Data arrival time                                                   3.089         Logic Levels: 0  
                                                                                   Logic: 0.122ns(25.577%), Route: 0.355ns(74.423%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.812       1.524         nt_sys_clk       
 GPLL_7_463/CLKOUT0                td                    0.063       1.587 r       pll_gen_clk/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.501       2.088         nt_pix_clk       
 USCM_215_579/CLKOUT               td                    0.115       2.203 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.588         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       2.821 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=58)       0.284       3.105         ntR3724          
 DRM_322_768/CLKB[0]                                                       r       fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 clock pessimism                                        -0.462       2.643                          
 clock uncertainty                                       0.000       2.643                          

 Removal time                                           -0.089       2.554                          

 Data required time                                                  2.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.554                          
 Data arrival time                                                   3.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.535                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.961
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.284       2.307         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.141       2.448 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.532       2.980         fram_buf/wr_buf/ddr_rstn_2d
 DRM_298_828/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.980         Logic Levels: 0  
                                                                                   Logic: 0.141ns(20.951%), Route: 0.532ns(79.049%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.236    1001.961         ntR3725          
 DRM_298_828/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.298    1002.259                          
 clock uncertainty                                      -0.050    1002.209                          

 Recovery time                                          -0.179    1002.030                          

 Data required time                                               1002.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.030                          
 Data arrival time                                                   2.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.050                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.961
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.284       2.307         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.141       2.448 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.471       2.919         fram_buf/wr_buf/ddr_rstn_2d
 DRM_298_798/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.919         Logic Levels: 0  
                                                                                   Logic: 0.141ns(23.039%), Route: 0.471ns(76.961%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.236    1001.961         ntR3725          
 DRM_298_798/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.298    1002.259                          
 clock uncertainty                                      -0.050    1002.209                          

 Recovery time                                          -0.179    1002.030                          

 Data required time                                               1002.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.030                          
 Data arrival time                                                   2.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.111                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.972
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.284       2.307         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.141       2.448 f       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.485       2.933         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_732/RSTA[0]                                                       f       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.933         Logic Levels: 0  
                                                                                   Logic: 0.141ns(22.524%), Route: 0.485ns(77.476%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 K21                                                     0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094    1000.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445    1000.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073    1000.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097    1001.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328    1001.530         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.195    1001.725 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.247    1001.972         ntR3725          
 DRM_256_732/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                         0.308    1002.280                          
 clock uncertainty                                      -0.050    1002.230                          

 Recovery time                                          -0.179    1002.051                          

 Data required time                                               1002.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.051                          
 Data arrival time                                                   2.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.118                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  1.961
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.236       1.961         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.122       2.083 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.350       2.433         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_732/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.433         Logic Levels: 0  
                                                                                   Logic: 0.122ns(25.847%), Route: 0.350ns(74.153%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.295       2.318         ntR3725          
 DRM_256_732/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.308       2.010                          
 clock uncertainty                                       0.000       2.010                          

 Removal time                                           -0.087       1.923                          

 Data required time                                                  1.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.923                          
 Data arrival time                                                   2.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  1.961
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.236       1.961         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.122       2.083 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.351       2.434         fram_buf/wr_buf/ddr_rstn_2d
 DRM_298_798/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.434         Logic Levels: 0  
                                                                                   Logic: 0.122ns(25.793%), Route: 0.351ns(74.207%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.284       2.307         ntR3725          
 DRM_298_798/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.298       2.009                          
 clock uncertainty                                       0.000       2.009                          

 Removal time                                           -0.087       1.922                          

 Data required time                                                  1.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.922                          
 Data arrival time                                                   2.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK
Endpoint    : fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  1.961
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.445       0.539 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.539         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.612 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.105         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.097       1.202 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.328       1.530         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.195       1.725 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.236       1.961         ntR3725          
 CLMA_249_805/CLK                                                          r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CLK

 CLMA_249_805/CR2                  tco                   0.122       2.083 r       fram_buf/wr_buf/ddr_rstn_1d/opit_0_srl/CR0
                                   net (fanout=6)        0.330       2.413         fram_buf/wr_buf/ddr_rstn_2d
 DRM_256_768/RSTA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   2.413         Logic Levels: 0  
                                                                                   Logic: 0.122ns(26.991%), Route: 0.330ns(73.009%)
----------------------------------------------------------------------------------------------------

 Clock HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 K21                                                     0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.094       0.094         pixclk_in        
 IOBD_0_774/DIN                    td                    0.521       0.615 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.615         pixclk_in_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.702 r       pixclk_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.290         nt_pixclk_in     
 USCM_215_624/CLKOUT               td                    0.115       1.405 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.385       1.790         ntclkbufg_0      
 HCKB_213_530/CLKOUT               td                    0.233       2.023 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=521)      0.284       2.307         ntR3725          
 DRM_256_768/CLKA[0]                                                       r       fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.331       1.976                          
 clock uncertainty                                       0.000       1.976                          

 Removal time                                           -0.087       1.889                          

 Data required time                                                  1.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.889                          
 Data arrival time                                                   2.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_534/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.284       4.372         ntR3731          
 CLMS_291_781/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_291_781/Q0                   tco                   0.125       4.497 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=568)      1.909       6.406         nt_ddr_init_done 
 IOLHR_16_1074/DO_P                td                    0.353       6.759 f       ddr_init_done_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.759         ddr_init_done_obuf/ntO
 IOBS_0_1074/PAD                   td                    1.426       8.185 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.106       8.291         ddr_init_done    
 C18                                                                       f       ddr_init_done (port)

 Data arrival time                                                   8.291         Logic Levels: 2  
                                                                                   Logic: 1.904ns(48.584%), Route: 2.015ns(51.416%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_534/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_20/CLKOUT
                                   net (fanout=3412)     0.284       4.372         ntR3731          
 CLMS_243_871/CLK                                                          r       heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMS_243_871/CR0                  tco                   0.141       4.513 f       heart_beat_led/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=2)        1.392       5.905         nt_heart_beat_led
 IOLHR_16_1032/DO_P                td                    0.353       6.258 f       heart_beat_led_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.258         heart_beat_led_obuf/ntO
 IOBS_0_1032/PAD                   td                    1.426       7.684 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.153       7.837         heart_beat_led   
 A20                                                                       f       heart_beat_led (port)

 Data arrival time                                                   7.837         Logic Levels: 2  
                                                                                   Logic: 1.920ns(55.411%), Route: 1.545ns(44.589%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 N3                                                      0.000       0.000 r       clk_p (port)     
                                   net (fanout=1)        0.110       0.110         clk_p            
 IOBD_372_468/DIN                  td                    0.562       0.672 r       u_gtp/opit_0/O   
                                   net (fanout=1)        0.000       0.672         u_gtp/ntD        
 IOLHR_364_468/DI_TO_CLK           td                    0.087       0.759 r       u_gtp/opit_2/DI_TO_CLK
                                   net (fanout=3)        0.197       0.956         clk_125Mhz       
 MRCKB_361_456/CLKOUT_U_P          td                    0.095       1.051 r       u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst/CLKOUT_P
                                   net (fanout=2)        0.267       1.318         u_ddr3_test_h/u_ddrphy_top/pll_refclk
 RCKB_363_456/CLKOUT               td                    0.115       1.433 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk/CLKOUT
                                   net (fanout=1)        0.300       1.733         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
 PPLL_367_307/CLKOUTPHY            td                    0.039       1.772 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY
                                   net (fanout=36)       0.000       1.772         u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb
 DDRPHY_IOCLK_DIV_368_310/CLKOUT   td                    0.088       1.860 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       1.860         u_ddr3_test_h/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.994       2.854 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       3.355         u_ddr3_test_h/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       3.470 r       u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       3.855         core_clk         
 HCKB_213_486/CLKOUT               td                    0.233       4.088 r       HCKBROUTE_21/CLKOUT
                                   net (fanout=548)      0.327       4.415         ntR3733          
 CLMS_327_583/CLK                                                          r       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK

 CLMS_327_583/CR0                  tco                   0.141       4.556 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.585       5.141         u_ddr3_test_h/u_ddrphy_top/calib_rst
 CLMS_327_679/CR0                  td                    0.182       5.323 f       u_ddr3_test_h/u_ddrphy_top/ddrphy_dfi/N93[21]/LUT6D_inst_perm/L5
                                   net (fanout=1)        1.088       6.411         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.353       6.764 f       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.764         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.882       7.646 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165       7.811         mem_rst_n        
 H1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                   7.811         Logic Levels: 3  
                                                                                   Logic: 1.558ns(45.878%), Route: 1.838ns(54.122%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms72xx_ctl/iic_dri/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 r       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.445       0.545 r       ms72xx_ctl.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.545         ms72xx_ctl.iic_sda_tri/ntI
 IOLHR_16_690/DI_TO_CLK            td                    0.073       0.618 r       ms72xx_ctl.iic_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.402       1.020         _N7              
 CLMS_27_769/M0                                                            r       ms72xx_ctl/iic_dri/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   1.020         Logic Levels: 2  
                                                                                   Logic: 0.518ns(50.784%), Route: 0.502ns(49.216%)
====================================================================================================

====================================================================================================

Startpoint  : vs_in (port)
Endpoint    : RGB2YCbCr_inst/vsync_in_d[0]/opit_0_inv_srl/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H24                                                     0.000       0.000 r       vs_in (port)     
                                   net (fanout=1)        0.119       0.119         vs_in            
 IOBS_0_714/DIN                    td                    0.445       0.564 r       vs_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.564         vs_in_ibuf/ntD   
 IOLHR_16_714/DI_TO_CLK            td                    0.073       0.637 r       vs_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.619       1.256         nt_vs_in         
 CLMA_171_684/M0                                                           r       RGB2YCbCr_inst/vsync_in_d[0]/opit_0_inv_srl/D

 Data arrival time                                                   1.256         Logic Levels: 2  
                                                                                   Logic: 0.518ns(41.242%), Route: 0.738ns(58.758%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[6] (port)
Endpoint    : u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F4                                                      0.000       0.000 r       mem_dq[6] (port) 
                                   net (fanout=1)        0.122       0.122         nt_mem_dq[6]     
 IOBS_372_780/DIN                  td                    0.479       0.601 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.601         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOLHR_364_780/DI_TO_CLK           td                    0.516       1.117 r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.160       1.277         u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [6]
 CLMS_351_781/B2                                                           r       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2

 Data arrival time                                                   1.277         Logic Levels: 2  
                                                                                   Logic: 0.995ns(77.917%), Route: 0.282ns(22.083%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.300      18.500          0.200           High Pulse Width  CLMA_219_594/CLK        angle_th_sys[2]/opit_0_inv_L6QL5Q_perm/CLK
 18.300      18.500          0.200           Low Pulse Width   CLMA_219_594/CLK        angle_th_sys[2]/opit_0_inv_L6QL5Q_perm/CLK
 18.300      18.500          0.200           High Pulse Width  CLMA_219_594/CLK        angle_th_sys[3]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{rst_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.800       4.000           0.200           High Pulse Width  CLMA_357_499/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 3.800       4.000           0.200           Low Pulse Width   CLMA_357_499/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 3.800       4.000           0.200           High Pulse Width  CLMS_351_517/CLK        u_ddr3_test_h/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ddrphy_sysclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.430       4.000           0.570           Low Pulse Width   DRM_322_672/CLKA[1]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 3.430       4.000           0.570           High Pulse Width  DRM_322_672/CLKA[1]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
 3.430       4.000           0.570           Low Pulse Width   DRM_322_702/CLKA[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKA
====================================================================================================

{phy_dq_clk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.035       0.500           0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.035       0.500           0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 0.035       0.500           0.465           High Pulse Width  TSERDES_371_463/SERCLK  u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.850       4.000           2.150           Low Pulse Width   DDRPHY_CPD_369_466/PPLL_SYSCLK
                                                                                       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 1.850       4.000           2.150           High Pulse Width  DDRPHY_CPD_369_466/PPLL_SYSCLK
                                                                                       u_ddr3_test_h/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 2.400       4.000           1.600           High Pulse Width  TSERDES_371_463/OCLKDIV u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{phy_dq_clk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.035       0.500           0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.035       0.500           0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 0.035       0.500           0.465           High Pulse Width  TSERDES_371_770/SERCLK  u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{phy_dq_sysclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.400       4.000           1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.400       4.000           1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 2.400       4.000           1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{sys_clk|cfg_pll_inst/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      49.950          0.570           High Pulse Width  DRM_40_732/CLKA[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 49.380      49.950          0.570           Low Pulse Width   DRM_40_732/CLKA[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKA
 49.380      49.950          0.570           High Pulse Width  DRM_40_732/CLKB[0]      ms72xx_ctl/U1_ms7200_ctl/N1219_3_concat_3/gopdrm_18k/CLKB
====================================================================================================

{sys_clk|pll_gen_clk/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.271      19.841          0.570           High Pulse Width  DRM_322_672/CLKB[1]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 19.271      19.841          0.570           Low Pulse Width   DRM_322_672/CLKB[1]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
 19.271      19.841          0.570           Low Pulse Width   DRM_322_702/CLKB[0]     fram_buf/rd_buf/rd_fram_buf/U_ipm2l_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv/CLKB
====================================================================================================

{HDMI_IN_DDR3_bin_ero_dil_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_298_798/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_298_798/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           High Pulse Width  DRM_298_828/CLKA[0]     fram_buf/wr_buf/wr_fram_buf/U_ipm2l_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                         
+-------------------------------------------------------------------------------------------------+
| Input      | G:/pango_prj/a_afinal_test/place_route/HDMI_IN_DDR3_bin_ero_dil_top_pnr.adf       
| Output     | G:/pango_prj/a_afinal_test/report_timing/HDMI_IN_DDR3_bin_ero_dil_top_rtp.adf     
|            | G:/pango_prj/a_afinal_test/report_timing/HDMI_IN_DDR3_bin_ero_dil_top.rtr         
|            | G:/pango_prj/a_afinal_test/report_timing/rtr.db                                   
+-------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,501 MB
Total CPU time to report_timing completion : 0h:0m:29s
Process Total CPU time to report_timing completion : 0h:0m:32s
Total real time to report_timing completion : 0h:0m:36s
