Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 31 20:20:54 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1029/default_mul16/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (31)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src29_reg[0]/C
src29_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src29_reg[0]/D
src29_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  288          inf        0.000                      0                  288           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.870ns  (logic 6.949ns (46.731%)  route 7.921ns (53.269%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.760 r  compressor/gpc386/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     9.269    compressor/gpc426/src0[2]
    SLICE_X0Y73                                                       r  compressor/gpc426/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     9.366 r  compressor/gpc426/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.366    compressor/gpc426/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc426/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.761 r  compressor/gpc426/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.852    10.613    compressor/gpc460/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc460/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.710 r  compressor/gpc460/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.710    compressor/gpc460/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc460/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    11.162 r  compressor/gpc460/carry4_inst0/O[3]
                         net (fo=1, routed)           1.321    12.483    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.387    14.870 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.870    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.812ns  (logic 6.768ns (45.692%)  route 8.044ns (54.308%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.760 r  compressor/gpc386/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     9.269    compressor/gpc426/src0[2]
    SLICE_X0Y73                                                       r  compressor/gpc426/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     9.366 r  compressor/gpc426/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.366    compressor/gpc426/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc426/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.761 r  compressor/gpc426/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.852    10.613    compressor/gpc460/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc460/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.710 r  compressor/gpc460/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.710    compressor/gpc460/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc460/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.105 r  compressor/gpc460/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.444    12.549    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.263    14.812 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.812    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.794ns  (logic 6.918ns (46.763%)  route 7.876ns (53.237%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.760 r  compressor/gpc386/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     9.269    compressor/gpc426/src0[2]
    SLICE_X0Y73                                                       r  compressor/gpc426/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     9.366 r  compressor/gpc426/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.366    compressor/gpc426/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc426/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.761 r  compressor/gpc426/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.852    10.613    compressor/gpc460/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc460/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.710 r  compressor/gpc460/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.710    compressor/gpc460/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc460/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    11.117 r  compressor/gpc460/carry4_inst0/O[2]
                         net (fo=1, routed)           1.276    12.393    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.401    14.794 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.794    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.684ns  (logic 6.812ns (46.389%)  route 7.872ns (53.611%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.760 r  compressor/gpc386/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     9.269    compressor/gpc426/src0[2]
    SLICE_X0Y73                                                       r  compressor/gpc426/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     9.366 r  compressor/gpc426/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.366    compressor/gpc426/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc426/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.761 r  compressor/gpc426/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.852    10.613    compressor/gpc460/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc460/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.710 r  compressor/gpc460/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.710    compressor/gpc460/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc460/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    11.013 r  compressor/gpc460/carry4_inst0/O[1]
                         net (fo=1, routed)           1.273    12.285    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.399    14.684 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.684    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.648ns  (logic 6.677ns (45.585%)  route 7.971ns (54.415%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.760 r  compressor/gpc386/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     9.269    compressor/gpc426/src0[2]
    SLICE_X0Y73                                                       r  compressor/gpc426/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     9.366 r  compressor/gpc426/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.366    compressor/gpc426/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc426/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.761 r  compressor/gpc426/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.852    10.613    compressor/gpc460/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc460/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.710 r  compressor/gpc460/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.710    compressor/gpc460/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc460/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    10.897 r  compressor/gpc460/carry4_inst0/O[0]
                         net (fo=1, routed)           1.371    12.268    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.380    14.648 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.648    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.533ns  (logic 6.426ns (47.486%)  route 7.107ns (52.514%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.760 r  compressor/gpc386/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     9.269    compressor/gpc426/src0[2]
    SLICE_X0Y73                                                       r  compressor/gpc426/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     9.366 r  compressor/gpc426/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.366    compressor/gpc426/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc426/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     9.773 r  compressor/gpc426/carry4_inst0/O[2]
                         net (fo=1, routed)           1.359    11.132    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.401    13.533 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.533    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.439ns  (logic 6.455ns (48.031%)  route 6.984ns (51.970%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.760 r  compressor/gpc386/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     9.269    compressor/gpc426/src0[2]
    SLICE_X0Y73                                                       r  compressor/gpc426/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     9.366 r  compressor/gpc426/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.366    compressor/gpc426/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc426/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     9.818 r  compressor/gpc426/carry4_inst0/O[3]
                         net (fo=1, routed)           1.237    11.054    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.385    13.439 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.439    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.418ns  (logic 6.313ns (47.048%)  route 7.105ns (52.952%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.760 r  compressor/gpc386/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     9.269    compressor/gpc426/src0[2]
    SLICE_X0Y73                                                       r  compressor/gpc426/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     9.366 r  compressor/gpc426/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.366    compressor/gpc426/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc426/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     9.669 r  compressor/gpc426/carry4_inst0/O[1]
                         net (fo=1, routed)           1.358    11.026    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392    13.418 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.418    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.306ns  (logic 6.203ns (46.622%)  route 7.102ns (53.378%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.760 r  compressor/gpc386/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.509     9.269    compressor/gpc426/src0[2]
    SLICE_X0Y73                                                       r  compressor/gpc426/lut2_prop0/I1
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.097     9.366 r  compressor/gpc426/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.366    compressor/gpc426/lut2_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc426/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     9.553 r  compressor/gpc426/carry4_inst0/O[0]
                         net (fo=1, routed)           1.355    10.907    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398    13.306 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.306    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.668ns  (logic 5.980ns (47.208%)  route 6.688ns (52.792%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.029     1.370    compressor/gpc0/src2[0]
    SLICE_X0Y81                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097     1.467 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.467    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y81                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.879 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     2.701    compressor/gpc131/src1[3]
    SLICE_X2Y82                                                       r  compressor/gpc131/lut5_prop1/I4
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.097     2.798 r  compressor/gpc131/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.798    compressor/gpc131/lut5_prop1_n_0
    SLICE_X2Y82                                                       r  compressor/gpc131/carry4_inst0/S[1]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.279 r  compressor/gpc131/carry4_inst0/O[3]
                         net (fo=2, routed)           0.690     3.969    compressor/gpc226/src0[1]
    SLICE_X1Y80                                                       r  compressor/gpc226/lut3_prop0/I2
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.222     4.191 r  compressor/gpc226/lut3_prop0/O
                         net (fo=1, routed)           0.000     4.191    compressor/gpc226/lut3_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/gpc226/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.586 r  compressor/gpc226/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.729     5.315    compressor/gpc291/src0[5]
    SLICE_X3Y78                                                       r  compressor/gpc291/lut5_prop0/I4
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.097     5.412 r  compressor/gpc291/lut5_prop0/O
                         net (fo=1, routed)           0.000     5.412    compressor/gpc291/lut5_prop0_n_0
    SLICE_X3Y78                                                       r  compressor/gpc291/carry4_inst0/S[0]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.807 r  compressor/gpc291/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.825     6.631    compressor/gpc348/src0[4]
    SLICE_X3Y76                                                       r  compressor/gpc348/lut4_prop0/I3
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.097     6.728 r  compressor/gpc348/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.728    compressor/gpc348/lut4_prop0_n_0
    SLICE_X3Y76                                                       r  compressor/gpc348/carry4_inst0/S[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.123 r  compressor/gpc348/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.145     8.268    compressor/gpc386/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc386/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097     8.365 r  compressor/gpc386/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.365    compressor/gpc386/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc386/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     8.817 r  compressor/gpc386/carry4_inst0/O[3]
                         net (fo=1, routed)           1.449    10.266    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402    12.668 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.668    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.775%)  route 0.064ns (33.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src17[9]
    SLICE_X5Y76          FDRE                                         r  src17_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.686%)  route 0.073ns (36.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.073     0.201    src14[9]
    SLICE_X5Y78          FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.492%)  route 0.116ns (47.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE                         0.000     0.000 r  src11_reg[7]/C
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[7]/Q
                         net (fo=5, routed)           0.116     0.244    src11[7]
    SLICE_X4Y79          FDRE                                         r  src11_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.298%)  route 0.105ns (42.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  src17_reg[8]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src17_reg[8]/Q
                         net (fo=2, routed)           0.105     0.246    src17[8]
    SLICE_X5Y76          FDRE                                         r  src17_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.281%)  route 0.105ns (42.719%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  src8_reg[2]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[2]/Q
                         net (fo=2, routed)           0.105     0.246    src8[2]
    SLICE_X3Y82          FDRE                                         r  src8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.544%)  route 0.120ns (48.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[1]/Q
                         net (fo=5, routed)           0.120     0.248    src8[1]
    SLICE_X1Y83          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE                         0.000     0.000 r  src18_reg[4]/C
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[4]/Q
                         net (fo=5, routed)           0.122     0.250    src18[4]
    SLICE_X4Y77          FDRE                                         r  src18_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE                         0.000     0.000 r  src11_reg[6]/C
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[6]/Q
                         net (fo=2, routed)           0.122     0.250    src11[6]
    SLICE_X7Y79          FDRE                                         r  src11_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src22_reg[3]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src22_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src22[3]
    SLICE_X1Y73          FDRE                                         r  src22_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src24_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src24_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src24_reg[3]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src24_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src24[3]
    SLICE_X1Y74          FDRE                                         r  src24_reg[4]/D
  -------------------------------------------------------------------    -------------------





