

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Sun Jun  2 13:54:48 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PWM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   17|   17|    9|    9| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|   1182|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|      -|     340|    412|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    191|
|Register         |        -|      -|     508|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|      8|     848|   1785|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      3|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+-------+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +------------------+----------------+---------+-------+-----+-----+
    |pwm_CTRL_s_axi_U  |pwm_CTRL_s_axi  |        2|      0|  230|  302|
    |pwm_TEST_s_axi_U  |pwm_TEST_s_axi  |        8|      0|  110|  110|
    +------------------+----------------+---------+-------+-----+-----+
    |Total             |                |       10|      0|  340|  412|
    +------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |pwm_mul_mul_16s_1bkb_U1  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U2  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U3  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U4  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U5  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U6  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U7  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U8  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |r_V_2_1_fu_456_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_2_fu_521_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_3_fu_586_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_4_fu_651_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_5_fu_716_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_6_fu_781_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_7_fu_884_p2           |     +    |      0|  0|  40|          33|          33|
    |r_V_2_fu_386_p2             |     +    |      0|  0|  40|          33|          33|
    |tmp_10_fu_342_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_33_fu_484_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_37_fu_549_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_41_fu_614_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_45_fu_679_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_49_fu_744_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_53_fu_809_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_57_fu_912_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_9_fu_415_p2             |     +    |      0|  0|  23|           1|          16|
    |r_V_fu_859_p2               |     -    |      0|  0|  26|          19|          19|
    |tmp_1_fu_304_p2             |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001   |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_0_trunc_fu_952_p2   |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_1_trunc_fu_975_p2   |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_2_trunc_fu_998_p2   |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_3_trunc_fu_1021_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_4_trunc_fu_1044_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_5_trunc_fu_1067_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_6_trunc_fu_1090_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_7_trunc_fu_1119_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_19_1_fu_965_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp_19_2_fu_988_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp_19_3_fu_1011_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_4_fu_1034_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_5_fu_1057_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_6_fu_1080_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_7_fu_1108_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_19_s_fu_942_p2          |    and   |      0|  0|   2|           1|           1|
    |icmp_fu_875_p2              |   icmp   |      0|  0|  11|           6|           1|
    |tmp_13_fu_444_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_1_fu_513_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_2_fu_578_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_3_fu_643_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_4_fu_708_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_5_fu_773_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_6_fu_838_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_7_fu_1095_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_fu_448_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_21_fu_326_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_8_1_fu_469_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_2_fu_534_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_3_fu_599_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_4_fu_664_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_5_fu_729_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_6_fu_794_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_7_fu_897_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_fu_400_p2             |   icmp   |      0|  0|  13|          13|           1|
    |tmp_s_fu_336_p2             |   icmp   |      0|  0|  13|          16|          16|
    |tmp_14_fu_993_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_15_fu_1016_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_1039_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_18_fu_1062_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_19_fu_1085_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_20_fu_1114_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_947_p2             |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_970_p2             |    or    |      0|  0|   2|           1|           1|
    |p_Val2_4_fu_1142_p3         |  select  |      0|  0|   8|           1|           1|
    |tmp_11_fu_348_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_24_fu_421_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_30_fu_429_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_34_fu_490_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_35_fu_498_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_38_fu_555_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_39_fu_563_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_42_fu_620_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_43_fu_628_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_46_fu_685_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_47_fu_693_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_50_fu_750_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_51_fu_758_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_54_fu_815_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_55_fu_823_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_58_fu_918_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_59_fu_926_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1182|         654|         944|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |m_V_address0             |  47|         10|    4|         40|
    |test_address0            |  44|          9|   12|        108|
    |test_d0                  |  44|          9|   32|        288|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 191|         40|   50|        448|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |OP1_V_reg_1332               |  16|   0|   32|         16|
    |acc                          |  16|   0|   16|          0|
    |acc_load_reg_1307            |  16|   0|   16|          0|
    |ap_CS_fsm                    |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_reg_1521                |   1|   0|    1|          0|
    |out_p_V                      |   8|   0|    8|          0|
    |p_Repl2_0_trunc_reg_1526     |   1|   0|    1|          0|
    |p_Repl2_1_trunc_reg_1531     |   1|   0|    1|          0|
    |p_Repl2_2_trunc_reg_1536     |   1|   0|    1|          0|
    |p_Repl2_3_trunc_reg_1541     |   1|   0|    1|          0|
    |p_Repl2_4_trunc_reg_1546     |   1|   0|    1|          0|
    |p_Repl2_5_trunc_reg_1551     |   1|   0|    1|          0|
    |p_Repl2_6_trunc_reg_1556     |   1|   0|    1|          0|
    |p_Repl2_7_trunc_reg_1561     |   1|   0|    1|          0|
    |p_Val2_1_reg_1369            |  32|   0|   32|          0|
    |p_Val2_2_reg_1401            |  32|   0|   32|          0|
    |p_Val2_3_reg_1441            |  32|   0|   32|          0|
    |p_Val2_4_reg_1566            |   8|   0|    8|          0|
    |p_Val2_5_reg_1461            |  32|   0|   32|          0|
    |p_Val2_6_reg_1481            |  32|   0|   32|          0|
    |p_Val2_7_reg_1506            |  32|   0|   32|          0|
    |p_Val2_8_reg_1296            |  16|   0|   16|          0|
    |p_Val2_s_6_reg_1421          |  32|   0|   32|          0|
    |p_Val2_s_reg_1343            |  32|   0|   32|          0|
    |tmp_13_reg_1384              |   1|   0|    1|          0|
    |tmp_16_1_reg_1416            |   1|   0|    1|          0|
    |tmp_16_2_reg_1436            |   1|   0|    1|          0|
    |tmp_16_3_reg_1456            |   1|   0|    1|          0|
    |tmp_16_4_reg_1476            |   1|   0|    1|          0|
    |tmp_16_5_reg_1496            |   1|   0|    1|          0|
    |tmp_16_6_reg_1516            |   1|   0|    1|          0|
    |tmp_16_reg_1396              |   1|   0|    1|          0|
    |tmp_21_reg_1320              |   1|   0|    1|          0|
    |tmp_2_reg_1291               |  16|   0|   16|          0|
    |tmp_61_reg_1348              |  13|   0|   13|          0|
    |tmp_63_reg_1374              |  13|   0|   13|          0|
    |tmp_65_reg_1406              |  13|   0|   13|          0|
    |tmp_67_reg_1426              |  13|   0|   13|          0|
    |tmp_69_reg_1446              |  13|   0|   13|          0|
    |tmp_71_reg_1466              |  13|   0|   13|          0|
    |tmp_73_reg_1486              |  13|   0|   13|          0|
    |tmp_75_reg_1511              |  13|   0|   13|          0|
    |tmp_7_cast_reg_1358          |  16|   0|   33|         17|
    |tmp_87_reg_1571              |   1|   0|    1|          0|
    |tmp_88_reg_1576              |   1|   0|    1|          0|
    |tmp_89_reg_1581              |   1|   0|    1|          0|
    |tmp_90_reg_1586              |   1|   0|    1|          0|
    |tmp_91_reg_1591              |   1|   0|    1|          0|
    |tmp_92_reg_1596              |   1|   0|    1|          0|
    |tmp_93_reg_1601              |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 508|   0|  541|         33|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR   |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR   |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID  |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY  | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR   |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA    |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB    |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID  |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY  | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR   |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA    | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP    | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP    | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |      pwm     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      pwm     | return value |
|interrupt           | out |    1| ap_ctrl_hs |      pwm     | return value |
|out_V               | out |    8|   ap_none  |     out_V    |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

