[1] G. Chrysos, “Intel R xeon phi coprocessor-the architecture,” Intel
Whitepaper, 2014.
[2] J. Balkind et al., “Openpiton: An open source manycore research
framework,” in ASPLOS, 2016, pp. 217–232.
[3] D. Shaw et al., “Anton 2: raising the bar for performance and programmability in a special-purpose molecular dynamics supercomputer,”
in SC, 2014, pp. 41–53.
[4] Qualcomm, “Snapdragon s4 processors: System on chip solutions for a new mobile age,” https://www.qualcomm.com/documents/
snapdragon-s4-processors-system-chip-solutions-new-mobile-age.
[5] Samsung, “Exynos5 white paper,” http://www.samsung.com/
semiconductor/minisite/Exynos/data/Enjoy the Ultimate WQXGA
Solution with Exynos 5 Dual WP.pdf.
[6] C. Wittenbrink et al., “Fermi gf100 gpu architecture,” Micro, vol. 31,
no. 2, pp. 50–59, 2011.
[7] Y. Chen et al., “Eyeriss: An energy-efficient reconfigurable accelerator
for deep convolutional neural networks,” in ISSCC, 2016.
[8] T. Chen et al., “Diannao: A small-footprint high-throughput accelerator
for ubiquitous machine-learning,” in ASPLOS, 2014, pp. 269–284.

[9] S. Keckler et al., “Gpus and the future of parallel computing,” Micro,
vol. 31, no. 5, pp. 7–17, 2011.
[10] J. Kim et al., “Flattened butterfly topology for on-chip networks,” in
Micro, 2007, pp. 172–182.
[11] F. Fatollahi-Fard et al., “OpenSoC Fabric: On-chip network generator,”
in ISPASS, 2016, pp. 194–203.
[12] M. Papamichael et al., “Connect: re-examining conventional wisdom for
designing nocs in the context of fpgas,” in FPGA, 2012, pp. 37–46.
[13] N. Jerger et al., “On-chip networks,” Synthesis Lectures on Computer
Architecture, vol. 4, no. 1, pp. 1–141, 2009.
[14] A. Kumar et al., “Express virtual channels: towards the ideal interconnection fabric,” in ISCA, 2007, pp. 150–161.
[15] H. Matsutani et al., “Prediction router: Yet another low latency on-chip
router architecture,” in HPCA, 2009, pp. 367–378.
[16] T. Krishna et al., “Breaking the on-chip latency barrier using smart,” in
HPCA, 2013, pp. 378–389.
[17] T. Krishna et al., “SMART: single-cycle multihop traversals over a
shared network on chip,” Micro, vol. 34, no. 3, pp. 43–56, 2014.
[18] M. Martins et al., “Open cell library in 15nm freepdk technology,” in
ISPD, 2015, pp. 171–178.
[19] G. Gupta et al., “Open-source hardware: Opportunities and challenges,”
arXiv preprint arXiv:1606.01980, 2016.
[20] R. Nikhil, “Bluespec system verilog: efficient, correct rtl from high level
specifications,” in MEMOCODE, 2004, pp. 69–70.
[21] J. Bachrach et al., “Chisel: Constructing hardware in a scala embedded
language,” in DAC, 2012, pp. 1212–1221.
[22] Arteris, “Flexnoc,” http://www.arteris.com/flexnoc.
[23] J. Chan et al., “Nocgen: A template based reuse methodology for
networks on chip architecture,” in VLSI, 2004, pp. 717–720.
[24] M. Pellauer et al., “Synthesis of synchronous assertions with guarded
atomic actions,” in MEMOCODE, 2005.
[25] M. Odersky et al., “The scala language specification,” http://www.
scala-lang.org/docu/files/ScalaReference.pdf, 2004.
[26] A. Waterman et al., “The risc-v instruction set manual, volume i: Base
user-level isa,” EECS Department, UC Berkeley, Tech. Rep. UCB/EECS2011-62, 2011.
[27] P. Bjesse et al., “Lava: hardware design in haskell,” in ICFP, 1998, pp.
174–184.
[28] “Haskell language,” https://www.haskell.org.
[29] S. Sato et al., “Archhdl: a new hardware description language for highspeed architectural evaluation,” in MCSoC, 2013, pp. 107–112.
[30] J. Decaluwe, “Myhdl: a python-based hardware description language,”
Linux journal, vol. 2004, no. 127, p. 5, 2004.
[31] E. Gansner et al., “Drawing graphs with dot,” http://www.graphviz.org/
Documentation/dotguide.pdf, 2006.
[32] L. Peh et al., “A delay model and speculative architecture for pipelined
routers,” in HPCA, 2001, pp. 255–266.
[33] S. Park et al., “Approaching the theoretical limits of a mesh noc with a
16-node chip prototype in 45nm soi,” in DAC, 2012.
[34] M. Schroeder et al., “Autonet: A high-speed, self-configuring local area
network using point-to-point links,” JSAC, vol. 9, no. 8, 1991.
[35] D. Rosenband et al., “Hardware synthesis from guarded atomic actions
with performance specifications,” in ICCAD, 2005, pp. 784–791.
[36] N. Agarwal et al., “Garnet: A detailed on-chip network model inside a
full-system simulator,” in ISPASS. IEEE, 2009, pp. 33–42.