// Seed: 628226597
module module_0 (
    input tri id_0
);
  wire id_2;
  assign module_1.type_19 = 0;
  id_3(
      .id_0(1'b0)
  );
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    id_11,
    output wire id_6,
    output wor id_7,
    input tri0 id_8,
    output uwire id_9
);
  id_12 :
  assert property (@(1) 1) id_11 <= -1;
  module_0 modCall_1 (id_5);
  wire id_13, id_14;
  id_15(
      -1
  );
  wire id_16;
endmodule
