##############################################################################
##																			##
##	9-bit Sequence Recognition												##
##	--------------------------												##
##																			##
##	This runs a combination of other vector sequences created for testing	##
##	the circuit for submission and a single thorough test.					##
##	Correct bit sequence: 110110101											##
##																			##
##	State order:															##
##		0000	1	(Default)												##
##		0001	1															##
##		0011	0															##
##		0010	1															##
##		0110	1															##
##		0111	0															##
##		0101	1															##
##		0100	0															##
##		1100	1															##
##		1000		(MatchAll high)											##
##	End																		##
##																			##
##--------------------------------------------------------------------------##
##																			##
##	The first vector sequence inputs a single correct bit sequence to see	##
##	if the circuit will correctly identify it.								##
##																			##
##	The second vector sequence inputs a sequence with an incorrect lat 		##
##	as a basic test that the circuit can recognise an incorrect sequence.	##
##																			##
##	The third vector sequence inputs two overlapping bit sequences to		##
##	test that this required functionality.									##
##																			##
##	The fourth vector sequence take the circuit through all states that it 	##
##	is possible to enter by toggling the data input. Only the output node, 	##
##	MatchAll, can be observed from the circuit so these vectors test an 	##
##	incorrect bit at every state and then inputs the correct bit stream to	##
##	achieve MatchAll high from whatever state the circuit should ideally 	##
##	be in.																	##
##																			##
##############################################################################

<PinDef>
	A3, A4, A5, Q2
	#ClockSeq, nResetSeq, DataIn, MatchAll
</PinDef>
<TestVector>
##############################################################################
##							 First Vector Sequence							##
##############################################################################
	
	#reset
	000 0
	#input sequence
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	
##############################################################################
##							Second Vector Sequence							##
##############################################################################

	#reset
	000 0
	#input sequence
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	#incorrect bit
	C10 0
	
##############################################################################
##							 Third Vector Sequence							##
##############################################################################

	#reset
	000 0
	#first input sequence
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	#last bit of first sequence
	#first bit of second sequence
	C11 1
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	
##############################################################################
##							Fourth Vector Sequence							##
##############################################################################

	#Reset
	000 0
	
#----------------------------------------------------------------------------#
	
	#Test state: 0000	(default)
	C10 0
	##Stay in default state
	
	#Complete bit sequence
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	#Reset
	000 0
	
#----------------------------------------------------------------------------#
	
	#Test state: 0001
	C11 0
	C10 0
	#Back to default state
	
	#Complete bit sequence
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	#Reset
	000 0

#----------------------------------------------------------------------------#
	
	#Test state: 0011
	C11 0
	C11 0
	C11 0
	#Stay in same state
	
	#Complete bit sequence
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	#Reset
	000 0
	
#----------------------------------------------------------------------------#
	
	#Test state: 0010
	C10 0
	C10 0
	#Back to default state
	
	#Complete bit sequence
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	#Reset
	000 0
	
#----------------------------------------------------------------------------#
	
	#Test state: 0110
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	#Back to default state
	
	#Complete bit sequence
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	#Reset
	000 0
	
#----------------------------------------------------------------------------#
	
	#Test state: 0111
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C11 0
	#Back to state: 0011
	
	#Complete bit sequence
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	#Reset
	000 0
	
#----------------------------------------------------------------------------#
	
	#Test state: 0101
	C10 0
	C11 0
	C11 0
	C10 0
	C10 0
	#Back to default state
	
	#Complete bit sequence
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	#Reset
	000 0
	
#----------------------------------------------------------------------------#
	
	#Test state: 0100
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	#Back to state: 0111
	
	#Complete bit sequence
	C10 0
	C11 0
	C10 0
	C11 1
	#Reset
	000 0
	
#----------------------------------------------------------------------------#
	
	#Test state: 1100
	C10 0
	C11 0
	C10 0
	C10 0
	#Back to default state
	
	#Complete bit sequence
	C11 0
	C11 0
	C10 0
	C11 0
	C11 0
	C10 0
	C11 0
	C10 0
	C11 1
	
	#End of test

</TestVector>