#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001ce9e1246b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ce9e124840 .scope module, "tb" "tb" 3 40;
 .timescale -12 -12;
L_000001ce9e11a140 .functor NOT 1, L_000001ce9e199330, C4<0>, C4<0>, C4<0>;
L_000001ce9e1197a0 .functor XOR 4, L_000001ce9e19a730, L_000001ce9e198e30, C4<0000>, C4<0000>;
L_000001ce9e1192d0 .functor XOR 4, L_000001ce9e1197a0, L_000001ce9e199c90, C4<0000>, C4<0000>;
v000001ce9e19a2d0_0 .net *"_ivl_10", 3 0, L_000001ce9e199c90;  1 drivers
v000001ce9e1991f0_0 .net *"_ivl_12", 3 0, L_000001ce9e1192d0;  1 drivers
v000001ce9e199290_0 .net *"_ivl_2", 3 0, L_000001ce9e19a690;  1 drivers
v000001ce9e1995b0_0 .net *"_ivl_4", 3 0, L_000001ce9e19a730;  1 drivers
v000001ce9e198f70_0 .net *"_ivl_6", 3 0, L_000001ce9e198e30;  1 drivers
v000001ce9e198cf0_0 .net *"_ivl_8", 3 0, L_000001ce9e1197a0;  1 drivers
v000001ce9e199650_0 .net "a", 0 0, v000001ce9e11b820_0;  1 drivers
v000001ce9e199010_0 .net "b", 0 0, v000001ce9e11b960_0;  1 drivers
v000001ce9e19a410_0 .net "c", 0 0, v000001ce9e11b8c0_0;  1 drivers
v000001ce9e199970_0 .var "clk", 0 0;
v000001ce9e199e70_0 .var/2u "stats1", 351 0;
v000001ce9e19a370_0 .var/2u "strobe", 0 0;
v000001ce9e19a050_0 .net "tb_match", 0 0, L_000001ce9e199330;  1 drivers
v000001ce9e199d30_0 .net "tb_mismatch", 0 0, L_000001ce9e11a140;  1 drivers
v000001ce9e199510_0 .net "w_dut", 0 0, L_000001ce9e11a0d0;  1 drivers
v000001ce9e199b50_0 .net "w_ref", 0 0, L_000001ce9e199f10;  1 drivers
v000001ce9e19a550_0 .net "wavedrom_enable", 0 0, v000001ce9e11bf00_0;  1 drivers
v000001ce9e19a190_0 .net "wavedrom_title", 511 0, v000001ce9e11b280_0;  1 drivers
v000001ce9e1990b0_0 .net "x_dut", 0 0, L_000001ce9e119c70;  1 drivers
v000001ce9e199150_0 .net "x_ref", 0 0, L_000001ce9e198d90;  1 drivers
v000001ce9e19a5f0_0 .net "y_dut", 0 0, L_000001ce9e119ea0;  1 drivers
v000001ce9e1996f0_0 .net "y_ref", 0 0, L_000001ce9e199790;  1 drivers
v000001ce9e19a910_0 .net "z_dut", 0 0, L_000001ce9e119ce0;  1 drivers
v000001ce9e198ed0_0 .net "z_ref", 0 0, L_000001ce9e199bf0;  1 drivers
L_000001ce9e19a690 .concat [ 1 1 1 1], L_000001ce9e199bf0, L_000001ce9e199790, L_000001ce9e198d90, L_000001ce9e199f10;
L_000001ce9e19a730 .concat [ 1 1 1 1], L_000001ce9e199bf0, L_000001ce9e199790, L_000001ce9e198d90, L_000001ce9e199f10;
L_000001ce9e198e30 .concat [ 1 1 1 1], L_000001ce9e119ce0, L_000001ce9e119ea0, L_000001ce9e119c70, L_000001ce9e11a0d0;
L_000001ce9e199c90 .concat [ 1 1 1 1], L_000001ce9e199bf0, L_000001ce9e199790, L_000001ce9e198d90, L_000001ce9e199f10;
L_000001ce9e199330 .cmp/eeq 4, L_000001ce9e19a690, L_000001ce9e1192d0;
S_000001ce9e1274a0 .scope module, "good1" "RefModule" 3 95, 4 2 0, S_000001ce9e124840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "w";
    .port_info 4 /OUTPUT 1 "x";
    .port_info 5 /OUTPUT 1 "y";
    .port_info 6 /OUTPUT 1 "z";
v000001ce9e11b5a0_0 .net *"_ivl_5", 3 0, L_000001ce9e19a4b0;  1 drivers
v000001ce9e11b640_0 .net "a", 0 0, v000001ce9e11b820_0;  alias, 1 drivers
v000001ce9e11b3c0_0 .net "b", 0 0, v000001ce9e11b960_0;  alias, 1 drivers
v000001ce9e11bdc0_0 .net "c", 0 0, v000001ce9e11b8c0_0;  alias, 1 drivers
v000001ce9e11bc80_0 .net "w", 0 0, L_000001ce9e199f10;  alias, 1 drivers
v000001ce9e11b6e0_0 .net "x", 0 0, L_000001ce9e198d90;  alias, 1 drivers
v000001ce9e11b500_0 .net "y", 0 0, L_000001ce9e199790;  alias, 1 drivers
v000001ce9e11be60_0 .net "z", 0 0, L_000001ce9e199bf0;  alias, 1 drivers
L_000001ce9e199f10 .part L_000001ce9e19a4b0, 3, 1;
L_000001ce9e198d90 .part L_000001ce9e19a4b0, 2, 1;
L_000001ce9e199790 .part L_000001ce9e19a4b0, 1, 1;
L_000001ce9e199bf0 .part L_000001ce9e19a4b0, 0, 1;
L_000001ce9e19a4b0 .concat [ 1 1 1 1], v000001ce9e11b8c0_0, v000001ce9e11b960_0, v000001ce9e11b960_0, v000001ce9e11b820_0;
S_000001ce9e127630 .scope module, "stim1" "stimulus_gen" 3 89, 3 6 0, S_000001ce9e124840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000001ce9e11b820_0 .var "a", 0 0;
v000001ce9e11b960_0 .var "b", 0 0;
v000001ce9e11b8c0_0 .var "c", 0 0;
v000001ce9e11ba00_0 .net "clk", 0 0, v000001ce9e199970_0;  1 drivers
v000001ce9e11bf00_0 .var "wavedrom_enable", 0 0;
v000001ce9e11b280_0 .var "wavedrom_title", 511 0;
E_000001ce9e142da0 .event negedge, v000001ce9e11ba00_0;
E_000001ce9e1432a0 .event posedge, v000001ce9e11ba00_0;
E_000001ce9e142d60/0 .event negedge, v000001ce9e11ba00_0;
E_000001ce9e142d60/1 .event posedge, v000001ce9e11ba00_0;
E_000001ce9e142d60 .event/or E_000001ce9e142d60/0, E_000001ce9e142d60/1;
S_000001ce9e1277c0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001ce9e127630;
 .timescale -12 -12;
v000001ce9e11b780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001ce9e138920 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001ce9e127630;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001ce9e138ab0 .scope module, "top_module1" "TopModule" 3 104, 5 3 0, S_000001ce9e124840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "w";
    .port_info 4 /OUTPUT 1 "x";
    .port_info 5 /OUTPUT 1 "y";
    .port_info 6 /OUTPUT 1 "z";
L_000001ce9e11a0d0 .functor BUFZ 1, v000001ce9e11b820_0, C4<0>, C4<0>, C4<0>;
L_000001ce9e119c70 .functor BUFZ 1, v000001ce9e11b960_0, C4<0>, C4<0>, C4<0>;
L_000001ce9e119ea0 .functor BUFZ 1, v000001ce9e11b960_0, C4<0>, C4<0>, C4<0>;
L_000001ce9e119ce0 .functor BUFZ 1, v000001ce9e11b8c0_0, C4<0>, C4<0>, C4<0>;
v000001ce9e11baa0_0 .net "a", 0 0, v000001ce9e11b820_0;  alias, 1 drivers
v000001ce9e11bb40_0 .net "b", 0 0, v000001ce9e11b960_0;  alias, 1 drivers
v000001ce9e11bbe0_0 .net "c", 0 0, v000001ce9e11b8c0_0;  alias, 1 drivers
v000001ce9e11bfa0_0 .net "w", 0 0, L_000001ce9e11a0d0;  alias, 1 drivers
v000001ce9e11c040_0 .net "x", 0 0, L_000001ce9e119c70;  alias, 1 drivers
v000001ce9e11c0e0_0 .net "y", 0 0, L_000001ce9e119ea0;  alias, 1 drivers
v000001ce9e19a230_0 .net "z", 0 0, L_000001ce9e119ce0;  alias, 1 drivers
S_000001ce9e138c40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_000001ce9e124840;
 .timescale -12 -12;
E_000001ce9e143060 .event edge, v000001ce9e19a370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001ce9e19a370_0;
    %nor/r;
    %assign/vec4 v000001ce9e19a370_0, 0;
    %wait E_000001ce9e143060;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ce9e127630;
T_3 ;
    %wait E_000001ce9e142d60;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v000001ce9e11b8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ce9e11b960_0, 0;
    %assign/vec4 v000001ce9e11b820_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ce9e127630;
T_4 ;
    %wait E_000001ce9e142da0;
    %pushi/vec4 8, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ce9e1432a0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_000001ce9e142da0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001ce9e138920;
    %join;
    %pushi/vec4 100, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ce9e142da0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001ce9e124840;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce9e199970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce9e19a370_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001ce9e124840;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001ce9e199970_0;
    %inv;
    %store/vec4 v000001ce9e199970_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001ce9e124840;
T_7 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v000001ce9e11ba00_0, v000001ce9e199d30_0, v000001ce9e199650_0, v000001ce9e199010_0, v000001ce9e19a410_0, v000001ce9e199b50_0, v000001ce9e199510_0, v000001ce9e199150_0, v000001ce9e1990b0_0, v000001ce9e1996f0_0, v000001ce9e19a5f0_0, v000001ce9e198ed0_0, v000001ce9e19a910_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001ce9e124840;
T_8 ;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "w", &PV<v000001ce9e199e70_0, 256, 32>, &PV<v000001ce9e199e70_0, 224, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "w" {0 0 0};
T_8.1 ;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "x", &PV<v000001ce9e199e70_0, 192, 32>, &PV<v000001ce9e199e70_0, 160, 32> {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "x" {0 0 0};
T_8.3 ;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "y", &PV<v000001ce9e199e70_0, 128, 32>, &PV<v000001ce9e199e70_0, 96, 32> {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "y" {0 0 0};
T_8.5 ;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v000001ce9e199e70_0, 64, 32>, &PV<v000001ce9e199e70_0, 32, 32> {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.7 ;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001ce9e199e70_0, 320, 32>, &PV<v000001ce9e199e70_0, 0, 32> {0 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", &PV<v000001ce9e199e70_0, 320, 32>, &PV<v000001ce9e199e70_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_000001ce9e124840;
T_9 ;
    %wait E_000001ce9e142d60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ce9e199e70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
    %load/vec4 v000001ce9e19a050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ce9e199e70_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.0 ;
    %load/vec4 v000001ce9e199b50_0;
    %load/vec4 v000001ce9e199b50_0;
    %load/vec4 v000001ce9e199510_0;
    %xor;
    %load/vec4 v000001ce9e199b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.6 ;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.4 ;
    %load/vec4 v000001ce9e199150_0;
    %load/vec4 v000001ce9e199150_0;
    %load/vec4 v000001ce9e1990b0_0;
    %xor;
    %load/vec4 v000001ce9e199150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.10 ;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.8 ;
    %load/vec4 v000001ce9e1996f0_0;
    %load/vec4 v000001ce9e1996f0_0;
    %load/vec4 v000001ce9e19a5f0_0;
    %xor;
    %load/vec4 v000001ce9e1996f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 156 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.14 ;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.12 ;
    %load/vec4 v000001ce9e198ed0_0;
    %load/vec4 v000001ce9e198ed0_0;
    %load/vec4 v000001ce9e19a910_0;
    %xor;
    %load/vec4 v000001ce9e198ed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.18 ;
    %load/vec4 v000001ce9e199e70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ce9e199e70_0, 4, 32;
T_9.16 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ce9e124840;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 167 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 168 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob059_wire4_test.sv";
    "dataset_code-complete-iccad2023/Prob059_wire4_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob059_wire4/Prob059_wire4_sample01.sv";
