--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml paralelo.twx paralelo.ncd -o paralelo.twr paralelo.pcf -ucf
Nexys3_master.ucf

Design file:              paralelo.ncd
Physical constraint file: paralelo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sw          |    1.863(R)|      SLOW  |   -0.060(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         8.549(R)|      SLOW  |         4.848(R)|      FAST  |Clk_BUFGP         |   0.000|
led<1>      |         8.074(R)|      SLOW  |         4.559(R)|      FAST  |Clk_BUFGP         |   0.000|
led<2>      |         8.167(R)|      SLOW  |         4.627(R)|      FAST  |Clk_BUFGP         |   0.000|
led<3>      |         8.365(R)|      SLOW  |         4.768(R)|      FAST  |Clk_BUFGP         |   0.000|
led<4>      |         7.874(R)|      SLOW  |         4.382(R)|      FAST  |Clk_BUFGP         |   0.000|
led<5>      |         7.707(R)|      SLOW  |         4.286(R)|      FAST  |Clk_BUFGP         |   0.000|
led<6>      |         7.921(R)|      SLOW  |         4.429(R)|      FAST  |Clk_BUFGP         |   0.000|
led<7>      |         8.170(R)|      SLOW  |         4.592(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.442|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 17 08:49:37 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



