# Building microbench-run [riscv32e-ysyxsoc]
# Building am-archive [riscv32e-ysyxsoc]
+ CC src/riscv/ysyxsoc/trm.c
+ AR -> build/am-riscv32e-ysyxsoc.a
# Building klib-archive [riscv32e-ysyxsoc]
+ LD -> build/microbench-riscv32e-ysyxsoc.elf
# Creating image [riscv32e-ysyxsoc]
+ OBJCOPY -> build/microbench-riscv32e-ysyxsoc.bin
make -C /home/jimple/Documents/ysyx/ysyx-workbench/soc ISA=riscv32e PLATFORM=ysyxsoc run ARGS="--elf /home/jimple/Documents/ysyx/ysyx-workbench/am-kernels/benchmarks/microbench/build/microbench-riscv32e-ysyxsoc.elf --img /home/jimple/Documents/ysyx/ysyx-workbench/am-kernels/benchmarks/microbench/build/microbench-riscv32e-ysyxsoc.bin --diff /home/jimple/Documents/ysyx/ysyx-workbench/nemu_soc/build/riscv32-nemu-interpreter-so" 
make[1]: Entering directory '/home/jimple/Documents/ysyx/ysyx-workbench/soc'
python3 /home/jimple/Documents/ysyx/ysyx-workbench/nvboard/scripts/auto_pin_bind.py constr/ysyxSoCFull.nxdc /home/jimple/Documents/ysyx/ysyx-workbench/soc/build/auto_bind.cpp
make[2]: Entering directory '/home/jimple/Documents/ysyx/ysyx-workbench/soc/build/ysyxsoc'
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o auto_bind.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/build/auto_bind.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o deivice_timer.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/deivice_timer.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o device_kb.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/device_kb.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o device_lib.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/device_lib.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o device_uart.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/device_uart.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o device_vga.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/device_vga.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o map.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/io/map.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o mmio.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/io/mmio.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o port-io.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/io/port-io.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o cpu.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/cpu.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o difftest.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/difftest.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o disasm.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/disasm.cc
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o dpic.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/dpic.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o expr.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/expr.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o ftrace.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/ftrace.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o init.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/init.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o pmem.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/pmem.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o reg.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/reg.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o sdb.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/sdb.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o utils.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/utils.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o watchpoint.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/watchpoint.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o sim_main.o /home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sim_main.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/home/jimple/anaconda3/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VysyxSoCFull.cpp VysyxSoCFull___024root__DepSet_h4d156741__0.cpp VysyxSoCFull___024root__DepSet_h0188974b__0.cpp VysyxSoCFull___024unit__DepSet_h308b0958__0.cpp VysyxSoCFull__Dpi.cpp VysyxSoCFull__Trace__0.cpp VysyxSoCFull__ConstPool_0.cpp VysyxSoCFull___024root__Slow.cpp VysyxSoCFull___024root__DepSet_h4d156741__0__Slow.cpp VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp VysyxSoCFull___024unit__Slow.cpp VysyxSoCFull___024unit__DepSet_h460a3d32__0__Slow.cpp VysyxSoCFull__Syms.cpp VysyxSoCFull__Trace__0__Slow.cpp > VysyxSoCFull__ALL.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -MMD -O3 -I/usr/include/SDL2 -D_REENTRANT -I/home/jimple/Documents/ysyx/ysyx-workbench/nvboard/usr/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/include -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/utils -I/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/device/include -DTOP_NAME="VysyxSoCFull" -w -I/usr/lib/llvm-14/include -std=c++14 -fno-exceptions -D_GNU_SOURCE -D__STDC_CONSTANT_MACROS -D__STDC_LIMIT_MACROS -fPIE   -Os -c -o VysyxSoCFull__ALL.o VysyxSoCFull__ALL.cpp
echo "" > VysyxSoCFull__ALL.verilator_deplist.tmp
Archive ar -rcs VysyxSoCFull__ALL.a VysyxSoCFull__ALL.o
g++    auto_bind.o deivice_timer.o device_kb.o device_lib.o device_uart.o device_vga.o map.o mmio.o port-io.o cpu.o difftest.o disasm.o dpic.o expr.o ftrace.o init.o pmem.o reg.o sdb.o utils.o watchpoint.o sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o VysyxSoCFull__ALL.a   /home/jimple/Documents/ysyx/ysyx-workbench/nvboard/build/nvboard.a -lSDL2 -lSDL2_image -ldl -lreadline -lLLVM-14 -flto -lSDL2 -lSDL2_image -lSDL2_ttf  -pthread -lpthread -latomic   -o VysyxSoCFull
rm VysyxSoCFull__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/jimple/Documents/ysyx/ysyx-workbench/soc/build/ysyxsoc'
./build/ysyxsoc/VysyxSoCFull --elf /home/jimple/Documents/ysyx/ysyx-workbench/am-kernels/benchmarks/microbench/build/microbench-riscv32e-ysyxsoc.elf --img /home/jimple/Documents/ysyx/ysyx-workbench/am-kernels/benchmarks/microbench/build/microbench-riscv32e-ysyxsoc.bin --diff /home/jimple/Documents/ysyx/ysyx-workbench/nemu_soc/build/riscv32-nemu-interpreter-so --batch
[1;34m[/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/init.cpp:42 load_img] The image is /home/jimple/Documents/ysyx/ysyx-workbench/am-kernels/benchmarks/microbench/build/microbench-riscv32e-ysyxsoc.bin, size = 33944[0m
f
======= Running MicroBench [input *train*] =======
[qsort] Quick sort: * Passed.
  min time: 172595.0938 ms [0]
[queen] Queen placement: * Passed.
  min time: 302357.0971 ms [0]
[bf] Brainf**k interpreter: * Passed.
  min time: 286690.0716 ms [0]
[fib] Fibonacci number: * Passed.
  min time: 1270478216.0851 ms [0]
[sieve] Eratosthenes sieve: * Passed.
  min time: 254770.00600851 ms [0]
[15pz] A* 15-puzzle search: * Passed.
  min time: 252407.08200851 ms [0]
[dinic] Dinic's maxflow algorithm: * Passed.
  min time: 139258.09330851 ms [0]
[lzip] Lzip compression: * Passed.
  min time: 134183.08150851 ms [0]
[ssort] Suffix sort: * Passed.
  min time: 300438.08630851 ms [0]
[md5] MD5 digest: * Passed.
  min time: 275232.02480851 ms [0]
==================================================
MicroBench PASS
Scored time: 1285833.0599851 ms
Total  time: 1933975.0281851 ms
[1;34m[/home/jimple/Documents/ysyx/ysyx-workbench/soc/sim_src/sdb/cpu.cpp:262 cpu_exec] NPC: [1;32mHIT GOOD TRAP[0m at pc = 0xa00056ac[0m
----------------------------------------------------------
| Total clock amount                   |      6238022054 |
| Total instructions amout             |       195273582 |
| Average cycles of each instruction   |          31.945 |
----------------------------------------------------------
----------------------------------------------------------
|  Inst  |    Amount    |    cycles    |  Average cycles |
----------------------------------------------------------
| LUI    |       734480 |     21062862 |          28.677 |
| AUIPC  |       851863 |     32288394 |          37.903 |
| JAL    |      1929591 |     79464135 |          41.182 |
| JALR   |      2033571 |     69954428 |          34.400 |
| BRANCH |     52609623 |   1455259193 |          27.661 |
| LOAD   |     15623875 |   1103930579 |          70.657 |
| STORE  |      7173876 |    255847777 |          35.664 |
| OP_IMM |     88328684 |   2484967451 |          28.133 |
| OP     |     25988019 |    735246681 |          28.292 |
| FENCE  |            0 |            0 |           0.000 |
| SYS    |            0 |            0 |           0.000 |
----------------------------------------------------------
|                         Summary                        |
----------------------------------------------------------
|   SUM clock              |              6238021500     |
|   SUM inst               |               195273582     |
----------------------------------------------------------
|   IFU inst counter       |               195273583     |
|   LSU read  clock        |               606554456     |
|   LSU r_avr clock        |                  38.822     |
|   LSU write clock        |                68490872     |
|   LSU w_avr clock        |                   9.547     |
|   EXU data counter       |               172475831     |
----------------------------------------------------------
make[1]: Leaving directory '/home/jimple/Documents/ysyx/ysyx-workbench/soc'
