name: hdlconvertor_p732
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p732.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module m1 (
	a,
	b
);
	real r1;
	real r2;
	parameter [2:0] A = 3'h2;
	parameter B = 3'h2;
	initial begin
		r1 = A;
		r2 = B;
		$display("r1 is %f r2 is %f", r1, r2);
	end
endmodule
module m2;
	wire a;
	wire b;
	defparam f1.A = 3.1415;
	defparam f1.B = 3.1415;
	m1 f1(
		a,
		b
	);
endmodule
