<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/ti/cc26xxware/inc/hw_cpu_scs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_98ac8c727439fdc8220828fe62956c77.html">ti</a></li><li class="navelem"><a class="el" href="dir_b266f455d7f4588573f879947179a957.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_7fbdc828edabc67a23ceeb7c4bec4fef.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">hw_cpu_scs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="hw__cpu__scs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad969be47ca5d88774faa1f3d6c3a2d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad969be47ca5d88774faa1f3d6c3a2d76">CPU_SCS_O_ICTR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ad969be47ca5d88774faa1f3d6c3a2d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a0ee6ed21afd34a2745a667479ba75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae6a0ee6ed21afd34a2745a667479ba75">CPU_SCS_O_ACTLR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ae6a0ee6ed21afd34a2745a667479ba75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa53e981e5286afccd681640b698a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4aa53e981e5286afccd681640b698a6c">CPU_SCS_O_STCSR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a4aa53e981e5286afccd681640b698a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86327641802b133362df4af6eeab53c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a86327641802b133362df4af6eeab53c9">CPU_SCS_O_STRVR</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr class="separator:a86327641802b133362df4af6eeab53c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fd672a57924caf090248a3615bb0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a15fd672a57924caf090248a3615bb0a4">CPU_SCS_O_STCVR</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="separator:a15fd672a57924caf090248a3615bb0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4af6d7cdd5bd8649e8fc22c1be8934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1e4af6d7cdd5bd8649e8fc22c1be8934">CPU_SCS_O_STCR</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr class="separator:a1e4af6d7cdd5bd8649e8fc22c1be8934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed5c0a7fbfff3e2b681a51f9f6931c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afed5c0a7fbfff3e2b681a51f9f6931c4">CPU_SCS_O_NVIC_ISER0</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:afed5c0a7fbfff3e2b681a51f9f6931c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad870cccae704577456001dc16a101632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad870cccae704577456001dc16a101632">CPU_SCS_O_NVIC_ISER1</a>&#160;&#160;&#160;0x00000104</td></tr>
<tr class="separator:ad870cccae704577456001dc16a101632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae31811f6418ef1a57748357e5111aa6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae31811f6418ef1a57748357e5111aa6b">CPU_SCS_O_NVIC_ICER0</a>&#160;&#160;&#160;0x00000180</td></tr>
<tr class="separator:ae31811f6418ef1a57748357e5111aa6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb16f4284ac31dc93aae762926bf41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5eb16f4284ac31dc93aae762926bf41b">CPU_SCS_O_NVIC_ICER1</a>&#160;&#160;&#160;0x00000184</td></tr>
<tr class="separator:a5eb16f4284ac31dc93aae762926bf41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8301b38f135ca4392708f97df8ee9c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8301b38f135ca4392708f97df8ee9c97">CPU_SCS_O_NVIC_ISPR0</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a8301b38f135ca4392708f97df8ee9c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2dca5fdf2d8214fd5d82148241dbdc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab2dca5fdf2d8214fd5d82148241dbdc4">CPU_SCS_O_NVIC_ISPR1</a>&#160;&#160;&#160;0x00000204</td></tr>
<tr class="separator:ab2dca5fdf2d8214fd5d82148241dbdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66ccd8bc76f595df36d2dfc14559a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac66ccd8bc76f595df36d2dfc14559a60">CPU_SCS_O_NVIC_ICPR0</a>&#160;&#160;&#160;0x00000280</td></tr>
<tr class="separator:ac66ccd8bc76f595df36d2dfc14559a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3c3741b1d78d77bb17c8927930e810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adb3c3741b1d78d77bb17c8927930e810">CPU_SCS_O_NVIC_ICPR1</a>&#160;&#160;&#160;0x00000284</td></tr>
<tr class="separator:adb3c3741b1d78d77bb17c8927930e810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4668c9b546f8cc88c8f3a77982a6b9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4668c9b546f8cc88c8f3a77982a6b9b7">CPU_SCS_O_NVIC_IABR0</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:a4668c9b546f8cc88c8f3a77982a6b9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c0a3e33edc6ebfc4b664c6f3c34695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa0c0a3e33edc6ebfc4b664c6f3c34695">CPU_SCS_O_NVIC_IABR1</a>&#160;&#160;&#160;0x00000304</td></tr>
<tr class="separator:aa0c0a3e33edc6ebfc4b664c6f3c34695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ea5a2f8a7f678d625533e644629913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a74ea5a2f8a7f678d625533e644629913">CPU_SCS_O_NVIC_IPR0</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a74ea5a2f8a7f678d625533e644629913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2555f2b17e4a0aca3acea39e9a6e7e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2555f2b17e4a0aca3acea39e9a6e7e66">CPU_SCS_O_NVIC_IPR1</a>&#160;&#160;&#160;0x00000404</td></tr>
<tr class="separator:a2555f2b17e4a0aca3acea39e9a6e7e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1281857cecffe8def13aa85673a8caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac1281857cecffe8def13aa85673a8caf">CPU_SCS_O_NVIC_IPR2</a>&#160;&#160;&#160;0x00000408</td></tr>
<tr class="separator:ac1281857cecffe8def13aa85673a8caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f4d5b05553648963e3956b3efd2a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a69f4d5b05553648963e3956b3efd2a4c">CPU_SCS_O_NVIC_IPR3</a>&#160;&#160;&#160;0x0000040C</td></tr>
<tr class="separator:a69f4d5b05553648963e3956b3efd2a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ebc312e576f4e91cfc0bb31490a8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa1ebc312e576f4e91cfc0bb31490a8e5">CPU_SCS_O_NVIC_IPR4</a>&#160;&#160;&#160;0x00000410</td></tr>
<tr class="separator:aa1ebc312e576f4e91cfc0bb31490a8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0530be26f13519428227ee7ccaf06c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0530be26f13519428227ee7ccaf06c3d">CPU_SCS_O_NVIC_IPR5</a>&#160;&#160;&#160;0x00000414</td></tr>
<tr class="separator:a0530be26f13519428227ee7ccaf06c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4052f8c10dc8e821e2867080e103018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae4052f8c10dc8e821e2867080e103018">CPU_SCS_O_NVIC_IPR6</a>&#160;&#160;&#160;0x00000418</td></tr>
<tr class="separator:ae4052f8c10dc8e821e2867080e103018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02dad46bb25eebab76df384bcd08b8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a02dad46bb25eebab76df384bcd08b8a8">CPU_SCS_O_NVIC_IPR7</a>&#160;&#160;&#160;0x0000041C</td></tr>
<tr class="separator:a02dad46bb25eebab76df384bcd08b8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433efceeb78addc5cdfb7fda0d007543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a433efceeb78addc5cdfb7fda0d007543">CPU_SCS_O_NVIC_IPR8</a>&#160;&#160;&#160;0x00000420</td></tr>
<tr class="separator:a433efceeb78addc5cdfb7fda0d007543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae09e28cc795b5b93ecae74b3c931d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abae09e28cc795b5b93ecae74b3c931d3">CPU_SCS_O_CPUID</a>&#160;&#160;&#160;0x00000D00</td></tr>
<tr class="separator:abae09e28cc795b5b93ecae74b3c931d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c94af1309f12bb3075fe1d27e3eff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a92c94af1309f12bb3075fe1d27e3eff1">CPU_SCS_O_ICSR</a>&#160;&#160;&#160;0x00000D04</td></tr>
<tr class="separator:a92c94af1309f12bb3075fe1d27e3eff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cdf476ea41832de8bc2950e68a3d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af4cdf476ea41832de8bc2950e68a3d5c">CPU_SCS_O_VTOR</a>&#160;&#160;&#160;0x00000D08</td></tr>
<tr class="separator:af4cdf476ea41832de8bc2950e68a3d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6111ea733c802496e9876a94cc28b684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6111ea733c802496e9876a94cc28b684">CPU_SCS_O_AIRCR</a>&#160;&#160;&#160;0x00000D0C</td></tr>
<tr class="separator:a6111ea733c802496e9876a94cc28b684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbe5033bd9ec4360bd8893a61b2cb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4dbe5033bd9ec4360bd8893a61b2cb98">CPU_SCS_O_SCR</a>&#160;&#160;&#160;0x00000D10</td></tr>
<tr class="separator:a4dbe5033bd9ec4360bd8893a61b2cb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb22e21f4f2a3edee0b6b71bcef47a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acb22e21f4f2a3edee0b6b71bcef47a2d">CPU_SCS_O_CCR</a>&#160;&#160;&#160;0x00000D14</td></tr>
<tr class="separator:acb22e21f4f2a3edee0b6b71bcef47a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d6f010820a40bfe1d932902af6fa09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a46d6f010820a40bfe1d932902af6fa09">CPU_SCS_O_SHPR1</a>&#160;&#160;&#160;0x00000D18</td></tr>
<tr class="separator:a46d6f010820a40bfe1d932902af6fa09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f1212cebcfef3f7e40f02b57401dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a58f1212cebcfef3f7e40f02b57401dfa">CPU_SCS_O_SHPR2</a>&#160;&#160;&#160;0x00000D1C</td></tr>
<tr class="separator:a58f1212cebcfef3f7e40f02b57401dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88cd477256f492b3307b4d85f90c1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af88cd477256f492b3307b4d85f90c1dc">CPU_SCS_O_SHPR3</a>&#160;&#160;&#160;0x00000D20</td></tr>
<tr class="separator:af88cd477256f492b3307b4d85f90c1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23b8cfe6b6b93e8e850954942c46b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af23b8cfe6b6b93e8e850954942c46b84">CPU_SCS_O_SHCSR</a>&#160;&#160;&#160;0x00000D24</td></tr>
<tr class="separator:af23b8cfe6b6b93e8e850954942c46b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73892f473324024d9680b78c8ad84e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a73892f473324024d9680b78c8ad84e1c">CPU_SCS_O_CFSR</a>&#160;&#160;&#160;0x00000D28</td></tr>
<tr class="separator:a73892f473324024d9680b78c8ad84e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3063bc59e6ae3e91a201a56204d6d8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3063bc59e6ae3e91a201a56204d6d8fd">CPU_SCS_O_HFSR</a>&#160;&#160;&#160;0x00000D2C</td></tr>
<tr class="separator:a3063bc59e6ae3e91a201a56204d6d8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1f24ada7b0c57d2d35b6a94d3ad12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aba1f24ada7b0c57d2d35b6a94d3ad12f">CPU_SCS_O_DFSR</a>&#160;&#160;&#160;0x00000D30</td></tr>
<tr class="separator:aba1f24ada7b0c57d2d35b6a94d3ad12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de14cd9419fe0883366ca71f479b939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3de14cd9419fe0883366ca71f479b939">CPU_SCS_O_MMFAR</a>&#160;&#160;&#160;0x00000D34</td></tr>
<tr class="separator:a3de14cd9419fe0883366ca71f479b939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf26180e08e9deaebe98b1ba230452b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aeaf26180e08e9deaebe98b1ba230452b">CPU_SCS_O_BFAR</a>&#160;&#160;&#160;0x00000D38</td></tr>
<tr class="separator:aeaf26180e08e9deaebe98b1ba230452b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24e0ea061dacce496694b25a2f901b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af24e0ea061dacce496694b25a2f901b5">CPU_SCS_O_AFSR</a>&#160;&#160;&#160;0x00000D3C</td></tr>
<tr class="separator:af24e0ea061dacce496694b25a2f901b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833415017c026767f85218e4b8f66971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a833415017c026767f85218e4b8f66971">CPU_SCS_O_ID_PFR0</a>&#160;&#160;&#160;0x00000D40</td></tr>
<tr class="separator:a833415017c026767f85218e4b8f66971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d08c09430391807a4cf2a81a4a827e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad3d08c09430391807a4cf2a81a4a827e">CPU_SCS_O_ID_PFR1</a>&#160;&#160;&#160;0x00000D44</td></tr>
<tr class="separator:ad3d08c09430391807a4cf2a81a4a827e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b88bf7b2e1eb06445a9a24074aebac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8b88bf7b2e1eb06445a9a24074aebac2">CPU_SCS_O_ID_DFR0</a>&#160;&#160;&#160;0x00000D48</td></tr>
<tr class="separator:a8b88bf7b2e1eb06445a9a24074aebac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2098637d059eb18daf6af17a32218f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2098637d059eb18daf6af17a32218f23">CPU_SCS_O_ID_AFR0</a>&#160;&#160;&#160;0x00000D4C</td></tr>
<tr class="separator:a2098637d059eb18daf6af17a32218f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d96a81de90b7323f23d7b2fedfdc899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5d96a81de90b7323f23d7b2fedfdc899">CPU_SCS_O_ID_MMFR0</a>&#160;&#160;&#160;0x00000D50</td></tr>
<tr class="separator:a5d96a81de90b7323f23d7b2fedfdc899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b3441d849463f7fff96f53b082f725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab2b3441d849463f7fff96f53b082f725">CPU_SCS_O_ID_MMFR1</a>&#160;&#160;&#160;0x00000D54</td></tr>
<tr class="separator:ab2b3441d849463f7fff96f53b082f725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d4ae0cc660a15bc91d0c773c7b8a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af8d4ae0cc660a15bc91d0c773c7b8a63">CPU_SCS_O_ID_MMFR2</a>&#160;&#160;&#160;0x00000D58</td></tr>
<tr class="separator:af8d4ae0cc660a15bc91d0c773c7b8a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f40f5f6e108b4a5391afafafab6e601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1f40f5f6e108b4a5391afafafab6e601">CPU_SCS_O_ID_MMFR3</a>&#160;&#160;&#160;0x00000D5C</td></tr>
<tr class="separator:a1f40f5f6e108b4a5391afafafab6e601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a2ea227756d52c8fa5f18694d3024a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a45a2ea227756d52c8fa5f18694d3024a">CPU_SCS_O_ID_ISAR0</a>&#160;&#160;&#160;0x00000D60</td></tr>
<tr class="separator:a45a2ea227756d52c8fa5f18694d3024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2efb85babe18648f37ef6ce19969ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad2efb85babe18648f37ef6ce19969ca1">CPU_SCS_O_ID_ISAR1</a>&#160;&#160;&#160;0x00000D64</td></tr>
<tr class="separator:ad2efb85babe18648f37ef6ce19969ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c9ae9ac4bc7e903fcfe2d969681759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a40c9ae9ac4bc7e903fcfe2d969681759">CPU_SCS_O_ID_ISAR2</a>&#160;&#160;&#160;0x00000D68</td></tr>
<tr class="separator:a40c9ae9ac4bc7e903fcfe2d969681759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40d11343cd87b0234daf582a0934eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa40d11343cd87b0234daf582a0934eab">CPU_SCS_O_ID_ISAR3</a>&#160;&#160;&#160;0x00000D6C</td></tr>
<tr class="separator:aa40d11343cd87b0234daf582a0934eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7869ee8606cfd47fc38350b85d507a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7869ee8606cfd47fc38350b85d507a8c">CPU_SCS_O_ID_ISAR4</a>&#160;&#160;&#160;0x00000D70</td></tr>
<tr class="separator:a7869ee8606cfd47fc38350b85d507a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48423f5c3f68b45221ec2c17002adb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa48423f5c3f68b45221ec2c17002adb4">CPU_SCS_O_CPACR</a>&#160;&#160;&#160;0x00000D88</td></tr>
<tr class="separator:aa48423f5c3f68b45221ec2c17002adb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9b8db33401e599f0538f38cb0b7799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8e9b8db33401e599f0538f38cb0b7799">CPU_SCS_O_DHCSR</a>&#160;&#160;&#160;0x00000DF0</td></tr>
<tr class="separator:a8e9b8db33401e599f0538f38cb0b7799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b80c4ac4f209ebf2c6eebb84f3c0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a51b80c4ac4f209ebf2c6eebb84f3c0b2">CPU_SCS_O_DCRSR</a>&#160;&#160;&#160;0x00000DF4</td></tr>
<tr class="separator:a51b80c4ac4f209ebf2c6eebb84f3c0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5250cf1883b15b814816c6c702fb80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4e5250cf1883b15b814816c6c702fb80">CPU_SCS_O_DCRDR</a>&#160;&#160;&#160;0x00000DF8</td></tr>
<tr class="separator:a4e5250cf1883b15b814816c6c702fb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4a53317f06830e909da35f2843addc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aea4a53317f06830e909da35f2843addc">CPU_SCS_O_DEMCR</a>&#160;&#160;&#160;0x00000DFC</td></tr>
<tr class="separator:aea4a53317f06830e909da35f2843addc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649fda2e9942de02aa941370c93b9f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a649fda2e9942de02aa941370c93b9f40">CPU_SCS_O_STIR</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="separator:a649fda2e9942de02aa941370c93b9f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fea73f8f24e252e319ff58f02c6d057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7fea73f8f24e252e319ff58f02c6d057">CPU_SCS_ICTR_INTLINESNUM_W</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a7fea73f8f24e252e319ff58f02c6d057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca95316e120f13ba247f1cc4300f94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaca95316e120f13ba247f1cc4300f94d">CPU_SCS_ICTR_INTLINESNUM_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:aaca95316e120f13ba247f1cc4300f94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51223d97c3673da18b0b56ea0c1d29be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a51223d97c3673da18b0b56ea0c1d29be">CPU_SCS_ICTR_INTLINESNUM_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a51223d97c3673da18b0b56ea0c1d29be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ee3d62e9b13a24a9ebd3b77e61d2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa2ee3d62e9b13a24a9ebd3b77e61d2a0">CPU_SCS_ACTLR_DISFOLD</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:aa2ee3d62e9b13a24a9ebd3b77e61d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58dfbd3a9b070468580325d521b399b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a58dfbd3a9b070468580325d521b399b6">CPU_SCS_ACTLR_DISFOLD_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a58dfbd3a9b070468580325d521b399b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d031782230a595c48e765c8c2f1bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a67d031782230a595c48e765c8c2f1bfc">CPU_SCS_ACTLR_DISFOLD_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a67d031782230a595c48e765c8c2f1bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5f883a9646d1a03ede2e2fb42db923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ace5f883a9646d1a03ede2e2fb42db923">CPU_SCS_ACTLR_DISFOLD_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ace5f883a9646d1a03ede2e2fb42db923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812bf2f730c32dbbaa99af152493f48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a812bf2f730c32dbbaa99af152493f48c">CPU_SCS_ACTLR_DISDEFWBUF</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a812bf2f730c32dbbaa99af152493f48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163f714e1761acde8995f319ae5a3b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a163f714e1761acde8995f319ae5a3b58">CPU_SCS_ACTLR_DISDEFWBUF_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a163f714e1761acde8995f319ae5a3b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ecefb26b4bac608db2ff0112a356ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1ecefb26b4bac608db2ff0112a356ca4">CPU_SCS_ACTLR_DISDEFWBUF_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a1ecefb26b4bac608db2ff0112a356ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ec23f3191cb615dbc139e55395fce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab8ec23f3191cb615dbc139e55395fce0">CPU_SCS_ACTLR_DISDEFWBUF_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ab8ec23f3191cb615dbc139e55395fce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34652ec9523cba5d2bd5eb2a3d0365b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a34652ec9523cba5d2bd5eb2a3d0365b0">CPU_SCS_ACTLR_DISMCYCINT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a34652ec9523cba5d2bd5eb2a3d0365b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da082b48230de65e78b6fa75cedb67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8da082b48230de65e78b6fa75cedb67d">CPU_SCS_ACTLR_DISMCYCINT_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8da082b48230de65e78b6fa75cedb67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec1b220b2c51dd2bda6d5f88fed02ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7ec1b220b2c51dd2bda6d5f88fed02ab">CPU_SCS_ACTLR_DISMCYCINT_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a7ec1b220b2c51dd2bda6d5f88fed02ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9ba2603e24b390a3b47365670748bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7b9ba2603e24b390a3b47365670748bc">CPU_SCS_ACTLR_DISMCYCINT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7b9ba2603e24b390a3b47365670748bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1057acff544c3b87000c0ac2f64f3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac1057acff544c3b87000c0ac2f64f3ea">CPU_SCS_STCSR_COUNTFLAG</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ac1057acff544c3b87000c0ac2f64f3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3165b65b8531bda99d3569071864d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab3165b65b8531bda99d3569071864d9e">CPU_SCS_STCSR_COUNTFLAG_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ab3165b65b8531bda99d3569071864d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e5028b4a0b68fa5da9e0729f51f836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a11e5028b4a0b68fa5da9e0729f51f836">CPU_SCS_STCSR_COUNTFLAG_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a11e5028b4a0b68fa5da9e0729f51f836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674b2c23844c3653ba3cd007cd0ccf05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a674b2c23844c3653ba3cd007cd0ccf05">CPU_SCS_STCSR_COUNTFLAG_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a674b2c23844c3653ba3cd007cd0ccf05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f2ddca8fe1c285c2907a8c0cdfbb18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a66f2ddca8fe1c285c2907a8c0cdfbb18">CPU_SCS_STCSR_CLKSOURCE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a66f2ddca8fe1c285c2907a8c0cdfbb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ca1b548c6b1815655d67a5fad4c62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a63ca1b548c6b1815655d67a5fad4c62a">CPU_SCS_STCSR_CLKSOURCE_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a63ca1b548c6b1815655d67a5fad4c62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9749f9c685ddc445d6802c7547551ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af9749f9c685ddc445d6802c7547551ba">CPU_SCS_STCSR_CLKSOURCE_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:af9749f9c685ddc445d6802c7547551ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80348e8a3cec7088e00869d09fe2dc9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a80348e8a3cec7088e00869d09fe2dc9e">CPU_SCS_STCSR_CLKSOURCE_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a80348e8a3cec7088e00869d09fe2dc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca875153caaf184b483bb63fdbdc5f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aca875153caaf184b483bb63fdbdc5f06">CPU_SCS_STCSR_TICKINT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:aca875153caaf184b483bb63fdbdc5f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91254b0ea13944470fc252a4964c8268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a91254b0ea13944470fc252a4964c8268">CPU_SCS_STCSR_TICKINT_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a91254b0ea13944470fc252a4964c8268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1362beb224e029a4656a749262b106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2a1362beb224e029a4656a749262b106">CPU_SCS_STCSR_TICKINT_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a2a1362beb224e029a4656a749262b106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a3b2cc16fb7655056c948ad65a114b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab6a3b2cc16fb7655056c948ad65a114b">CPU_SCS_STCSR_TICKINT_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ab6a3b2cc16fb7655056c948ad65a114b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0dda6de1618dc28a3d5e833adf80a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa0dda6de1618dc28a3d5e833adf80a18">CPU_SCS_STCSR_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aa0dda6de1618dc28a3d5e833adf80a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72673f380fe7160f30a7da7c58fdc954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a72673f380fe7160f30a7da7c58fdc954">CPU_SCS_STCSR_ENABLE_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a72673f380fe7160f30a7da7c58fdc954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8d5d6cdcf99443ac9b4f09609701ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5f8d5d6cdcf99443ac9b4f09609701ab">CPU_SCS_STCSR_ENABLE_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a5f8d5d6cdcf99443ac9b4f09609701ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62ea67784e2a2a7e191b5134869044ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a62ea67784e2a2a7e191b5134869044ee">CPU_SCS_STCSR_ENABLE_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a62ea67784e2a2a7e191b5134869044ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569d063322c1575214ce31c4652ca3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a569d063322c1575214ce31c4652ca3a6">CPU_SCS_STRVR_RELOAD_W</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a569d063322c1575214ce31c4652ca3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde0620de6ae336c64b398cd82ecee68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afde0620de6ae336c64b398cd82ecee68">CPU_SCS_STRVR_RELOAD_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr class="separator:afde0620de6ae336c64b398cd82ecee68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac774d0850bbef4b14ba8580b8c83e985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac774d0850bbef4b14ba8580b8c83e985">CPU_SCS_STRVR_RELOAD_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac774d0850bbef4b14ba8580b8c83e985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f605f1487865a4b5566ea23b55a103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a80f605f1487865a4b5566ea23b55a103">CPU_SCS_STCVR_CURRENT_W</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a80f605f1487865a4b5566ea23b55a103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6afc6d0526fd648f552e3cf222775a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6afc6d0526fd648f552e3cf222775a58">CPU_SCS_STCVR_CURRENT_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr class="separator:a6afc6d0526fd648f552e3cf222775a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814cebf17e3018ec88f36c0ec9a24a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a814cebf17e3018ec88f36c0ec9a24a50">CPU_SCS_STCVR_CURRENT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a814cebf17e3018ec88f36c0ec9a24a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07af40b81728a842d9a38b06b986101a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a07af40b81728a842d9a38b06b986101a">CPU_SCS_STCR_NOREF</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a07af40b81728a842d9a38b06b986101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf897c1d7b7ea261ac634d838a1f9e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adf897c1d7b7ea261ac634d838a1f9e54">CPU_SCS_STCR_NOREF_BITN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:adf897c1d7b7ea261ac634d838a1f9e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92074e17188f825f0b3f5b6cdc015b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a92074e17188f825f0b3f5b6cdc015b4b">CPU_SCS_STCR_NOREF_M</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a92074e17188f825f0b3f5b6cdc015b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe6c2f2b260d34e7e9214f7d6db70e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afbe6c2f2b260d34e7e9214f7d6db70e8">CPU_SCS_STCR_NOREF_S</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:afbe6c2f2b260d34e7e9214f7d6db70e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60afb740828ec263897ecc28a7bee497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a60afb740828ec263897ecc28a7bee497">CPU_SCS_STCR_SKEW</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a60afb740828ec263897ecc28a7bee497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053e1f79289bce16285aca4e4b0914ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a053e1f79289bce16285aca4e4b0914ae">CPU_SCS_STCR_SKEW_BITN</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a053e1f79289bce16285aca4e4b0914ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148d8e9106fe3fc5b28150be4ab23da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a148d8e9106fe3fc5b28150be4ab23da9">CPU_SCS_STCR_SKEW_M</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a148d8e9106fe3fc5b28150be4ab23da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4602ce84788b2da88123fc3a71401ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa4602ce84788b2da88123fc3a71401ff">CPU_SCS_STCR_SKEW_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:aa4602ce84788b2da88123fc3a71401ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6b4122393a5d449ebe7bdba80cc292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9c6b4122393a5d449ebe7bdba80cc292">CPU_SCS_STCR_TENMS_W</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a9c6b4122393a5d449ebe7bdba80cc292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94877c20499f622c533741baa6cd5a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a94877c20499f622c533741baa6cd5a1a">CPU_SCS_STCR_TENMS_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr class="separator:a94877c20499f622c533741baa6cd5a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ecc1c0f22ad217c2c2c88d47fb07573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1ecc1c0f22ad217c2c2c88d47fb07573">CPU_SCS_STCR_TENMS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1ecc1c0f22ad217c2c2c88d47fb07573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a35c23e02dad138e05db1480a70f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af6a35c23e02dad138e05db1480a70f3b">CPU_SCS_NVIC_ISER0_SETENA31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:af6a35c23e02dad138e05db1480a70f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79cf414493316193e5f5fe8ad0ce4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab79cf414493316193e5f5fe8ad0ce4ac">CPU_SCS_NVIC_ISER0_SETENA31_BITN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab79cf414493316193e5f5fe8ad0ce4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41dbc0699313989e92e8ff4d5084c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae41dbc0699313989e92e8ff4d5084c6d">CPU_SCS_NVIC_ISER0_SETENA31_M</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ae41dbc0699313989e92e8ff4d5084c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9aa48002464b4d87077bc0c5d118927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab9aa48002464b4d87077bc0c5d118927">CPU_SCS_NVIC_ISER0_SETENA31_S</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab9aa48002464b4d87077bc0c5d118927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f5e00e8fc3e286745a5dd6753ffdd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a89f5e00e8fc3e286745a5dd6753ffdd6">CPU_SCS_NVIC_ISER0_SETENA30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a89f5e00e8fc3e286745a5dd6753ffdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192b0795a83207a28d8cde9205930a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a192b0795a83207a28d8cde9205930a44">CPU_SCS_NVIC_ISER0_SETENA30_BITN</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a192b0795a83207a28d8cde9205930a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3284ee570da1c6da4d88a14fdca4a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad3284ee570da1c6da4d88a14fdca4a8d">CPU_SCS_NVIC_ISER0_SETENA30_M</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ad3284ee570da1c6da4d88a14fdca4a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29cbab35c1772627eca2f8f6869d51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab29cbab35c1772627eca2f8f6869d51b">CPU_SCS_NVIC_ISER0_SETENA30_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ab29cbab35c1772627eca2f8f6869d51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f67b422470eb4c9321fde8fe3eddd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7f67b422470eb4c9321fde8fe3eddd30">CPU_SCS_NVIC_ISER0_SETENA29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a7f67b422470eb4c9321fde8fe3eddd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71424b49068f16b53b4ad33f1d059083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a71424b49068f16b53b4ad33f1d059083">CPU_SCS_NVIC_ISER0_SETENA29_BITN</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a71424b49068f16b53b4ad33f1d059083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3cdbf04ad664df3e892b9e29563df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0d3cdbf04ad664df3e892b9e29563df9">CPU_SCS_NVIC_ISER0_SETENA29_M</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a0d3cdbf04ad664df3e892b9e29563df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d20ece4ebdf78adde63a36851e44da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0d20ece4ebdf78adde63a36851e44da5">CPU_SCS_NVIC_ISER0_SETENA29_S</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a0d20ece4ebdf78adde63a36851e44da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40603fcbc128cecc1991df73ac7f0a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a40603fcbc128cecc1991df73ac7f0a4c">CPU_SCS_NVIC_ISER0_SETENA28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a40603fcbc128cecc1991df73ac7f0a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a731b9c0ca4c03756a90b3301542feeaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a731b9c0ca4c03756a90b3301542feeaf">CPU_SCS_NVIC_ISER0_SETENA28_BITN</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a731b9c0ca4c03756a90b3301542feeaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5110e25c1390abdcca804a7c2338993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa5110e25c1390abdcca804a7c2338993">CPU_SCS_NVIC_ISER0_SETENA28_M</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:aa5110e25c1390abdcca804a7c2338993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66f03a05e95ae4692a1e309291141e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae66f03a05e95ae4692a1e309291141e0">CPU_SCS_NVIC_ISER0_SETENA28_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ae66f03a05e95ae4692a1e309291141e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020ab27272510ff9aa07f7e59d00ed08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a020ab27272510ff9aa07f7e59d00ed08">CPU_SCS_NVIC_ISER0_SETENA27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a020ab27272510ff9aa07f7e59d00ed08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528a217ff8047ba8abc9547c5fce5442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a528a217ff8047ba8abc9547c5fce5442">CPU_SCS_NVIC_ISER0_SETENA27_BITN</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a528a217ff8047ba8abc9547c5fce5442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35a06fd6f5e52bde0fcd8351b55c805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad35a06fd6f5e52bde0fcd8351b55c805">CPU_SCS_NVIC_ISER0_SETENA27_M</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:ad35a06fd6f5e52bde0fcd8351b55c805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5e54ffa2a26655b3ab991c9e3c1d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1e5e54ffa2a26655b3ab991c9e3c1d3c">CPU_SCS_NVIC_ISER0_SETENA27_S</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a1e5e54ffa2a26655b3ab991c9e3c1d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0cc1e4c88fcc1a2cfa92c0d51141a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad0cc1e4c88fcc1a2cfa92c0d51141a14">CPU_SCS_NVIC_ISER0_SETENA26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ad0cc1e4c88fcc1a2cfa92c0d51141a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ca42f7f9a8630a99ff1cc6a224dd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af7ca42f7f9a8630a99ff1cc6a224dd55">CPU_SCS_NVIC_ISER0_SETENA26_BITN</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:af7ca42f7f9a8630a99ff1cc6a224dd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dcb60cc1cecb13343483bf130f7b572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1dcb60cc1cecb13343483bf130f7b572">CPU_SCS_NVIC_ISER0_SETENA26_M</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a1dcb60cc1cecb13343483bf130f7b572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf2bd0232b5cca0550b4c2faaa0ced9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9cf2bd0232b5cca0550b4c2faaa0ced9">CPU_SCS_NVIC_ISER0_SETENA26_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a9cf2bd0232b5cca0550b4c2faaa0ced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a78fd6e1f7a4e031514a9722c91fd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3a78fd6e1f7a4e031514a9722c91fd97">CPU_SCS_NVIC_ISER0_SETENA25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a3a78fd6e1f7a4e031514a9722c91fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f91e3729da96fa28f6a2b1f77ecb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a35f91e3729da96fa28f6a2b1f77ecb17">CPU_SCS_NVIC_ISER0_SETENA25_BITN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a35f91e3729da96fa28f6a2b1f77ecb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81f645d8e4fc87d77a546eabc8c3853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab81f645d8e4fc87d77a546eabc8c3853">CPU_SCS_NVIC_ISER0_SETENA25_M</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:ab81f645d8e4fc87d77a546eabc8c3853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e04f15476946d24d7a87bf6170d2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa5e04f15476946d24d7a87bf6170d2fb">CPU_SCS_NVIC_ISER0_SETENA25_S</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:aa5e04f15476946d24d7a87bf6170d2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64b88e07db366e66fba16ae3e7e0f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af64b88e07db366e66fba16ae3e7e0f2e">CPU_SCS_NVIC_ISER0_SETENA24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:af64b88e07db366e66fba16ae3e7e0f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f4e45f9c257d6dbb205f062db391e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a68f4e45f9c257d6dbb205f062db391e5">CPU_SCS_NVIC_ISER0_SETENA24_BITN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a68f4e45f9c257d6dbb205f062db391e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7691be105eb62bba35618fa79788321f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7691be105eb62bba35618fa79788321f">CPU_SCS_NVIC_ISER0_SETENA24_M</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a7691be105eb62bba35618fa79788321f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d1ebf069e4573641973aad24b69824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa2d1ebf069e4573641973aad24b69824">CPU_SCS_NVIC_ISER0_SETENA24_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aa2d1ebf069e4573641973aad24b69824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673cef310b2bfee1eaf09dffeeb8ccda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a673cef310b2bfee1eaf09dffeeb8ccda">CPU_SCS_NVIC_ISER0_SETENA23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a673cef310b2bfee1eaf09dffeeb8ccda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbb6cf643457b74308efd7d1d11fb12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abfbb6cf643457b74308efd7d1d11fb12">CPU_SCS_NVIC_ISER0_SETENA23_BITN</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:abfbb6cf643457b74308efd7d1d11fb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2837df53c81d6fcd98318dd015b58463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2837df53c81d6fcd98318dd015b58463">CPU_SCS_NVIC_ISER0_SETENA23_M</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a2837df53c81d6fcd98318dd015b58463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512efc929b8475deb54a9566d920fe85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a512efc929b8475deb54a9566d920fe85">CPU_SCS_NVIC_ISER0_SETENA23_S</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a512efc929b8475deb54a9566d920fe85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5372588b974a94c5c93b6930356844d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5372588b974a94c5c93b6930356844d6">CPU_SCS_NVIC_ISER0_SETENA22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a5372588b974a94c5c93b6930356844d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad322b2a8a8194b33ef90b6d30508cded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad322b2a8a8194b33ef90b6d30508cded">CPU_SCS_NVIC_ISER0_SETENA22_BITN</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ad322b2a8a8194b33ef90b6d30508cded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48a85ccde96ce84b13ca0853d2a8499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab48a85ccde96ce84b13ca0853d2a8499">CPU_SCS_NVIC_ISER0_SETENA22_M</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:ab48a85ccde96ce84b13ca0853d2a8499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760e814c70c964eda1ebad3ba4cd40b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a760e814c70c964eda1ebad3ba4cd40b3">CPU_SCS_NVIC_ISER0_SETENA22_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a760e814c70c964eda1ebad3ba4cd40b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a5f2a51ad29ca702b10bc6f3ac84ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a22a5f2a51ad29ca702b10bc6f3ac84ec">CPU_SCS_NVIC_ISER0_SETENA21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a22a5f2a51ad29ca702b10bc6f3ac84ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d8f15671f1de4e0b8d768849b9013c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a51d8f15671f1de4e0b8d768849b9013c">CPU_SCS_NVIC_ISER0_SETENA21_BITN</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a51d8f15671f1de4e0b8d768849b9013c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8d0677e9fbea0dbc7b19c1bb7d4e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8b8d0677e9fbea0dbc7b19c1bb7d4e6d">CPU_SCS_NVIC_ISER0_SETENA21_M</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a8b8d0677e9fbea0dbc7b19c1bb7d4e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390176750765d0010c076b0167165818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a390176750765d0010c076b0167165818">CPU_SCS_NVIC_ISER0_SETENA21_S</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a390176750765d0010c076b0167165818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5286e484418642d36333f8f0a55fe7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5286e484418642d36333f8f0a55fe7b8">CPU_SCS_NVIC_ISER0_SETENA20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a5286e484418642d36333f8f0a55fe7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4913d252db8cf21a26c6f7bb14d20dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4913d252db8cf21a26c6f7bb14d20dda">CPU_SCS_NVIC_ISER0_SETENA20_BITN</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a4913d252db8cf21a26c6f7bb14d20dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e21f4a5d989396741019d5cab8a11cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2e21f4a5d989396741019d5cab8a11cc">CPU_SCS_NVIC_ISER0_SETENA20_M</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a2e21f4a5d989396741019d5cab8a11cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88fe7139948e02ea7f38fb8026ebf983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a88fe7139948e02ea7f38fb8026ebf983">CPU_SCS_NVIC_ISER0_SETENA20_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a88fe7139948e02ea7f38fb8026ebf983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0de5f67368aabecc4822b640365dfde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa0de5f67368aabecc4822b640365dfde">CPU_SCS_NVIC_ISER0_SETENA19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:aa0de5f67368aabecc4822b640365dfde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21276c9e0dc81c4344446ffb48c52e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a21276c9e0dc81c4344446ffb48c52e9b">CPU_SCS_NVIC_ISER0_SETENA19_BITN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a21276c9e0dc81c4344446ffb48c52e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aad1b43c11047f8e586be487b7736ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1aad1b43c11047f8e586be487b7736ae">CPU_SCS_NVIC_ISER0_SETENA19_M</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a1aad1b43c11047f8e586be487b7736ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a561cf621b3b3d9c96fd861f27d53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a69a561cf621b3b3d9c96fd861f27d53a">CPU_SCS_NVIC_ISER0_SETENA19_S</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a69a561cf621b3b3d9c96fd861f27d53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72596373b9e2867bfa36de6079b7b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae72596373b9e2867bfa36de6079b7b91">CPU_SCS_NVIC_ISER0_SETENA18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ae72596373b9e2867bfa36de6079b7b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155d1b151643d062568ee60c08f2a090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a155d1b151643d062568ee60c08f2a090">CPU_SCS_NVIC_ISER0_SETENA18_BITN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a155d1b151643d062568ee60c08f2a090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c43614274b8e1cea695aae82343f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa4c43614274b8e1cea695aae82343f13">CPU_SCS_NVIC_ISER0_SETENA18_M</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:aa4c43614274b8e1cea695aae82343f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be4adf5e035ea3d856228f1ea4b23cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8be4adf5e035ea3d856228f1ea4b23cd">CPU_SCS_NVIC_ISER0_SETENA18_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a8be4adf5e035ea3d856228f1ea4b23cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab491cba817135302e69000e3fb8353ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab491cba817135302e69000e3fb8353ba">CPU_SCS_NVIC_ISER0_SETENA17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ab491cba817135302e69000e3fb8353ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa928dad30b6941842c927e204051b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afa928dad30b6941842c927e204051b1f">CPU_SCS_NVIC_ISER0_SETENA17_BITN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:afa928dad30b6941842c927e204051b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545e6a34f8e2fd9c2af634fbec739c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a545e6a34f8e2fd9c2af634fbec739c3b">CPU_SCS_NVIC_ISER0_SETENA17_M</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a545e6a34f8e2fd9c2af634fbec739c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33adeb09846b75be9f8b0720c36199b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a33adeb09846b75be9f8b0720c36199b1">CPU_SCS_NVIC_ISER0_SETENA17_S</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a33adeb09846b75be9f8b0720c36199b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d99cac62c85400d7711b6427d4a297c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1d99cac62c85400d7711b6427d4a297c">CPU_SCS_NVIC_ISER0_SETENA16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a1d99cac62c85400d7711b6427d4a297c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0c66e92a14b29f51569ef28ac8e7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8c0c66e92a14b29f51569ef28ac8e7ee">CPU_SCS_NVIC_ISER0_SETENA16_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a8c0c66e92a14b29f51569ef28ac8e7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ae19ea8cd0788e184cac8d6a856646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a37ae19ea8cd0788e184cac8d6a856646">CPU_SCS_NVIC_ISER0_SETENA16_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a37ae19ea8cd0788e184cac8d6a856646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10cbd9530701a2037b9c3d29fe4470e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac10cbd9530701a2037b9c3d29fe4470e">CPU_SCS_NVIC_ISER0_SETENA16_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ac10cbd9530701a2037b9c3d29fe4470e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9ab12d9a7cb03efd83ca523c639b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afa9ab12d9a7cb03efd83ca523c639b2d">CPU_SCS_NVIC_ISER0_SETENA15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:afa9ab12d9a7cb03efd83ca523c639b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a0b4e4d4dddb5388f81e82f6536704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac0a0b4e4d4dddb5388f81e82f6536704">CPU_SCS_NVIC_ISER0_SETENA15_BITN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ac0a0b4e4d4dddb5388f81e82f6536704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebc33065d44f6ca93b178c9e0c718e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7ebc33065d44f6ca93b178c9e0c718e1">CPU_SCS_NVIC_ISER0_SETENA15_M</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a7ebc33065d44f6ca93b178c9e0c718e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240b751c39ffe54e3d4190446d4a5e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a240b751c39ffe54e3d4190446d4a5e05">CPU_SCS_NVIC_ISER0_SETENA15_S</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a240b751c39ffe54e3d4190446d4a5e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee027c1ab475176117c06469e44de8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0ee027c1ab475176117c06469e44de8e">CPU_SCS_NVIC_ISER0_SETENA14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:a0ee027c1ab475176117c06469e44de8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb15f9eb78763d5d766f759fc47ddee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aebb15f9eb78763d5d766f759fc47ddee">CPU_SCS_NVIC_ISER0_SETENA14_BITN</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:aebb15f9eb78763d5d766f759fc47ddee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed34839b4af8ffbb6b370482a0c9fd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aed34839b4af8ffbb6b370482a0c9fd92">CPU_SCS_NVIC_ISER0_SETENA14_M</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:aed34839b4af8ffbb6b370482a0c9fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5354c2e7f3c114ca56ca90e22a8610b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5354c2e7f3c114ca56ca90e22a8610b5">CPU_SCS_NVIC_ISER0_SETENA14_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a5354c2e7f3c114ca56ca90e22a8610b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5cd9ab327aa5faa5f71c2500ab851c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa5cd9ab327aa5faa5f71c2500ab851c1">CPU_SCS_NVIC_ISER0_SETENA13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:aa5cd9ab327aa5faa5f71c2500ab851c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85647478a375883741fd170a4c2f0793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a85647478a375883741fd170a4c2f0793">CPU_SCS_NVIC_ISER0_SETENA13_BITN</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a85647478a375883741fd170a4c2f0793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ba5093835fa156b99ecc71efd669dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab7ba5093835fa156b99ecc71efd669dd">CPU_SCS_NVIC_ISER0_SETENA13_M</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ab7ba5093835fa156b99ecc71efd669dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4f18677e99922e4fa70944e14409e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adb4f18677e99922e4fa70944e14409e6">CPU_SCS_NVIC_ISER0_SETENA13_S</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:adb4f18677e99922e4fa70944e14409e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0e568afb00172a7fc45e8d48d3c0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aab0e568afb00172a7fc45e8d48d3c0fc">CPU_SCS_NVIC_ISER0_SETENA12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:aab0e568afb00172a7fc45e8d48d3c0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e94170efd4f38ae1f4f83a33c41f515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0e94170efd4f38ae1f4f83a33c41f515">CPU_SCS_NVIC_ISER0_SETENA12_BITN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a0e94170efd4f38ae1f4f83a33c41f515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af42eb46e01da33192d4896366c4a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4af42eb46e01da33192d4896366c4a4c">CPU_SCS_NVIC_ISER0_SETENA12_M</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a4af42eb46e01da33192d4896366c4a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddc1e1fb646b4a625e9ade0b6b9999f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0ddc1e1fb646b4a625e9ade0b6b9999f">CPU_SCS_NVIC_ISER0_SETENA12_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a0ddc1e1fb646b4a625e9ade0b6b9999f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6209a9d952080a770d023afa5ab1a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac6209a9d952080a770d023afa5ab1a7e">CPU_SCS_NVIC_ISER0_SETENA11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ac6209a9d952080a770d023afa5ab1a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f3a9f657818e6c4562ae164f6f1577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a12f3a9f657818e6c4562ae164f6f1577">CPU_SCS_NVIC_ISER0_SETENA11_BITN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a12f3a9f657818e6c4562ae164f6f1577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fde3168946bc10af449a02a2cf1047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad8fde3168946bc10af449a02a2cf1047">CPU_SCS_NVIC_ISER0_SETENA11_M</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ad8fde3168946bc10af449a02a2cf1047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5975c4a257ae79f93fac1940470035fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5975c4a257ae79f93fac1940470035fd">CPU_SCS_NVIC_ISER0_SETENA11_S</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a5975c4a257ae79f93fac1940470035fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e424554b74495caee376dbf34b0317e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1e424554b74495caee376dbf34b0317e">CPU_SCS_NVIC_ISER0_SETENA10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a1e424554b74495caee376dbf34b0317e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a1c9c25a9d3fbcfd622bd393c5fbed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab4a1c9c25a9d3fbcfd622bd393c5fbed">CPU_SCS_NVIC_ISER0_SETENA10_BITN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ab4a1c9c25a9d3fbcfd622bd393c5fbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394dee108d22816f3d482616b49e0638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a394dee108d22816f3d482616b49e0638">CPU_SCS_NVIC_ISER0_SETENA10_M</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a394dee108d22816f3d482616b49e0638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc82ebe1177b9ba8898554de39e6f57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abc82ebe1177b9ba8898554de39e6f57c">CPU_SCS_NVIC_ISER0_SETENA10_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:abc82ebe1177b9ba8898554de39e6f57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1411a8f0829e3f4ce0190606fc90d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1b1411a8f0829e3f4ce0190606fc90d3">CPU_SCS_NVIC_ISER0_SETENA9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a1b1411a8f0829e3f4ce0190606fc90d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffed15d41a64a41c16436c3cca0e5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afffed15d41a64a41c16436c3cca0e5dd">CPU_SCS_NVIC_ISER0_SETENA9_BITN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:afffed15d41a64a41c16436c3cca0e5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5578510dbe19aca38b4b865b820f6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af5578510dbe19aca38b4b865b820f6e9">CPU_SCS_NVIC_ISER0_SETENA9_M</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:af5578510dbe19aca38b4b865b820f6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859245b409b0b39887cc57ec5b1c0e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a859245b409b0b39887cc57ec5b1c0e4d">CPU_SCS_NVIC_ISER0_SETENA9_S</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a859245b409b0b39887cc57ec5b1c0e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592c9748c9759988d94d2b09361f5874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a592c9748c9759988d94d2b09361f5874">CPU_SCS_NVIC_ISER0_SETENA8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a592c9748c9759988d94d2b09361f5874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ed6dd1eab8712e1a2b61ce7f453a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a06ed6dd1eab8712e1a2b61ce7f453a43">CPU_SCS_NVIC_ISER0_SETENA8_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a06ed6dd1eab8712e1a2b61ce7f453a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f588110f400a0559538b82f736c9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a12f588110f400a0559538b82f736c9b9">CPU_SCS_NVIC_ISER0_SETENA8_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a12f588110f400a0559538b82f736c9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff196438ce4a7bc387436af46b94ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4ff196438ce4a7bc387436af46b94ba1">CPU_SCS_NVIC_ISER0_SETENA8_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4ff196438ce4a7bc387436af46b94ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b35fad5e7fce0fa22b7c98418a70d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af1b35fad5e7fce0fa22b7c98418a70d0">CPU_SCS_NVIC_ISER0_SETENA7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:af1b35fad5e7fce0fa22b7c98418a70d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2862df42f81c15b6a4f6923a441cf4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2862df42f81c15b6a4f6923a441cf4a2">CPU_SCS_NVIC_ISER0_SETENA7_BITN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a2862df42f81c15b6a4f6923a441cf4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23720b84cb8a4702291ce5aec7dfbfee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a23720b84cb8a4702291ce5aec7dfbfee">CPU_SCS_NVIC_ISER0_SETENA7_M</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a23720b84cb8a4702291ce5aec7dfbfee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f344a7e0551fd5cadcee367b9582c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0f344a7e0551fd5cadcee367b9582c73">CPU_SCS_NVIC_ISER0_SETENA7_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a0f344a7e0551fd5cadcee367b9582c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ade4520d940c9561f697c08ecbae63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a32ade4520d940c9561f697c08ecbae63">CPU_SCS_NVIC_ISER0_SETENA6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a32ade4520d940c9561f697c08ecbae63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8980bfe709de6127eef541b168c7aadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8980bfe709de6127eef541b168c7aadf">CPU_SCS_NVIC_ISER0_SETENA6_BITN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a8980bfe709de6127eef541b168c7aadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71c1621691022ca85e79b5b9214a985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad71c1621691022ca85e79b5b9214a985">CPU_SCS_NVIC_ISER0_SETENA6_M</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ad71c1621691022ca85e79b5b9214a985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91a018240edca7b8e0a0eae5ef4db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae91a018240edca7b8e0a0eae5ef4db59">CPU_SCS_NVIC_ISER0_SETENA6_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ae91a018240edca7b8e0a0eae5ef4db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ceec4ca2c0ff11c868633a92cade330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5ceec4ca2c0ff11c868633a92cade330">CPU_SCS_NVIC_ISER0_SETENA5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a5ceec4ca2c0ff11c868633a92cade330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa68ccee12f63ff37084a824e34fe899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaa68ccee12f63ff37084a824e34fe899">CPU_SCS_NVIC_ISER0_SETENA5_BITN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aaa68ccee12f63ff37084a824e34fe899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa143d7ece6e25e0b6bb368b29aa720e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa143d7ece6e25e0b6bb368b29aa720e5">CPU_SCS_NVIC_ISER0_SETENA5_M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:aa143d7ece6e25e0b6bb368b29aa720e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3652bc5bce514c2f878a3cc99a75a669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3652bc5bce514c2f878a3cc99a75a669">CPU_SCS_NVIC_ISER0_SETENA5_S</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a3652bc5bce514c2f878a3cc99a75a669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf20a5f4a02aa5806a1e890d60e7499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afaf20a5f4a02aa5806a1e890d60e7499">CPU_SCS_NVIC_ISER0_SETENA4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:afaf20a5f4a02aa5806a1e890d60e7499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5657c5f37aba080fa83af5f8ca92c9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5657c5f37aba080fa83af5f8ca92c9d4">CPU_SCS_NVIC_ISER0_SETENA4_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a5657c5f37aba080fa83af5f8ca92c9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7e1b033070c86a48ba2d0c0a7c6a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3b7e1b033070c86a48ba2d0c0a7c6a99">CPU_SCS_NVIC_ISER0_SETENA4_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a3b7e1b033070c86a48ba2d0c0a7c6a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f43e2a7f63dc1efe0e4a8c7b34f20ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5f43e2a7f63dc1efe0e4a8c7b34f20ab">CPU_SCS_NVIC_ISER0_SETENA4_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a5f43e2a7f63dc1efe0e4a8c7b34f20ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada459ba92cca1395cb2591f1dcc4cda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ada459ba92cca1395cb2591f1dcc4cda8">CPU_SCS_NVIC_ISER0_SETENA3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ada459ba92cca1395cb2591f1dcc4cda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8483d147656709d86f5b4aef8ed27471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8483d147656709d86f5b4aef8ed27471">CPU_SCS_NVIC_ISER0_SETENA3_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a8483d147656709d86f5b4aef8ed27471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01e2b7a973c0f551c2c21cf09da284e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad01e2b7a973c0f551c2c21cf09da284e">CPU_SCS_NVIC_ISER0_SETENA3_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ad01e2b7a973c0f551c2c21cf09da284e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf4dd9e204f450aa003a523b3e419ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6cf4dd9e204f450aa003a523b3e419ab">CPU_SCS_NVIC_ISER0_SETENA3_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6cf4dd9e204f450aa003a523b3e419ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864aecf97c258907319184c75a75fff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a864aecf97c258907319184c75a75fff4">CPU_SCS_NVIC_ISER0_SETENA2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a864aecf97c258907319184c75a75fff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1142363b87ea8aed0b48a049d285fbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1142363b87ea8aed0b48a049d285fbb0">CPU_SCS_NVIC_ISER0_SETENA2_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a1142363b87ea8aed0b48a049d285fbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e3851c18a11ed9f20274f7f1ad292c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a32e3851c18a11ed9f20274f7f1ad292c">CPU_SCS_NVIC_ISER0_SETENA2_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a32e3851c18a11ed9f20274f7f1ad292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72de7734f70785a28a35bb7f804ffa2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a72de7734f70785a28a35bb7f804ffa2a">CPU_SCS_NVIC_ISER0_SETENA2_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a72de7734f70785a28a35bb7f804ffa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb80d283a231b40ee7c2c9cb21ab7920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afb80d283a231b40ee7c2c9cb21ab7920">CPU_SCS_NVIC_ISER0_SETENA1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:afb80d283a231b40ee7c2c9cb21ab7920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88af7a553ae65819843aa1a884aa1695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a88af7a553ae65819843aa1a884aa1695">CPU_SCS_NVIC_ISER0_SETENA1_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a88af7a553ae65819843aa1a884aa1695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a3da9a7aca798183d4ae427f4f9377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a07a3da9a7aca798183d4ae427f4f9377">CPU_SCS_NVIC_ISER0_SETENA1_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a07a3da9a7aca798183d4ae427f4f9377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca1184363d56a516ff1e3f515a1b5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acca1184363d56a516ff1e3f515a1b5ba">CPU_SCS_NVIC_ISER0_SETENA1_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:acca1184363d56a516ff1e3f515a1b5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbc8d9af8c88434586ae4d8c9cf57cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abbbc8d9af8c88434586ae4d8c9cf57cc">CPU_SCS_NVIC_ISER0_SETENA0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:abbbc8d9af8c88434586ae4d8c9cf57cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff15e87e148c34be6f58ecdf6908d053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aff15e87e148c34be6f58ecdf6908d053">CPU_SCS_NVIC_ISER0_SETENA0_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aff15e87e148c34be6f58ecdf6908d053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e4c10a66f5164fdc265ed264dfc15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a29e4c10a66f5164fdc265ed264dfc15d">CPU_SCS_NVIC_ISER0_SETENA0_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a29e4c10a66f5164fdc265ed264dfc15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a5318c52f2048703b585dbf7dd37b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a99a5318c52f2048703b585dbf7dd37b5">CPU_SCS_NVIC_ISER0_SETENA0_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a99a5318c52f2048703b585dbf7dd37b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1e45757da9ee3b6f2c5124f0cefdc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acb1e45757da9ee3b6f2c5124f0cefdc8">CPU_SCS_NVIC_ISER1_SETENA33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:acb1e45757da9ee3b6f2c5124f0cefdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0115ef739124d29546a637f2dc12145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab0115ef739124d29546a637f2dc12145">CPU_SCS_NVIC_ISER1_SETENA33_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ab0115ef739124d29546a637f2dc12145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8112be2200c4c2ead2d8bf8f143392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4e8112be2200c4c2ead2d8bf8f143392">CPU_SCS_NVIC_ISER1_SETENA33_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a4e8112be2200c4c2ead2d8bf8f143392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7749482af89e3d482fbcaa1633ea118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af7749482af89e3d482fbcaa1633ea118">CPU_SCS_NVIC_ISER1_SETENA33_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:af7749482af89e3d482fbcaa1633ea118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542fce94156fde758ef0b2954cbb0272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a542fce94156fde758ef0b2954cbb0272">CPU_SCS_NVIC_ISER1_SETENA32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a542fce94156fde758ef0b2954cbb0272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e47a467e7ab20881296a7788788e02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4e47a467e7ab20881296a7788788e02d">CPU_SCS_NVIC_ISER1_SETENA32_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4e47a467e7ab20881296a7788788e02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ae60da7ee44d34ad4704a4dd7b644d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac7ae60da7ee44d34ad4704a4dd7b644d">CPU_SCS_NVIC_ISER1_SETENA32_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ac7ae60da7ee44d34ad4704a4dd7b644d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5c6ad3631d02db9cf4eff72d8c0418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ace5c6ad3631d02db9cf4eff72d8c0418">CPU_SCS_NVIC_ISER1_SETENA32_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ace5c6ad3631d02db9cf4eff72d8c0418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceeba0b482ea32aff2a89ebdb01d4cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aceeba0b482ea32aff2a89ebdb01d4cf7">CPU_SCS_NVIC_ICER0_CLRENA31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:aceeba0b482ea32aff2a89ebdb01d4cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0340d5ac590e3f2b480d340dca4cee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa0340d5ac590e3f2b480d340dca4cee8">CPU_SCS_NVIC_ICER0_CLRENA31_BITN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:aa0340d5ac590e3f2b480d340dca4cee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34d3cbc78b159184ffe3aee22ee7809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab34d3cbc78b159184ffe3aee22ee7809">CPU_SCS_NVIC_ICER0_CLRENA31_M</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ab34d3cbc78b159184ffe3aee22ee7809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6019fcc5ddbbb6eec902920049222dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6019fcc5ddbbb6eec902920049222dab">CPU_SCS_NVIC_ICER0_CLRENA31_S</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a6019fcc5ddbbb6eec902920049222dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7c35d85d55d4fd1ed7b69d63cff77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7a7c35d85d55d4fd1ed7b69d63cff77a">CPU_SCS_NVIC_ICER0_CLRENA30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a7a7c35d85d55d4fd1ed7b69d63cff77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fe7a009a824f07dd5d16314d7b5f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a26fe7a009a824f07dd5d16314d7b5f21">CPU_SCS_NVIC_ICER0_CLRENA30_BITN</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a26fe7a009a824f07dd5d16314d7b5f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8de121a267853288533e2814815977e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa8de121a267853288533e2814815977e">CPU_SCS_NVIC_ICER0_CLRENA30_M</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:aa8de121a267853288533e2814815977e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c84212fb7fdd4822137353c255e3440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3c84212fb7fdd4822137353c255e3440">CPU_SCS_NVIC_ICER0_CLRENA30_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a3c84212fb7fdd4822137353c255e3440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6361f6213c6d2af6f206e3b62de46210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6361f6213c6d2af6f206e3b62de46210">CPU_SCS_NVIC_ICER0_CLRENA29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a6361f6213c6d2af6f206e3b62de46210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5ccd196b08a03d4d7c731d03c8eab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5f5ccd196b08a03d4d7c731d03c8eab0">CPU_SCS_NVIC_ICER0_CLRENA29_BITN</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a5f5ccd196b08a03d4d7c731d03c8eab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab489bc5f53811beec2530bdbaac299d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab489bc5f53811beec2530bdbaac299d2">CPU_SCS_NVIC_ICER0_CLRENA29_M</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ab489bc5f53811beec2530bdbaac299d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac918a29f9df8fed8930f8d15dc78d9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac918a29f9df8fed8930f8d15dc78d9d4">CPU_SCS_NVIC_ICER0_CLRENA29_S</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ac918a29f9df8fed8930f8d15dc78d9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeab81da093e5f506e655479b392f1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abeab81da093e5f506e655479b392f1af">CPU_SCS_NVIC_ICER0_CLRENA28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:abeab81da093e5f506e655479b392f1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48334d8bb07117abfbc0c3441288e39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a48334d8bb07117abfbc0c3441288e39d">CPU_SCS_NVIC_ICER0_CLRENA28_BITN</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a48334d8bb07117abfbc0c3441288e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4098507807080aa17aefb55b65f6a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af4098507807080aa17aefb55b65f6a4e">CPU_SCS_NVIC_ICER0_CLRENA28_M</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:af4098507807080aa17aefb55b65f6a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60185a080b928d87516959db236a5bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a60185a080b928d87516959db236a5bed">CPU_SCS_NVIC_ICER0_CLRENA28_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a60185a080b928d87516959db236a5bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada57cd7a65ee9ea4a1e2333594000a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ada57cd7a65ee9ea4a1e2333594000a96">CPU_SCS_NVIC_ICER0_CLRENA27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:ada57cd7a65ee9ea4a1e2333594000a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0789b9c4f52de17b56378f7ccc2a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6e0789b9c4f52de17b56378f7ccc2a68">CPU_SCS_NVIC_ICER0_CLRENA27_BITN</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a6e0789b9c4f52de17b56378f7ccc2a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab357136b56dac24c16a7c3f1aa97a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9ab357136b56dac24c16a7c3f1aa97a3">CPU_SCS_NVIC_ICER0_CLRENA27_M</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a9ab357136b56dac24c16a7c3f1aa97a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7adcc0c777732636f9829e48e21fb401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7adcc0c777732636f9829e48e21fb401">CPU_SCS_NVIC_ICER0_CLRENA27_S</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a7adcc0c777732636f9829e48e21fb401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8703dae9afa779d92bf9516132c3a727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8703dae9afa779d92bf9516132c3a727">CPU_SCS_NVIC_ICER0_CLRENA26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a8703dae9afa779d92bf9516132c3a727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bcaf5b0a0c9abb70802f211c31b7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac2bcaf5b0a0c9abb70802f211c31b7ed">CPU_SCS_NVIC_ICER0_CLRENA26_BITN</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ac2bcaf5b0a0c9abb70802f211c31b7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4597acd66180963d0e57c7e834245e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5b4597acd66180963d0e57c7e834245e">CPU_SCS_NVIC_ICER0_CLRENA26_M</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a5b4597acd66180963d0e57c7e834245e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79952256c0a3ef71318d2aa0df0c0893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a79952256c0a3ef71318d2aa0df0c0893">CPU_SCS_NVIC_ICER0_CLRENA26_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a79952256c0a3ef71318d2aa0df0c0893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80062e5f4e79f9227a8ff3bd4dfa3671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a80062e5f4e79f9227a8ff3bd4dfa3671">CPU_SCS_NVIC_ICER0_CLRENA25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a80062e5f4e79f9227a8ff3bd4dfa3671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76410bfe4ef7213e3ebf0792d0c77564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a76410bfe4ef7213e3ebf0792d0c77564">CPU_SCS_NVIC_ICER0_CLRENA25_BITN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a76410bfe4ef7213e3ebf0792d0c77564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3db7cdaaff26f9296da465bc57a160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abd3db7cdaaff26f9296da465bc57a160">CPU_SCS_NVIC_ICER0_CLRENA25_M</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:abd3db7cdaaff26f9296da465bc57a160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5752eb5e344e3db7ac5dcc68e835e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4b5752eb5e344e3db7ac5dcc68e835e2">CPU_SCS_NVIC_ICER0_CLRENA25_S</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a4b5752eb5e344e3db7ac5dcc68e835e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160bc52e932c3ee751b0f1186275d04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a160bc52e932c3ee751b0f1186275d04e">CPU_SCS_NVIC_ICER0_CLRENA24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a160bc52e932c3ee751b0f1186275d04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b51516361d318d809d7a30d8d234ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a58b51516361d318d809d7a30d8d234ff">CPU_SCS_NVIC_ICER0_CLRENA24_BITN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a58b51516361d318d809d7a30d8d234ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00189fb27f1947e8d0282ad45bfeca20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a00189fb27f1947e8d0282ad45bfeca20">CPU_SCS_NVIC_ICER0_CLRENA24_M</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a00189fb27f1947e8d0282ad45bfeca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602fb3afbcae069a877ac900dcae260c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a602fb3afbcae069a877ac900dcae260c">CPU_SCS_NVIC_ICER0_CLRENA24_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a602fb3afbcae069a877ac900dcae260c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a408eab745dbee4088b9dfa5dcdbd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4a408eab745dbee4088b9dfa5dcdbd09">CPU_SCS_NVIC_ICER0_CLRENA23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a4a408eab745dbee4088b9dfa5dcdbd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072884234d7f51c9e1518eb0bf6545d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a072884234d7f51c9e1518eb0bf6545d2">CPU_SCS_NVIC_ICER0_CLRENA23_BITN</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a072884234d7f51c9e1518eb0bf6545d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f6b384321fd359862759d94d1ff44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a24f6b384321fd359862759d94d1ff44a">CPU_SCS_NVIC_ICER0_CLRENA23_M</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a24f6b384321fd359862759d94d1ff44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab769d983fbc180df49650b52ac27a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aab769d983fbc180df49650b52ac27a81">CPU_SCS_NVIC_ICER0_CLRENA23_S</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:aab769d983fbc180df49650b52ac27a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad800093671313ab7c9deec17a00ee691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad800093671313ab7c9deec17a00ee691">CPU_SCS_NVIC_ICER0_CLRENA22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:ad800093671313ab7c9deec17a00ee691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a74e3325842a0f3499ddf36ffc1567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae5a74e3325842a0f3499ddf36ffc1567">CPU_SCS_NVIC_ICER0_CLRENA22_BITN</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ae5a74e3325842a0f3499ddf36ffc1567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35af76bd01aeae408d2f89b65e90e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab35af76bd01aeae408d2f89b65e90e0a">CPU_SCS_NVIC_ICER0_CLRENA22_M</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:ab35af76bd01aeae408d2f89b65e90e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92546d35d4c76a746be22a7861f836de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a92546d35d4c76a746be22a7861f836de">CPU_SCS_NVIC_ICER0_CLRENA22_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a92546d35d4c76a746be22a7861f836de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc4125704a335fde4dbcb09bc0a9f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#addc4125704a335fde4dbcb09bc0a9f54">CPU_SCS_NVIC_ICER0_CLRENA21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:addc4125704a335fde4dbcb09bc0a9f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecf24a7356d81caec24518ccc800d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7ecf24a7356d81caec24518ccc800d77">CPU_SCS_NVIC_ICER0_CLRENA21_BITN</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a7ecf24a7356d81caec24518ccc800d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae71a2e4b5a72a7db656d8314ade819c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae71a2e4b5a72a7db656d8314ade819c2">CPU_SCS_NVIC_ICER0_CLRENA21_M</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:ae71a2e4b5a72a7db656d8314ade819c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683951c76367bddb9deca7cac1399a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a683951c76367bddb9deca7cac1399a6a">CPU_SCS_NVIC_ICER0_CLRENA21_S</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a683951c76367bddb9deca7cac1399a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263717c3db9770f51d6236df604cae9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a263717c3db9770f51d6236df604cae9d">CPU_SCS_NVIC_ICER0_CLRENA20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a263717c3db9770f51d6236df604cae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e6477b1016d3b3ecf1a4372cb07d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab6e6477b1016d3b3ecf1a4372cb07d9d">CPU_SCS_NVIC_ICER0_CLRENA20_BITN</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ab6e6477b1016d3b3ecf1a4372cb07d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e091216b4c0d09ce6f82a297add6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a63e091216b4c0d09ce6f82a297add6a9">CPU_SCS_NVIC_ICER0_CLRENA20_M</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a63e091216b4c0d09ce6f82a297add6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0faada79dcd035bec90e68ab0638b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3a0faada79dcd035bec90e68ab0638b8">CPU_SCS_NVIC_ICER0_CLRENA20_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a3a0faada79dcd035bec90e68ab0638b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8286cb5de4438cc64c14518350386ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac8286cb5de4438cc64c14518350386ae">CPU_SCS_NVIC_ICER0_CLRENA19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ac8286cb5de4438cc64c14518350386ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d282c2866ffe5cfa1204360e67436cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0d282c2866ffe5cfa1204360e67436cd">CPU_SCS_NVIC_ICER0_CLRENA19_BITN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a0d282c2866ffe5cfa1204360e67436cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca094d9bfda126057000ad4ccf9c8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaca094d9bfda126057000ad4ccf9c8cd">CPU_SCS_NVIC_ICER0_CLRENA19_M</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:aaca094d9bfda126057000ad4ccf9c8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe95d86d18db89e9fdbbf99cd835b70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abe95d86d18db89e9fdbbf99cd835b70d">CPU_SCS_NVIC_ICER0_CLRENA19_S</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:abe95d86d18db89e9fdbbf99cd835b70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b82f6c7f7a01ec6b86f76aa9166d499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2b82f6c7f7a01ec6b86f76aa9166d499">CPU_SCS_NVIC_ICER0_CLRENA18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a2b82f6c7f7a01ec6b86f76aa9166d499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2169d061ca997d196041b80db1134242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2169d061ca997d196041b80db1134242">CPU_SCS_NVIC_ICER0_CLRENA18_BITN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a2169d061ca997d196041b80db1134242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa96dd1f2ff000f868a57647019f45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6fa96dd1f2ff000f868a57647019f45b">CPU_SCS_NVIC_ICER0_CLRENA18_M</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a6fa96dd1f2ff000f868a57647019f45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2999d4c292905336295c683cecdca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2c2999d4c292905336295c683cecdca5">CPU_SCS_NVIC_ICER0_CLRENA18_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a2c2999d4c292905336295c683cecdca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1963e2cda0139607fe8fbbc8e3751ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1963e2cda0139607fe8fbbc8e3751ee4">CPU_SCS_NVIC_ICER0_CLRENA17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a1963e2cda0139607fe8fbbc8e3751ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3754935913da72537d42d7135650252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab3754935913da72537d42d7135650252">CPU_SCS_NVIC_ICER0_CLRENA17_BITN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ab3754935913da72537d42d7135650252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b5c5aaf4667c6d05a1989df7238e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab7b5c5aaf4667c6d05a1989df7238e20">CPU_SCS_NVIC_ICER0_CLRENA17_M</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ab7b5c5aaf4667c6d05a1989df7238e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35ba6f405590aff2f65e3b770f327f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af35ba6f405590aff2f65e3b770f327f9">CPU_SCS_NVIC_ICER0_CLRENA17_S</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:af35ba6f405590aff2f65e3b770f327f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d92895a9a356ef5b438dba2060ac0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8d92895a9a356ef5b438dba2060ac0c3">CPU_SCS_NVIC_ICER0_CLRENA16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a8d92895a9a356ef5b438dba2060ac0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c963405b172ea747343184cd5165e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a97c963405b172ea747343184cd5165e5">CPU_SCS_NVIC_ICER0_CLRENA16_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a97c963405b172ea747343184cd5165e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ea6fda0804317f1350e043f5fa0169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a82ea6fda0804317f1350e043f5fa0169">CPU_SCS_NVIC_ICER0_CLRENA16_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a82ea6fda0804317f1350e043f5fa0169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07832d0ea930d0e251eb8b37f540f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a07832d0ea930d0e251eb8b37f540f718">CPU_SCS_NVIC_ICER0_CLRENA16_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a07832d0ea930d0e251eb8b37f540f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ba972909233b5767952ac51c41c625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa7ba972909233b5767952ac51c41c625">CPU_SCS_NVIC_ICER0_CLRENA15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:aa7ba972909233b5767952ac51c41c625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37eaccbdc2e5bc3e4bcb69fee8b1fe21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a37eaccbdc2e5bc3e4bcb69fee8b1fe21">CPU_SCS_NVIC_ICER0_CLRENA15_BITN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a37eaccbdc2e5bc3e4bcb69fee8b1fe21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3745d77a4e0d30688a2ba50733597839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3745d77a4e0d30688a2ba50733597839">CPU_SCS_NVIC_ICER0_CLRENA15_M</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a3745d77a4e0d30688a2ba50733597839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71f1d8144ad53370763c39b6d4510e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad71f1d8144ad53370763c39b6d4510e3">CPU_SCS_NVIC_ICER0_CLRENA15_S</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ad71f1d8144ad53370763c39b6d4510e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea16d2b93b80e9ca41434d32d2814551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aea16d2b93b80e9ca41434d32d2814551">CPU_SCS_NVIC_ICER0_CLRENA14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:aea16d2b93b80e9ca41434d32d2814551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6045eda36fd4607df5eb8a91743adc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac6045eda36fd4607df5eb8a91743adc3">CPU_SCS_NVIC_ICER0_CLRENA14_BITN</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ac6045eda36fd4607df5eb8a91743adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26e60d61f2d852e731fde4903a6deaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa26e60d61f2d852e731fde4903a6deaa">CPU_SCS_NVIC_ICER0_CLRENA14_M</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:aa26e60d61f2d852e731fde4903a6deaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f5bb78a1dee88032dad79997bec02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a83f5bb78a1dee88032dad79997bec02f">CPU_SCS_NVIC_ICER0_CLRENA14_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a83f5bb78a1dee88032dad79997bec02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559d84a03b418f912e263c4c59b6ad34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a559d84a03b418f912e263c4c59b6ad34">CPU_SCS_NVIC_ICER0_CLRENA13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:a559d84a03b418f912e263c4c59b6ad34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcdb08ef72c377458f1597bca660facb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adcdb08ef72c377458f1597bca660facb">CPU_SCS_NVIC_ICER0_CLRENA13_BITN</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:adcdb08ef72c377458f1597bca660facb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7b65e126d34607b440046022cbdefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9a7b65e126d34607b440046022cbdefb">CPU_SCS_NVIC_ICER0_CLRENA13_M</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:a9a7b65e126d34607b440046022cbdefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cb7f4789705230b755c933cf9a370c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a62cb7f4789705230b755c933cf9a370c">CPU_SCS_NVIC_ICER0_CLRENA13_S</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a62cb7f4789705230b755c933cf9a370c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5adeaad70607cb60ad170d25b4575893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5adeaad70607cb60ad170d25b4575893">CPU_SCS_NVIC_ICER0_CLRENA12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a5adeaad70607cb60ad170d25b4575893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc75e1f21afe78ee01c8ae9f5a62f5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acc75e1f21afe78ee01c8ae9f5a62f5b0">CPU_SCS_NVIC_ICER0_CLRENA12_BITN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:acc75e1f21afe78ee01c8ae9f5a62f5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4978498f59e13d2247f66fd333f97c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad4978498f59e13d2247f66fd333f97c6">CPU_SCS_NVIC_ICER0_CLRENA12_M</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ad4978498f59e13d2247f66fd333f97c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad461cc41f49f467583789db7b05357ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad461cc41f49f467583789db7b05357ba">CPU_SCS_NVIC_ICER0_CLRENA12_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ad461cc41f49f467583789db7b05357ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9f9f93ad2243fa3b6edf3bb2b20405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1f9f9f93ad2243fa3b6edf3bb2b20405">CPU_SCS_NVIC_ICER0_CLRENA11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a1f9f9f93ad2243fa3b6edf3bb2b20405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091d563ce51bfd857cbd7baa60f0f880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a091d563ce51bfd857cbd7baa60f0f880">CPU_SCS_NVIC_ICER0_CLRENA11_BITN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a091d563ce51bfd857cbd7baa60f0f880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa83db73ae96c9c07f878c225d55a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6fa83db73ae96c9c07f878c225d55a8f">CPU_SCS_NVIC_ICER0_CLRENA11_M</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a6fa83db73ae96c9c07f878c225d55a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ab31b15c1bbda3cda2b2d04d6762a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a17ab31b15c1bbda3cda2b2d04d6762a9">CPU_SCS_NVIC_ICER0_CLRENA11_S</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a17ab31b15c1bbda3cda2b2d04d6762a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9eb6b9a3358feed181239d465610a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#add9eb6b9a3358feed181239d465610a2">CPU_SCS_NVIC_ICER0_CLRENA10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:add9eb6b9a3358feed181239d465610a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa26c4bcacd71914ef3026bd9b0ca46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acfa26c4bcacd71914ef3026bd9b0ca46">CPU_SCS_NVIC_ICER0_CLRENA10_BITN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:acfa26c4bcacd71914ef3026bd9b0ca46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fbf8fd70ba0643d1b78801465409a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad0fbf8fd70ba0643d1b78801465409a5">CPU_SCS_NVIC_ICER0_CLRENA10_M</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ad0fbf8fd70ba0643d1b78801465409a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a6aecdcbedc86bff6a6940a49389a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7a6aecdcbedc86bff6a6940a49389a48">CPU_SCS_NVIC_ICER0_CLRENA10_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a7a6aecdcbedc86bff6a6940a49389a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cdc482162bbe82d722219aa2c32beb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9cdc482162bbe82d722219aa2c32beb7">CPU_SCS_NVIC_ICER0_CLRENA9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a9cdc482162bbe82d722219aa2c32beb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4b631d65fee3155a3036cd97b91bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aff4b631d65fee3155a3036cd97b91bd7">CPU_SCS_NVIC_ICER0_CLRENA9_BITN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:aff4b631d65fee3155a3036cd97b91bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e126c5aed464ba7f53da4dc21dceb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab9e126c5aed464ba7f53da4dc21dceb7">CPU_SCS_NVIC_ICER0_CLRENA9_M</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ab9e126c5aed464ba7f53da4dc21dceb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13faa70f49a4cf96c63f5c1e0f8a162d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a13faa70f49a4cf96c63f5c1e0f8a162d">CPU_SCS_NVIC_ICER0_CLRENA9_S</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a13faa70f49a4cf96c63f5c1e0f8a162d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c65ce36ea154c100a8814abe8d4a5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5c65ce36ea154c100a8814abe8d4a5c1">CPU_SCS_NVIC_ICER0_CLRENA8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a5c65ce36ea154c100a8814abe8d4a5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42633d237b39bcf798fae8042565d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac42633d237b39bcf798fae8042565d66">CPU_SCS_NVIC_ICER0_CLRENA8_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ac42633d237b39bcf798fae8042565d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c3e5f617ec1bbded97bdbdb489c11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a50c3e5f617ec1bbded97bdbdb489c11f">CPU_SCS_NVIC_ICER0_CLRENA8_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a50c3e5f617ec1bbded97bdbdb489c11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e968b81051225bfd7d9ebe963d1b6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7e968b81051225bfd7d9ebe963d1b6e1">CPU_SCS_NVIC_ICER0_CLRENA8_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a7e968b81051225bfd7d9ebe963d1b6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed76618de43faae8e1b543152f3dc5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aed76618de43faae8e1b543152f3dc5bc">CPU_SCS_NVIC_ICER0_CLRENA7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:aed76618de43faae8e1b543152f3dc5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88dedd412e7bf4bd52f0c087d1bae23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a88dedd412e7bf4bd52f0c087d1bae23e">CPU_SCS_NVIC_ICER0_CLRENA7_BITN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a88dedd412e7bf4bd52f0c087d1bae23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b27e21008c5281a58ed92c279f578b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a32b27e21008c5281a58ed92c279f578b">CPU_SCS_NVIC_ICER0_CLRENA7_M</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a32b27e21008c5281a58ed92c279f578b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d4fc6249fad8206fb5bf5595b6cf32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a79d4fc6249fad8206fb5bf5595b6cf32">CPU_SCS_NVIC_ICER0_CLRENA7_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a79d4fc6249fad8206fb5bf5595b6cf32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f27b64815c1531186e1664bd9b89be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3f27b64815c1531186e1664bd9b89be6">CPU_SCS_NVIC_ICER0_CLRENA6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a3f27b64815c1531186e1664bd9b89be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800ec42d6f817cec33ba6f250abce117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a800ec42d6f817cec33ba6f250abce117">CPU_SCS_NVIC_ICER0_CLRENA6_BITN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a800ec42d6f817cec33ba6f250abce117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41bf8e350501fd2654724327fc598982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a41bf8e350501fd2654724327fc598982">CPU_SCS_NVIC_ICER0_CLRENA6_M</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a41bf8e350501fd2654724327fc598982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102bb84fcb1890ece6a0411603aba1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a102bb84fcb1890ece6a0411603aba1b1">CPU_SCS_NVIC_ICER0_CLRENA6_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a102bb84fcb1890ece6a0411603aba1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c767f94e8059437390d132eddeb860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a18c767f94e8059437390d132eddeb860">CPU_SCS_NVIC_ICER0_CLRENA5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a18c767f94e8059437390d132eddeb860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594f1c327a878e1e7b5bd890d236fe83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a594f1c327a878e1e7b5bd890d236fe83">CPU_SCS_NVIC_ICER0_CLRENA5_BITN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a594f1c327a878e1e7b5bd890d236fe83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c045ada145b76df111c9e57a423dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab7c045ada145b76df111c9e57a423dc9">CPU_SCS_NVIC_ICER0_CLRENA5_M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ab7c045ada145b76df111c9e57a423dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae375280e3b4a018f76551281650f5844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae375280e3b4a018f76551281650f5844">CPU_SCS_NVIC_ICER0_CLRENA5_S</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ae375280e3b4a018f76551281650f5844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af0db1f9267b0986ccf20e8a65b15b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1af0db1f9267b0986ccf20e8a65b15b8">CPU_SCS_NVIC_ICER0_CLRENA4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a1af0db1f9267b0986ccf20e8a65b15b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc69fbacefab239ea9e1c57ba57097e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acc69fbacefab239ea9e1c57ba57097e9">CPU_SCS_NVIC_ICER0_CLRENA4_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:acc69fbacefab239ea9e1c57ba57097e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa1c8f5e0dd070c0d36510ad04bafca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9aa1c8f5e0dd070c0d36510ad04bafca">CPU_SCS_NVIC_ICER0_CLRENA4_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a9aa1c8f5e0dd070c0d36510ad04bafca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb93ffddf105a5d241a0eaec1e48b17a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acb93ffddf105a5d241a0eaec1e48b17a">CPU_SCS_NVIC_ICER0_CLRENA4_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:acb93ffddf105a5d241a0eaec1e48b17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81dda01339ea4aa691ad731e9368d632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a81dda01339ea4aa691ad731e9368d632">CPU_SCS_NVIC_ICER0_CLRENA3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a81dda01339ea4aa691ad731e9368d632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad451779c6ae5db4abb38ccb8c63d944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aad451779c6ae5db4abb38ccb8c63d944">CPU_SCS_NVIC_ICER0_CLRENA3_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:aad451779c6ae5db4abb38ccb8c63d944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e77aa494048612ea4757ce219fbe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a89e77aa494048612ea4757ce219fbe88">CPU_SCS_NVIC_ICER0_CLRENA3_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a89e77aa494048612ea4757ce219fbe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3dbb383ea70e73b14edc5bc4833c03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af3dbb383ea70e73b14edc5bc4833c03f">CPU_SCS_NVIC_ICER0_CLRENA3_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:af3dbb383ea70e73b14edc5bc4833c03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9000e5d67f3b1606b1f9c187c1252f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3f9000e5d67f3b1606b1f9c187c1252f">CPU_SCS_NVIC_ICER0_CLRENA2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a3f9000e5d67f3b1606b1f9c187c1252f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a92ec65be5cd24fce20eaa4ab8ac4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7a92ec65be5cd24fce20eaa4ab8ac4ac">CPU_SCS_NVIC_ICER0_CLRENA2_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a7a92ec65be5cd24fce20eaa4ab8ac4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e784804418845b990b3a8bfa32a17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a54e784804418845b990b3a8bfa32a17d">CPU_SCS_NVIC_ICER0_CLRENA2_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a54e784804418845b990b3a8bfa32a17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da1fb64b606869f0274c913d99a2a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4da1fb64b606869f0274c913d99a2a04">CPU_SCS_NVIC_ICER0_CLRENA2_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a4da1fb64b606869f0274c913d99a2a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb24b4a496940205e24694182236f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aadb24b4a496940205e24694182236f5d">CPU_SCS_NVIC_ICER0_CLRENA1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:aadb24b4a496940205e24694182236f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273a1e2197ae7ab25de45c34e283c6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a273a1e2197ae7ab25de45c34e283c6e1">CPU_SCS_NVIC_ICER0_CLRENA1_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a273a1e2197ae7ab25de45c34e283c6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a01b4ea08c24240dd57e932d777722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a86a01b4ea08c24240dd57e932d777722">CPU_SCS_NVIC_ICER0_CLRENA1_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a86a01b4ea08c24240dd57e932d777722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb432d5df546e5378c6b46c6fb0bab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adeb432d5df546e5378c6b46c6fb0bab0">CPU_SCS_NVIC_ICER0_CLRENA1_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:adeb432d5df546e5378c6b46c6fb0bab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee0fcb3efc6d78850c67c42fb1f394b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afee0fcb3efc6d78850c67c42fb1f394b">CPU_SCS_NVIC_ICER0_CLRENA0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:afee0fcb3efc6d78850c67c42fb1f394b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62d38cf925f80be144005e78696ed1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab62d38cf925f80be144005e78696ed1f">CPU_SCS_NVIC_ICER0_CLRENA0_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab62d38cf925f80be144005e78696ed1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c12f319b32ca3a7003918045b8024f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4c12f319b32ca3a7003918045b8024f3">CPU_SCS_NVIC_ICER0_CLRENA0_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a4c12f319b32ca3a7003918045b8024f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9450940235c63a35eb8d7066d718cc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9450940235c63a35eb8d7066d718cc8a">CPU_SCS_NVIC_ICER0_CLRENA0_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9450940235c63a35eb8d7066d718cc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4effa93595a6c03c8cafc9c1988cdff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab4effa93595a6c03c8cafc9c1988cdff">CPU_SCS_NVIC_ICER1_CLRENA33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ab4effa93595a6c03c8cafc9c1988cdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d630b80dc07505fde333f93c89a2c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0d630b80dc07505fde333f93c89a2c65">CPU_SCS_NVIC_ICER1_CLRENA33_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0d630b80dc07505fde333f93c89a2c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee99cee5d436467c763bccb26f55cc46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aee99cee5d436467c763bccb26f55cc46">CPU_SCS_NVIC_ICER1_CLRENA33_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:aee99cee5d436467c763bccb26f55cc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62cb5a445123cf8a2598a8bad00a304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac62cb5a445123cf8a2598a8bad00a304">CPU_SCS_NVIC_ICER1_CLRENA33_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ac62cb5a445123cf8a2598a8bad00a304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d44c11c0efc0fc7cc69d4843abc1e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2d44c11c0efc0fc7cc69d4843abc1e08">CPU_SCS_NVIC_ICER1_CLRENA32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a2d44c11c0efc0fc7cc69d4843abc1e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ce8a3e84a51256371bd340a541809a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa7ce8a3e84a51256371bd340a541809a">CPU_SCS_NVIC_ICER1_CLRENA32_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa7ce8a3e84a51256371bd340a541809a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af883c756d21bd47744bdb515196b8de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af883c756d21bd47744bdb515196b8de5">CPU_SCS_NVIC_ICER1_CLRENA32_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:af883c756d21bd47744bdb515196b8de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b18200f827c6383f6727e53b700dea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0b18200f827c6383f6727e53b700dea4">CPU_SCS_NVIC_ICER1_CLRENA32_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0b18200f827c6383f6727e53b700dea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46015910b66845faaa14215926dd42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad46015910b66845faaa14215926dd42b">CPU_SCS_NVIC_ISPR0_SETPEND31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ad46015910b66845faaa14215926dd42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e33ea249dc726264398da1c5266bee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3e33ea249dc726264398da1c5266bee5">CPU_SCS_NVIC_ISPR0_SETPEND31_BITN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a3e33ea249dc726264398da1c5266bee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611b22cc246deeb128bd02b0e15bc5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a611b22cc246deeb128bd02b0e15bc5a8">CPU_SCS_NVIC_ISPR0_SETPEND31_M</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a611b22cc246deeb128bd02b0e15bc5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5649f0225a402dc3d604a9a6364c0463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5649f0225a402dc3d604a9a6364c0463">CPU_SCS_NVIC_ISPR0_SETPEND31_S</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a5649f0225a402dc3d604a9a6364c0463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20812592d0a07af0112d8f5bdf239b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a20812592d0a07af0112d8f5bdf239b11">CPU_SCS_NVIC_ISPR0_SETPEND30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a20812592d0a07af0112d8f5bdf239b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40db3e7cbe1faf64129fc6e77af3383a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a40db3e7cbe1faf64129fc6e77af3383a">CPU_SCS_NVIC_ISPR0_SETPEND30_BITN</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a40db3e7cbe1faf64129fc6e77af3383a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85bb97b1a31bb32f33ab95469e6d131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af85bb97b1a31bb32f33ab95469e6d131">CPU_SCS_NVIC_ISPR0_SETPEND30_M</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:af85bb97b1a31bb32f33ab95469e6d131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3f339b6886675842c2c7126cb39f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aec3f339b6886675842c2c7126cb39f57">CPU_SCS_NVIC_ISPR0_SETPEND30_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:aec3f339b6886675842c2c7126cb39f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6bcdcd79189c5ed799d9bfead403bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acb6bcdcd79189c5ed799d9bfead403bf">CPU_SCS_NVIC_ISPR0_SETPEND29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:acb6bcdcd79189c5ed799d9bfead403bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6aec02599da0224ca62458fe314f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aee6aec02599da0224ca62458fe314f42">CPU_SCS_NVIC_ISPR0_SETPEND29_BITN</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:aee6aec02599da0224ca62458fe314f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90901ce64482d2258803303500faba6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a90901ce64482d2258803303500faba6d">CPU_SCS_NVIC_ISPR0_SETPEND29_M</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a90901ce64482d2258803303500faba6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0c0d1922c5de49d703b1b08546fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1b0c0d1922c5de49d703b1b08546fc7e">CPU_SCS_NVIC_ISPR0_SETPEND29_S</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a1b0c0d1922c5de49d703b1b08546fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d8ef2a1e46ee6aa80e3443c602df85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a00d8ef2a1e46ee6aa80e3443c602df85">CPU_SCS_NVIC_ISPR0_SETPEND28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a00d8ef2a1e46ee6aa80e3443c602df85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea5c29a7eae28cbf778a1dbec5ae85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8ea5c29a7eae28cbf778a1dbec5ae85a">CPU_SCS_NVIC_ISPR0_SETPEND28_BITN</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a8ea5c29a7eae28cbf778a1dbec5ae85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801b36e5f2f73f8bd37b2b148260a9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a801b36e5f2f73f8bd37b2b148260a9d6">CPU_SCS_NVIC_ISPR0_SETPEND28_M</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a801b36e5f2f73f8bd37b2b148260a9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd783337a6ea08c21085d0c93a11289c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acd783337a6ea08c21085d0c93a11289c">CPU_SCS_NVIC_ISPR0_SETPEND28_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:acd783337a6ea08c21085d0c93a11289c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b173f331c59814968c18261be200055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7b173f331c59814968c18261be200055">CPU_SCS_NVIC_ISPR0_SETPEND27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a7b173f331c59814968c18261be200055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76d439f6bfa870cbe2985d35e893319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad76d439f6bfa870cbe2985d35e893319">CPU_SCS_NVIC_ISPR0_SETPEND27_BITN</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ad76d439f6bfa870cbe2985d35e893319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a64fa8921e090fef399a1ebba9a823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae5a64fa8921e090fef399a1ebba9a823">CPU_SCS_NVIC_ISPR0_SETPEND27_M</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:ae5a64fa8921e090fef399a1ebba9a823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e386a5fff813b30d932ee893162c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae8e386a5fff813b30d932ee893162c48">CPU_SCS_NVIC_ISPR0_SETPEND27_S</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ae8e386a5fff813b30d932ee893162c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a79982b9804c7463b7449e65a0afe11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1a79982b9804c7463b7449e65a0afe11">CPU_SCS_NVIC_ISPR0_SETPEND26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a1a79982b9804c7463b7449e65a0afe11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cefb8cfc82015534ddd032cdd1bd8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2cefb8cfc82015534ddd032cdd1bd8f4">CPU_SCS_NVIC_ISPR0_SETPEND26_BITN</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a2cefb8cfc82015534ddd032cdd1bd8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0382e1f053127250fb12aac627626413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0382e1f053127250fb12aac627626413">CPU_SCS_NVIC_ISPR0_SETPEND26_M</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a0382e1f053127250fb12aac627626413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b0dbb407a185f5c50d821f52774d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a32b0dbb407a185f5c50d821f52774d04">CPU_SCS_NVIC_ISPR0_SETPEND26_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a32b0dbb407a185f5c50d821f52774d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac772d3a55fd35641df63476e6c62339c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac772d3a55fd35641df63476e6c62339c">CPU_SCS_NVIC_ISPR0_SETPEND25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:ac772d3a55fd35641df63476e6c62339c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6480511dade216ed2aa090817c9528e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac6480511dade216ed2aa090817c9528e">CPU_SCS_NVIC_ISPR0_SETPEND25_BITN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ac6480511dade216ed2aa090817c9528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc28347ca91b47cb8e9ce68cd933ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3fc28347ca91b47cb8e9ce68cd933ce0">CPU_SCS_NVIC_ISPR0_SETPEND25_M</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a3fc28347ca91b47cb8e9ce68cd933ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7763cd812de1df052d1ef2cb880d9cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7763cd812de1df052d1ef2cb880d9cd9">CPU_SCS_NVIC_ISPR0_SETPEND25_S</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a7763cd812de1df052d1ef2cb880d9cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff27905fae1b879047451761ac382103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aff27905fae1b879047451761ac382103">CPU_SCS_NVIC_ISPR0_SETPEND24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:aff27905fae1b879047451761ac382103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46e8a11122c97dfe3769678c8e033fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab46e8a11122c97dfe3769678c8e033fc">CPU_SCS_NVIC_ISPR0_SETPEND24_BITN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ab46e8a11122c97dfe3769678c8e033fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fac3dfae224931064a1962f25a65f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8fac3dfae224931064a1962f25a65f44">CPU_SCS_NVIC_ISPR0_SETPEND24_M</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a8fac3dfae224931064a1962f25a65f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63a49c416306ea97c35f15d6cfa2882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae63a49c416306ea97c35f15d6cfa2882">CPU_SCS_NVIC_ISPR0_SETPEND24_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ae63a49c416306ea97c35f15d6cfa2882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949285365929fcf29748af5457ae5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a949285365929fcf29748af5457ae5a25">CPU_SCS_NVIC_ISPR0_SETPEND23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a949285365929fcf29748af5457ae5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ff5a2b7c6785b70bb794bd00ce5e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac6ff5a2b7c6785b70bb794bd00ce5e4c">CPU_SCS_NVIC_ISPR0_SETPEND23_BITN</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ac6ff5a2b7c6785b70bb794bd00ce5e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16cd9b946ca871987affa23b8f666d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa16cd9b946ca871987affa23b8f666d1">CPU_SCS_NVIC_ISPR0_SETPEND23_M</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:aa16cd9b946ca871987affa23b8f666d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662fd9a5d7601faa30b15833c84f614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a662fd9a5d7601faa30b15833c84f614c">CPU_SCS_NVIC_ISPR0_SETPEND23_S</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a662fd9a5d7601faa30b15833c84f614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cdd422816df073c298989a5dece0a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0cdd422816df073c298989a5dece0a17">CPU_SCS_NVIC_ISPR0_SETPEND22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a0cdd422816df073c298989a5dece0a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df21a27dbad59eba1d8ea2606cd94d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3df21a27dbad59eba1d8ea2606cd94d8">CPU_SCS_NVIC_ISPR0_SETPEND22_BITN</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a3df21a27dbad59eba1d8ea2606cd94d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901d3de0db52f11142987fe7c0cc86b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a901d3de0db52f11142987fe7c0cc86b0">CPU_SCS_NVIC_ISPR0_SETPEND22_M</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a901d3de0db52f11142987fe7c0cc86b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67cf159396d60fe80e805c5a76bd230e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a67cf159396d60fe80e805c5a76bd230e">CPU_SCS_NVIC_ISPR0_SETPEND22_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a67cf159396d60fe80e805c5a76bd230e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373efbf15c16156d30299f25cdea5776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a373efbf15c16156d30299f25cdea5776">CPU_SCS_NVIC_ISPR0_SETPEND21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a373efbf15c16156d30299f25cdea5776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59d5a28096ad326f6320d8381179148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae59d5a28096ad326f6320d8381179148">CPU_SCS_NVIC_ISPR0_SETPEND21_BITN</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ae59d5a28096ad326f6320d8381179148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af43754174e155086fa8452e1f3747b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af43754174e155086fa8452e1f3747b9e">CPU_SCS_NVIC_ISPR0_SETPEND21_M</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:af43754174e155086fa8452e1f3747b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb47bf3eafdaff9141b15b92c6cbee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9fb47bf3eafdaff9141b15b92c6cbee3">CPU_SCS_NVIC_ISPR0_SETPEND21_S</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a9fb47bf3eafdaff9141b15b92c6cbee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa14fb507237c480fd1b406adeaf50619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa14fb507237c480fd1b406adeaf50619">CPU_SCS_NVIC_ISPR0_SETPEND20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:aa14fb507237c480fd1b406adeaf50619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a9ddd9c5447f79e76ebef620af486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab3a9ddd9c5447f79e76ebef620af486e">CPU_SCS_NVIC_ISPR0_SETPEND20_BITN</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ab3a9ddd9c5447f79e76ebef620af486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6532c8673a4726113e3c9ccaa403ba09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6532c8673a4726113e3c9ccaa403ba09">CPU_SCS_NVIC_ISPR0_SETPEND20_M</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a6532c8673a4726113e3c9ccaa403ba09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaccf80bbca070ca306869739d6d2ee2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaccf80bbca070ca306869739d6d2ee2f">CPU_SCS_NVIC_ISPR0_SETPEND20_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:aaccf80bbca070ca306869739d6d2ee2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab541835f8128638a5e92ccc2f99bf2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab541835f8128638a5e92ccc2f99bf2b7">CPU_SCS_NVIC_ISPR0_SETPEND19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ab541835f8128638a5e92ccc2f99bf2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9116624873479ee46eccce01daec0979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9116624873479ee46eccce01daec0979">CPU_SCS_NVIC_ISPR0_SETPEND19_BITN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a9116624873479ee46eccce01daec0979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaacf152917d01ce7a681d56f7bd9b009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaacf152917d01ce7a681d56f7bd9b009">CPU_SCS_NVIC_ISPR0_SETPEND19_M</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:aaacf152917d01ce7a681d56f7bd9b009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195ccb58e3671ce5ac0f4fa437fa8160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a195ccb58e3671ce5ac0f4fa437fa8160">CPU_SCS_NVIC_ISPR0_SETPEND19_S</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a195ccb58e3671ce5ac0f4fa437fa8160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73371d771bdade05e3698c488e64929f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a73371d771bdade05e3698c488e64929f">CPU_SCS_NVIC_ISPR0_SETPEND18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a73371d771bdade05e3698c488e64929f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048ec32bf981061e88f481c017258fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a048ec32bf981061e88f481c017258fea">CPU_SCS_NVIC_ISPR0_SETPEND18_BITN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a048ec32bf981061e88f481c017258fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95367e894ab8c4d80beafe30f0d9a9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a95367e894ab8c4d80beafe30f0d9a9e3">CPU_SCS_NVIC_ISPR0_SETPEND18_M</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a95367e894ab8c4d80beafe30f0d9a9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c2dd081e536a89c7600ae9f515fc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af3c2dd081e536a89c7600ae9f515fc9d">CPU_SCS_NVIC_ISPR0_SETPEND18_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:af3c2dd081e536a89c7600ae9f515fc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac235331d3fb64b1cd2248fa7abfa2a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac235331d3fb64b1cd2248fa7abfa2a03">CPU_SCS_NVIC_ISPR0_SETPEND17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ac235331d3fb64b1cd2248fa7abfa2a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c736fabd78471616a560e6d81c8f2cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6c736fabd78471616a560e6d81c8f2cc">CPU_SCS_NVIC_ISPR0_SETPEND17_BITN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a6c736fabd78471616a560e6d81c8f2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f71224e2ec8b52af5bf7f566760b304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4f71224e2ec8b52af5bf7f566760b304">CPU_SCS_NVIC_ISPR0_SETPEND17_M</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a4f71224e2ec8b52af5bf7f566760b304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa569aa3def422be75a1eef3c945bf2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa569aa3def422be75a1eef3c945bf2b3">CPU_SCS_NVIC_ISPR0_SETPEND17_S</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:aa569aa3def422be75a1eef3c945bf2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb3e53ce9e868a1def5508d304b54ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acb3e53ce9e868a1def5508d304b54ee3">CPU_SCS_NVIC_ISPR0_SETPEND16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:acb3e53ce9e868a1def5508d304b54ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202e02a60b47796fb088df507df592f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a202e02a60b47796fb088df507df592f4">CPU_SCS_NVIC_ISPR0_SETPEND16_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a202e02a60b47796fb088df507df592f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c75f40397bb5e33527ff1df0069b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a16c75f40397bb5e33527ff1df0069b37">CPU_SCS_NVIC_ISPR0_SETPEND16_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a16c75f40397bb5e33527ff1df0069b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0e6058c9b092ae45a2f3d81e751001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2f0e6058c9b092ae45a2f3d81e751001">CPU_SCS_NVIC_ISPR0_SETPEND16_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a2f0e6058c9b092ae45a2f3d81e751001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad174e8494f272f0e308a7e5913d87a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad174e8494f272f0e308a7e5913d87a8d">CPU_SCS_NVIC_ISPR0_SETPEND15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ad174e8494f272f0e308a7e5913d87a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8c9c5dee326a647f4e037b555f0caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1e8c9c5dee326a647f4e037b555f0caa">CPU_SCS_NVIC_ISPR0_SETPEND15_BITN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a1e8c9c5dee326a647f4e037b555f0caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c413e2d6e463545be4520bb40ce4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a50c413e2d6e463545be4520bb40ce4fc">CPU_SCS_NVIC_ISPR0_SETPEND15_M</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a50c413e2d6e463545be4520bb40ce4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d7b4c303816a9c3195208885b03408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a37d7b4c303816a9c3195208885b03408">CPU_SCS_NVIC_ISPR0_SETPEND15_S</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a37d7b4c303816a9c3195208885b03408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8cb6007748aeaba6ed4c8d628dba3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adc8cb6007748aeaba6ed4c8d628dba3b">CPU_SCS_NVIC_ISPR0_SETPEND14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:adc8cb6007748aeaba6ed4c8d628dba3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965af6a2ed5bfe14595b62c691b60595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a965af6a2ed5bfe14595b62c691b60595">CPU_SCS_NVIC_ISPR0_SETPEND14_BITN</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a965af6a2ed5bfe14595b62c691b60595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e061509db14d32d4648372c0a9f0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac0e061509db14d32d4648372c0a9f0df">CPU_SCS_NVIC_ISPR0_SETPEND14_M</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ac0e061509db14d32d4648372c0a9f0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c88a8d857e12a8bd7cf5f98b57f01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a22c88a8d857e12a8bd7cf5f98b57f01a">CPU_SCS_NVIC_ISPR0_SETPEND14_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a22c88a8d857e12a8bd7cf5f98b57f01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0dbcd753304633564bb8c43d012b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9a0dbcd753304633564bb8c43d012b4a">CPU_SCS_NVIC_ISPR0_SETPEND13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:a9a0dbcd753304633564bb8c43d012b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06aa90223621221f56d0acb98d0adece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a06aa90223621221f56d0acb98d0adece">CPU_SCS_NVIC_ISPR0_SETPEND13_BITN</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a06aa90223621221f56d0acb98d0adece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e7d0c3912afd674d5849dbb0f5f034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a92e7d0c3912afd674d5849dbb0f5f034">CPU_SCS_NVIC_ISPR0_SETPEND13_M</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:a92e7d0c3912afd674d5849dbb0f5f034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32feee4de561a261a4266add1ffd010f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a32feee4de561a261a4266add1ffd010f">CPU_SCS_NVIC_ISPR0_SETPEND13_S</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a32feee4de561a261a4266add1ffd010f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7b8dd99b40754c5cbb559517d5124c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9b7b8dd99b40754c5cbb559517d5124c">CPU_SCS_NVIC_ISPR0_SETPEND12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a9b7b8dd99b40754c5cbb559517d5124c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fd31160c8de8dce790f9185849ff82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a24fd31160c8de8dce790f9185849ff82">CPU_SCS_NVIC_ISPR0_SETPEND12_BITN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a24fd31160c8de8dce790f9185849ff82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebf17b107fdf7da8c7f4170e512b340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acebf17b107fdf7da8c7f4170e512b340">CPU_SCS_NVIC_ISPR0_SETPEND12_M</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:acebf17b107fdf7da8c7f4170e512b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23e35ace74f2160b3e843a92f2f12d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae23e35ace74f2160b3e843a92f2f12d6">CPU_SCS_NVIC_ISPR0_SETPEND12_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ae23e35ace74f2160b3e843a92f2f12d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc43661b517ab5eca2480df939a9eb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adc43661b517ab5eca2480df939a9eb28">CPU_SCS_NVIC_ISPR0_SETPEND11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:adc43661b517ab5eca2480df939a9eb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada520ee2aee5790ec29cf27b1d554239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ada520ee2aee5790ec29cf27b1d554239">CPU_SCS_NVIC_ISPR0_SETPEND11_BITN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ada520ee2aee5790ec29cf27b1d554239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466159739ca1c45c2facd11a3a7da4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a466159739ca1c45c2facd11a3a7da4fc">CPU_SCS_NVIC_ISPR0_SETPEND11_M</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a466159739ca1c45c2facd11a3a7da4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88ae6f2d02b4aab93bc49c104964e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac88ae6f2d02b4aab93bc49c104964e28">CPU_SCS_NVIC_ISPR0_SETPEND11_S</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ac88ae6f2d02b4aab93bc49c104964e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89cb7d18381a3de918b9514cfb3150c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a89cb7d18381a3de918b9514cfb3150c8">CPU_SCS_NVIC_ISPR0_SETPEND10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a89cb7d18381a3de918b9514cfb3150c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079056106a626d3f85e5cc20186cadf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a079056106a626d3f85e5cc20186cadf8">CPU_SCS_NVIC_ISPR0_SETPEND10_BITN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a079056106a626d3f85e5cc20186cadf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062fd5d690953e443fc332ad22984218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a062fd5d690953e443fc332ad22984218">CPU_SCS_NVIC_ISPR0_SETPEND10_M</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a062fd5d690953e443fc332ad22984218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10574ff1f0cc36ff1dc45dd2dc5e9d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a10574ff1f0cc36ff1dc45dd2dc5e9d2b">CPU_SCS_NVIC_ISPR0_SETPEND10_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a10574ff1f0cc36ff1dc45dd2dc5e9d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0d17d6f4074f7e9bbc91c3aba706fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acb0d17d6f4074f7e9bbc91c3aba706fe">CPU_SCS_NVIC_ISPR0_SETPEND9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:acb0d17d6f4074f7e9bbc91c3aba706fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d7539766bba1dd4b6d3cdae186215d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab9d7539766bba1dd4b6d3cdae186215d">CPU_SCS_NVIC_ISPR0_SETPEND9_BITN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ab9d7539766bba1dd4b6d3cdae186215d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a307f79b8bb510a4f260ef7774377ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7a307f79b8bb510a4f260ef7774377ab">CPU_SCS_NVIC_ISPR0_SETPEND9_M</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a7a307f79b8bb510a4f260ef7774377ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfbf4530825e3fb75244d9a1e290d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#accfbf4530825e3fb75244d9a1e290d61">CPU_SCS_NVIC_ISPR0_SETPEND9_S</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:accfbf4530825e3fb75244d9a1e290d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b426dfcb8f032edb667a15b8ea47e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a99b426dfcb8f032edb667a15b8ea47e7">CPU_SCS_NVIC_ISPR0_SETPEND8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a99b426dfcb8f032edb667a15b8ea47e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca94ce2f9e4b22dbd992983523a18479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aca94ce2f9e4b22dbd992983523a18479">CPU_SCS_NVIC_ISPR0_SETPEND8_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aca94ce2f9e4b22dbd992983523a18479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f09c506f556c05a781f1fde74affea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9f09c506f556c05a781f1fde74affea2">CPU_SCS_NVIC_ISPR0_SETPEND8_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a9f09c506f556c05a781f1fde74affea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c92ee01ab6470202273147fc68e035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a67c92ee01ab6470202273147fc68e035">CPU_SCS_NVIC_ISPR0_SETPEND8_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a67c92ee01ab6470202273147fc68e035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316724fdeb8edfeeba760c551970376c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a316724fdeb8edfeeba760c551970376c">CPU_SCS_NVIC_ISPR0_SETPEND7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a316724fdeb8edfeeba760c551970376c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a0edc72397a3399f3b8b1fb3962605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac8a0edc72397a3399f3b8b1fb3962605">CPU_SCS_NVIC_ISPR0_SETPEND7_BITN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ac8a0edc72397a3399f3b8b1fb3962605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0dd7c4c928a4ed43ef2466aea7f8c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae0dd7c4c928a4ed43ef2466aea7f8c05">CPU_SCS_NVIC_ISPR0_SETPEND7_M</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ae0dd7c4c928a4ed43ef2466aea7f8c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf61708f5ed59097a1711269c496c0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adf61708f5ed59097a1711269c496c0f4">CPU_SCS_NVIC_ISPR0_SETPEND7_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:adf61708f5ed59097a1711269c496c0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9059f88539bdaae48400e8c11ee5cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae9059f88539bdaae48400e8c11ee5cd5">CPU_SCS_NVIC_ISPR0_SETPEND6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ae9059f88539bdaae48400e8c11ee5cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf0820d12e663dbba7e25a67fb253a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afdf0820d12e663dbba7e25a67fb253a2">CPU_SCS_NVIC_ISPR0_SETPEND6_BITN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:afdf0820d12e663dbba7e25a67fb253a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff3296e5fa721a17f984a349b6d8a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaff3296e5fa721a17f984a349b6d8a44">CPU_SCS_NVIC_ISPR0_SETPEND6_M</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:aaff3296e5fa721a17f984a349b6d8a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ac56d4e234a75b350aa66fe90e3e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a78ac56d4e234a75b350aa66fe90e3e1e">CPU_SCS_NVIC_ISPR0_SETPEND6_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a78ac56d4e234a75b350aa66fe90e3e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe7d72f550ce2b02c82b95dab897b42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abe7d72f550ce2b02c82b95dab897b42b">CPU_SCS_NVIC_ISPR0_SETPEND5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:abe7d72f550ce2b02c82b95dab897b42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1feeed41b82e0d5f2b047876d3bdecc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1feeed41b82e0d5f2b047876d3bdecc8">CPU_SCS_NVIC_ISPR0_SETPEND5_BITN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a1feeed41b82e0d5f2b047876d3bdecc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8822b21ec5ffc683af4eab0cdaa2025f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8822b21ec5ffc683af4eab0cdaa2025f">CPU_SCS_NVIC_ISPR0_SETPEND5_M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a8822b21ec5ffc683af4eab0cdaa2025f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02f1925826ebc1de650638c4b61cd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab02f1925826ebc1de650638c4b61cd90">CPU_SCS_NVIC_ISPR0_SETPEND5_S</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ab02f1925826ebc1de650638c4b61cd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3173c534fd392eb06e62ea02373fb68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3173c534fd392eb06e62ea02373fb68b">CPU_SCS_NVIC_ISPR0_SETPEND4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a3173c534fd392eb06e62ea02373fb68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b5187793ac538f232c712831441911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a59b5187793ac538f232c712831441911">CPU_SCS_NVIC_ISPR0_SETPEND4_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a59b5187793ac538f232c712831441911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2baff1d8f6146e87b259f063dab56adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2baff1d8f6146e87b259f063dab56adf">CPU_SCS_NVIC_ISPR0_SETPEND4_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a2baff1d8f6146e87b259f063dab56adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccad2705fba0cded23c5d6ccdf8f961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4ccad2705fba0cded23c5d6ccdf8f961">CPU_SCS_NVIC_ISPR0_SETPEND4_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a4ccad2705fba0cded23c5d6ccdf8f961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8d51f9c1288d1602b6d507e6087f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2b8d51f9c1288d1602b6d507e6087f12">CPU_SCS_NVIC_ISPR0_SETPEND3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a2b8d51f9c1288d1602b6d507e6087f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06aa678e119889ef06e5c20327ce3cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a06aa678e119889ef06e5c20327ce3cea">CPU_SCS_NVIC_ISPR0_SETPEND3_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a06aa678e119889ef06e5c20327ce3cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6516d7f3c274153a160adb2a58f1b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad6516d7f3c274153a160adb2a58f1b7e">CPU_SCS_NVIC_ISPR0_SETPEND3_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ad6516d7f3c274153a160adb2a58f1b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c059dc42fb51991f597b4be8676af75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7c059dc42fb51991f597b4be8676af75">CPU_SCS_NVIC_ISPR0_SETPEND3_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a7c059dc42fb51991f597b4be8676af75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c73df704a2cb6e3938bae17093e6f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8c73df704a2cb6e3938bae17093e6f5c">CPU_SCS_NVIC_ISPR0_SETPEND2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a8c73df704a2cb6e3938bae17093e6f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fc22a5abc4c7f0da24f8a77b2e6da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa3fc22a5abc4c7f0da24f8a77b2e6da5">CPU_SCS_NVIC_ISPR0_SETPEND2_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aa3fc22a5abc4c7f0da24f8a77b2e6da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2fdfae6faeda341c5dbbcd17a7088a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2a2fdfae6faeda341c5dbbcd17a7088a">CPU_SCS_NVIC_ISPR0_SETPEND2_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a2a2fdfae6faeda341c5dbbcd17a7088a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab566692ce58d0f38367a856cde31a37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab566692ce58d0f38367a856cde31a37d">CPU_SCS_NVIC_ISPR0_SETPEND2_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ab566692ce58d0f38367a856cde31a37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5749feb8420b50a3f20fb5cfbea7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac5749feb8420b50a3f20fb5cfbea7994">CPU_SCS_NVIC_ISPR0_SETPEND1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ac5749feb8420b50a3f20fb5cfbea7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4966507bcaafdabea8c2ef536e704b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4966507bcaafdabea8c2ef536e704b75">CPU_SCS_NVIC_ISPR0_SETPEND1_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4966507bcaafdabea8c2ef536e704b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae28efbff4d40fad9d9d8d4787d8c83f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aae28efbff4d40fad9d9d8d4787d8c83f">CPU_SCS_NVIC_ISPR0_SETPEND1_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:aae28efbff4d40fad9d9d8d4787d8c83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a5f718fa23a32c6cdd5d5caa631529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a98a5f718fa23a32c6cdd5d5caa631529">CPU_SCS_NVIC_ISPR0_SETPEND1_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a98a5f718fa23a32c6cdd5d5caa631529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4dda52d7ea736c2e1e162ed42ec7f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad4dda52d7ea736c2e1e162ed42ec7f41">CPU_SCS_NVIC_ISPR0_SETPEND0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ad4dda52d7ea736c2e1e162ed42ec7f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9efa255c3b61eac13f489e565b2ea630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9efa255c3b61eac13f489e565b2ea630">CPU_SCS_NVIC_ISPR0_SETPEND0_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9efa255c3b61eac13f489e565b2ea630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270df55cc711f90744ba42225cf45c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a270df55cc711f90744ba42225cf45c22">CPU_SCS_NVIC_ISPR0_SETPEND0_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a270df55cc711f90744ba42225cf45c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd053c16b6140db060cb3608766427f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8cd053c16b6140db060cb3608766427f">CPU_SCS_NVIC_ISPR0_SETPEND0_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8cd053c16b6140db060cb3608766427f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09469224e8ef3de8343c1b1a052549ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a09469224e8ef3de8343c1b1a052549ea">CPU_SCS_NVIC_ISPR1_SETPEND33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a09469224e8ef3de8343c1b1a052549ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09299955c9e95e7610ffbfc9c134697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a09299955c9e95e7610ffbfc9c134697b">CPU_SCS_NVIC_ISPR1_SETPEND33_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a09299955c9e95e7610ffbfc9c134697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f627ec7fb0b5e0d8c99e5f3baccfea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af8f627ec7fb0b5e0d8c99e5f3baccfea">CPU_SCS_NVIC_ISPR1_SETPEND33_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:af8f627ec7fb0b5e0d8c99e5f3baccfea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5c67e275e8c2f2f154d534c98331a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ade5c67e275e8c2f2f154d534c98331a1">CPU_SCS_NVIC_ISPR1_SETPEND33_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ade5c67e275e8c2f2f154d534c98331a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab217c1df14d74428f29590fc24a60d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab217c1df14d74428f29590fc24a60d73">CPU_SCS_NVIC_ISPR1_SETPEND32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ab217c1df14d74428f29590fc24a60d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb5587bb0e244658be186bba732863a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abbb5587bb0e244658be186bba732863a">CPU_SCS_NVIC_ISPR1_SETPEND32_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abbb5587bb0e244658be186bba732863a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5dacadd670a1badcbf2eb9bc2f6e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5a5dacadd670a1badcbf2eb9bc2f6e0a">CPU_SCS_NVIC_ISPR1_SETPEND32_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a5a5dacadd670a1badcbf2eb9bc2f6e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1bb2a021d8bc65987bb3e0a1316e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acb1bb2a021d8bc65987bb3e0a1316e9c">CPU_SCS_NVIC_ISPR1_SETPEND32_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acb1bb2a021d8bc65987bb3e0a1316e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac288adb6a9813b0428352f990c1066d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac288adb6a9813b0428352f990c1066d9">CPU_SCS_NVIC_ICPR0_CLRPEND31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ac288adb6a9813b0428352f990c1066d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe60668da2fa5c7359aec8f8a93b770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aabe60668da2fa5c7359aec8f8a93b770">CPU_SCS_NVIC_ICPR0_CLRPEND31_BITN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:aabe60668da2fa5c7359aec8f8a93b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309c09437c5febca6077bb20af4c8bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a309c09437c5febca6077bb20af4c8bf5">CPU_SCS_NVIC_ICPR0_CLRPEND31_M</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a309c09437c5febca6077bb20af4c8bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62fee3cbc01cdca1c5a88dc966f93a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a62fee3cbc01cdca1c5a88dc966f93a75">CPU_SCS_NVIC_ICPR0_CLRPEND31_S</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a62fee3cbc01cdca1c5a88dc966f93a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef450cc70585ade1f7f274a0692e160a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aef450cc70585ade1f7f274a0692e160a">CPU_SCS_NVIC_ICPR0_CLRPEND30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:aef450cc70585ade1f7f274a0692e160a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f83e62fb8658179ab4ce856af6fae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a75f83e62fb8658179ab4ce856af6fae0">CPU_SCS_NVIC_ICPR0_CLRPEND30_BITN</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a75f83e62fb8658179ab4ce856af6fae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbb416d47487a463cf360cadc5ec0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aedbb416d47487a463cf360cadc5ec0dc">CPU_SCS_NVIC_ICPR0_CLRPEND30_M</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:aedbb416d47487a463cf360cadc5ec0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db0ffaab074fd3520ba33b7709db1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5db0ffaab074fd3520ba33b7709db1cd">CPU_SCS_NVIC_ICPR0_CLRPEND30_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a5db0ffaab074fd3520ba33b7709db1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb811662de1a4d5c501ad278ff53ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5bb811662de1a4d5c501ad278ff53ed4">CPU_SCS_NVIC_ICPR0_CLRPEND29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a5bb811662de1a4d5c501ad278ff53ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cd1296cb99a12d0aeae05dea380d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab3cd1296cb99a12d0aeae05dea380d04">CPU_SCS_NVIC_ICPR0_CLRPEND29_BITN</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ab3cd1296cb99a12d0aeae05dea380d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5fcbb9e73fe039c24730b038a377e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad5fcbb9e73fe039c24730b038a377e89">CPU_SCS_NVIC_ICPR0_CLRPEND29_M</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ad5fcbb9e73fe039c24730b038a377e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349199cd6367d0a3c400c432a82036f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a349199cd6367d0a3c400c432a82036f3">CPU_SCS_NVIC_ICPR0_CLRPEND29_S</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a349199cd6367d0a3c400c432a82036f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ed6832f803cf8c2bf8ffe628be041c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac7ed6832f803cf8c2bf8ffe628be041c">CPU_SCS_NVIC_ICPR0_CLRPEND28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:ac7ed6832f803cf8c2bf8ffe628be041c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8de1d0ffc9753bb708094bc55434d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acd8de1d0ffc9753bb708094bc55434d1">CPU_SCS_NVIC_ICPR0_CLRPEND28_BITN</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:acd8de1d0ffc9753bb708094bc55434d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83267ba73356926965e348dfea3fc2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a83267ba73356926965e348dfea3fc2b3">CPU_SCS_NVIC_ICPR0_CLRPEND28_M</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a83267ba73356926965e348dfea3fc2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec170b971362b5f0e0a1cbf96ed289d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaec170b971362b5f0e0a1cbf96ed289d">CPU_SCS_NVIC_ICPR0_CLRPEND28_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:aaec170b971362b5f0e0a1cbf96ed289d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656edd1e451c1411e04d4fb7653880aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a656edd1e451c1411e04d4fb7653880aa">CPU_SCS_NVIC_ICPR0_CLRPEND27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a656edd1e451c1411e04d4fb7653880aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899517ad438acefcb27256e9ead0a967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a899517ad438acefcb27256e9ead0a967">CPU_SCS_NVIC_ICPR0_CLRPEND27_BITN</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a899517ad438acefcb27256e9ead0a967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece97ecf828138bdc791524852d112ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aece97ecf828138bdc791524852d112ac">CPU_SCS_NVIC_ICPR0_CLRPEND27_M</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:aece97ecf828138bdc791524852d112ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d45b743694ca3f3343301a65306f530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2d45b743694ca3f3343301a65306f530">CPU_SCS_NVIC_ICPR0_CLRPEND27_S</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a2d45b743694ca3f3343301a65306f530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c99a496c009c0d2ef8d2bfe81151814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9c99a496c009c0d2ef8d2bfe81151814">CPU_SCS_NVIC_ICPR0_CLRPEND26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a9c99a496c009c0d2ef8d2bfe81151814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75e3b7eaf7c1545f2b55a2dfa42b3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac75e3b7eaf7c1545f2b55a2dfa42b3c2">CPU_SCS_NVIC_ICPR0_CLRPEND26_BITN</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ac75e3b7eaf7c1545f2b55a2dfa42b3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0546151bebcfcd0767fb35d52671dc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0546151bebcfcd0767fb35d52671dc9b">CPU_SCS_NVIC_ICPR0_CLRPEND26_M</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a0546151bebcfcd0767fb35d52671dc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b51d778100ecaa4f20d6b053b9d5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a13b51d778100ecaa4f20d6b053b9d5c5">CPU_SCS_NVIC_ICPR0_CLRPEND26_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a13b51d778100ecaa4f20d6b053b9d5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448499291e70bd3e8dd9a8bd742a9297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a448499291e70bd3e8dd9a8bd742a9297">CPU_SCS_NVIC_ICPR0_CLRPEND25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a448499291e70bd3e8dd9a8bd742a9297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf81d5f8ce869a0e04df11520468b5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acf81d5f8ce869a0e04df11520468b5fd">CPU_SCS_NVIC_ICPR0_CLRPEND25_BITN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:acf81d5f8ce869a0e04df11520468b5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c77d4ad05fde201e1b0248b1eafdd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4c77d4ad05fde201e1b0248b1eafdd79">CPU_SCS_NVIC_ICPR0_CLRPEND25_M</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a4c77d4ad05fde201e1b0248b1eafdd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a229e697c40938a55bedf5b9b7444c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae3a229e697c40938a55bedf5b9b7444c">CPU_SCS_NVIC_ICPR0_CLRPEND25_S</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ae3a229e697c40938a55bedf5b9b7444c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b16fb578fc2f5c00145ac7a164fdaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2b16fb578fc2f5c00145ac7a164fdaf8">CPU_SCS_NVIC_ICPR0_CLRPEND24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a2b16fb578fc2f5c00145ac7a164fdaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa886109ecc6848037834ac39fb30dd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa886109ecc6848037834ac39fb30dd92">CPU_SCS_NVIC_ICPR0_CLRPEND24_BITN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aa886109ecc6848037834ac39fb30dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e2e591765f06177dcfd4134e3b83fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab1e2e591765f06177dcfd4134e3b83fe">CPU_SCS_NVIC_ICPR0_CLRPEND24_M</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ab1e2e591765f06177dcfd4134e3b83fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78c25b05066a0fc2aceac8549bc3e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af78c25b05066a0fc2aceac8549bc3e81">CPU_SCS_NVIC_ICPR0_CLRPEND24_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af78c25b05066a0fc2aceac8549bc3e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cfbea4222001ad698e5a2a0ea1f77d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9cfbea4222001ad698e5a2a0ea1f77d5">CPU_SCS_NVIC_ICPR0_CLRPEND23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a9cfbea4222001ad698e5a2a0ea1f77d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6b394a0208dcc193d9a3bcb0631eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1e6b394a0208dcc193d9a3bcb0631eaf">CPU_SCS_NVIC_ICPR0_CLRPEND23_BITN</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a1e6b394a0208dcc193d9a3bcb0631eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2364cf3df92f83b990b8d61575fa3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab2364cf3df92f83b990b8d61575fa3cd">CPU_SCS_NVIC_ICPR0_CLRPEND23_M</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:ab2364cf3df92f83b990b8d61575fa3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c448d494390efb3d4e4671c71b4cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab6c448d494390efb3d4e4671c71b4cf3">CPU_SCS_NVIC_ICPR0_CLRPEND23_S</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ab6c448d494390efb3d4e4671c71b4cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477601b8cfa8d51dea716657f2e7ee54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a477601b8cfa8d51dea716657f2e7ee54">CPU_SCS_NVIC_ICPR0_CLRPEND22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a477601b8cfa8d51dea716657f2e7ee54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f66caf7f206b5779ea5212acb7b46b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3f66caf7f206b5779ea5212acb7b46b7">CPU_SCS_NVIC_ICPR0_CLRPEND22_BITN</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a3f66caf7f206b5779ea5212acb7b46b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3965c31144af47971e7704cc68cad822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3965c31144af47971e7704cc68cad822">CPU_SCS_NVIC_ICPR0_CLRPEND22_M</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a3965c31144af47971e7704cc68cad822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55fdc2f697fd3dc9176dc47181a28c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af55fdc2f697fd3dc9176dc47181a28c1">CPU_SCS_NVIC_ICPR0_CLRPEND22_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:af55fdc2f697fd3dc9176dc47181a28c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1d3868e01192e98e5320c8e81f6652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4c1d3868e01192e98e5320c8e81f6652">CPU_SCS_NVIC_ICPR0_CLRPEND21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a4c1d3868e01192e98e5320c8e81f6652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09426585ab830af82a292be4781dcc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a09426585ab830af82a292be4781dcc21">CPU_SCS_NVIC_ICPR0_CLRPEND21_BITN</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a09426585ab830af82a292be4781dcc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146caa4cdec9eef9da7e73aded5a1d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a146caa4cdec9eef9da7e73aded5a1d90">CPU_SCS_NVIC_ICPR0_CLRPEND21_M</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a146caa4cdec9eef9da7e73aded5a1d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d887521c0cf6504784a39160d4e6efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4d887521c0cf6504784a39160d4e6efe">CPU_SCS_NVIC_ICPR0_CLRPEND21_S</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a4d887521c0cf6504784a39160d4e6efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d02bd98e791f5e062efa8b930c4d135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6d02bd98e791f5e062efa8b930c4d135">CPU_SCS_NVIC_ICPR0_CLRPEND20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a6d02bd98e791f5e062efa8b930c4d135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fbd50f868c25c8c9846f9c0ad6c4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab1fbd50f868c25c8c9846f9c0ad6c4ca">CPU_SCS_NVIC_ICPR0_CLRPEND20_BITN</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ab1fbd50f868c25c8c9846f9c0ad6c4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef6ec5cb313834f5e825d362ed01467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3ef6ec5cb313834f5e825d362ed01467">CPU_SCS_NVIC_ICPR0_CLRPEND20_M</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a3ef6ec5cb313834f5e825d362ed01467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c009ef3517ad99875f65808b107e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa2c009ef3517ad99875f65808b107e9d">CPU_SCS_NVIC_ICPR0_CLRPEND20_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:aa2c009ef3517ad99875f65808b107e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85458d204edcb47eef7edb52f4d0ea91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a85458d204edcb47eef7edb52f4d0ea91">CPU_SCS_NVIC_ICPR0_CLRPEND19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a85458d204edcb47eef7edb52f4d0ea91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3c4436216e053fabaed9bbaf82ec80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aba3c4436216e053fabaed9bbaf82ec80">CPU_SCS_NVIC_ICPR0_CLRPEND19_BITN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:aba3c4436216e053fabaed9bbaf82ec80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6086cbf32d5b08fdf38a2ae8d5a1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ace6086cbf32d5b08fdf38a2ae8d5a1d6">CPU_SCS_NVIC_ICPR0_CLRPEND19_M</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ace6086cbf32d5b08fdf38a2ae8d5a1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5b22c294c4e9f321757994a2e5a8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5b5b22c294c4e9f321757994a2e5a8dd">CPU_SCS_NVIC_ICPR0_CLRPEND19_S</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a5b5b22c294c4e9f321757994a2e5a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9638aa6ee0ebd3078e3ac9bc8997b325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9638aa6ee0ebd3078e3ac9bc8997b325">CPU_SCS_NVIC_ICPR0_CLRPEND18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a9638aa6ee0ebd3078e3ac9bc8997b325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf53907a8583de3b7a80f7308042087b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abf53907a8583de3b7a80f7308042087b">CPU_SCS_NVIC_ICPR0_CLRPEND18_BITN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:abf53907a8583de3b7a80f7308042087b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb26faf28d986cfc28a0df35263764cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adb26faf28d986cfc28a0df35263764cb">CPU_SCS_NVIC_ICPR0_CLRPEND18_M</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:adb26faf28d986cfc28a0df35263764cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20093000ac3b41ce73cfac39828b1350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a20093000ac3b41ce73cfac39828b1350">CPU_SCS_NVIC_ICPR0_CLRPEND18_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a20093000ac3b41ce73cfac39828b1350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac15ec6cc6ad1bad32ca27108a2eb8675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac15ec6cc6ad1bad32ca27108a2eb8675">CPU_SCS_NVIC_ICPR0_CLRPEND17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ac15ec6cc6ad1bad32ca27108a2eb8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fb56875ca5763d04846993aef4ed5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a16fb56875ca5763d04846993aef4ed5e">CPU_SCS_NVIC_ICPR0_CLRPEND17_BITN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a16fb56875ca5763d04846993aef4ed5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c26c2380ffa694a087205c48be472a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8c26c2380ffa694a087205c48be472a5">CPU_SCS_NVIC_ICPR0_CLRPEND17_M</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a8c26c2380ffa694a087205c48be472a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a704154fe6b91d0e58bec85e4168e09e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a704154fe6b91d0e58bec85e4168e09e0">CPU_SCS_NVIC_ICPR0_CLRPEND17_S</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a704154fe6b91d0e58bec85e4168e09e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077d84f18def94aaebb87b2b1fde8e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a077d84f18def94aaebb87b2b1fde8e98">CPU_SCS_NVIC_ICPR0_CLRPEND16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a077d84f18def94aaebb87b2b1fde8e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f24b50eb498542c09591ddc91fcae9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8f24b50eb498542c09591ddc91fcae9d">CPU_SCS_NVIC_ICPR0_CLRPEND16_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a8f24b50eb498542c09591ddc91fcae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdfdcb403df210a149d380123dde896a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acdfdcb403df210a149d380123dde896a">CPU_SCS_NVIC_ICPR0_CLRPEND16_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:acdfdcb403df210a149d380123dde896a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0604f681be1a37cb2ad7b922c9e0450c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0604f681be1a37cb2ad7b922c9e0450c">CPU_SCS_NVIC_ICPR0_CLRPEND16_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a0604f681be1a37cb2ad7b922c9e0450c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a205d40c7a3b1b9742404ae41300b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1a205d40c7a3b1b9742404ae41300b9e">CPU_SCS_NVIC_ICPR0_CLRPEND15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a1a205d40c7a3b1b9742404ae41300b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f58305399ec0912091764dc74b5a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae2f58305399ec0912091764dc74b5a2a">CPU_SCS_NVIC_ICPR0_CLRPEND15_BITN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ae2f58305399ec0912091764dc74b5a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590dcacd478cd7f05abf275c593e0818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a590dcacd478cd7f05abf275c593e0818">CPU_SCS_NVIC_ICPR0_CLRPEND15_M</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a590dcacd478cd7f05abf275c593e0818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708b6a51c14db2c6bf71b05752c86556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a708b6a51c14db2c6bf71b05752c86556">CPU_SCS_NVIC_ICPR0_CLRPEND15_S</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a708b6a51c14db2c6bf71b05752c86556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb5782b58e2658d506c87696edf9964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abfb5782b58e2658d506c87696edf9964">CPU_SCS_NVIC_ICPR0_CLRPEND14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:abfb5782b58e2658d506c87696edf9964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f589d181b590e7d871d61842e0ac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a65f589d181b590e7d871d61842e0ac71">CPU_SCS_NVIC_ICPR0_CLRPEND14_BITN</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a65f589d181b590e7d871d61842e0ac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92fa24767e7d1c722f2cea2aa88cb430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a92fa24767e7d1c722f2cea2aa88cb430">CPU_SCS_NVIC_ICPR0_CLRPEND14_M</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:a92fa24767e7d1c722f2cea2aa88cb430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8906852af14f6bbb89996a5eeaecc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af8906852af14f6bbb89996a5eeaecc14">CPU_SCS_NVIC_ICPR0_CLRPEND14_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:af8906852af14f6bbb89996a5eeaecc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db59fce2db93b6a4076a5c6e30e2f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8db59fce2db93b6a4076a5c6e30e2f7e">CPU_SCS_NVIC_ICPR0_CLRPEND13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:a8db59fce2db93b6a4076a5c6e30e2f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef57a23a8c484c2cea8c6b1199b8c199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aef57a23a8c484c2cea8c6b1199b8c199">CPU_SCS_NVIC_ICPR0_CLRPEND13_BITN</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:aef57a23a8c484c2cea8c6b1199b8c199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986c440898190fb05245bb730183f812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a986c440898190fb05245bb730183f812">CPU_SCS_NVIC_ICPR0_CLRPEND13_M</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:a986c440898190fb05245bb730183f812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac80beb5d7c091b41320f777e9e449736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac80beb5d7c091b41320f777e9e449736">CPU_SCS_NVIC_ICPR0_CLRPEND13_S</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ac80beb5d7c091b41320f777e9e449736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190b4a5ef042cccc24857506717c0ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a190b4a5ef042cccc24857506717c0ac4">CPU_SCS_NVIC_ICPR0_CLRPEND12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a190b4a5ef042cccc24857506717c0ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7069ab4285a3bbf0d0fc8c790c3050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8e7069ab4285a3bbf0d0fc8c790c3050">CPU_SCS_NVIC_ICPR0_CLRPEND12_BITN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a8e7069ab4285a3bbf0d0fc8c790c3050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3be8e949fd5c64cc3b71f581faf146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6f3be8e949fd5c64cc3b71f581faf146">CPU_SCS_NVIC_ICPR0_CLRPEND12_M</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a6f3be8e949fd5c64cc3b71f581faf146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1a8d1f45ef1a902880a82c5939001a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aef1a8d1f45ef1a902880a82c5939001a">CPU_SCS_NVIC_ICPR0_CLRPEND12_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:aef1a8d1f45ef1a902880a82c5939001a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3c728139dd9802d629d0bd23993aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaf3c728139dd9802d629d0bd23993aca">CPU_SCS_NVIC_ICPR0_CLRPEND11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:aaf3c728139dd9802d629d0bd23993aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb9a3a2d7df18ee74469971ba8a050e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aadb9a3a2d7df18ee74469971ba8a050e">CPU_SCS_NVIC_ICPR0_CLRPEND11_BITN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:aadb9a3a2d7df18ee74469971ba8a050e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8ac7b6efabb74d5277808bd70fbf07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aae8ac7b6efabb74d5277808bd70fbf07">CPU_SCS_NVIC_ICPR0_CLRPEND11_M</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:aae8ac7b6efabb74d5277808bd70fbf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a41d00cb4b97a35c19758bc3861404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a02a41d00cb4b97a35c19758bc3861404">CPU_SCS_NVIC_ICPR0_CLRPEND11_S</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a02a41d00cb4b97a35c19758bc3861404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5e0abf24bf18ee3e943f089cfb9ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adb5e0abf24bf18ee3e943f089cfb9ec0">CPU_SCS_NVIC_ICPR0_CLRPEND10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:adb5e0abf24bf18ee3e943f089cfb9ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa596a097d39a16756c77aa464b40f450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa596a097d39a16756c77aa464b40f450">CPU_SCS_NVIC_ICPR0_CLRPEND10_BITN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa596a097d39a16756c77aa464b40f450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab973d0338482e8ad92c17e917b2826bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab973d0338482e8ad92c17e917b2826bb">CPU_SCS_NVIC_ICPR0_CLRPEND10_M</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ab973d0338482e8ad92c17e917b2826bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969aa5818e1e472a31bedd5c0ff30c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a969aa5818e1e472a31bedd5c0ff30c83">CPU_SCS_NVIC_ICPR0_CLRPEND10_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a969aa5818e1e472a31bedd5c0ff30c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536fd365d854dd708be85b00f97dac87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a536fd365d854dd708be85b00f97dac87">CPU_SCS_NVIC_ICPR0_CLRPEND9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a536fd365d854dd708be85b00f97dac87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9e79410b5b5cc7dfb1296407c45298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1a9e79410b5b5cc7dfb1296407c45298">CPU_SCS_NVIC_ICPR0_CLRPEND9_BITN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a1a9e79410b5b5cc7dfb1296407c45298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfc2b2a2c6815c3f62306a726e964af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#addfc2b2a2c6815c3f62306a726e964af">CPU_SCS_NVIC_ICPR0_CLRPEND9_M</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:addfc2b2a2c6815c3f62306a726e964af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a9dbb17bd9396ca3449ab0cfbbe842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a51a9dbb17bd9396ca3449ab0cfbbe842">CPU_SCS_NVIC_ICPR0_CLRPEND9_S</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a51a9dbb17bd9396ca3449ab0cfbbe842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e0615149df2ea83ceb723ff34c1f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa7e0615149df2ea83ceb723ff34c1f3c">CPU_SCS_NVIC_ICPR0_CLRPEND8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:aa7e0615149df2ea83ceb723ff34c1f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80123c3b55a22b6947abcd236589ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad80123c3b55a22b6947abcd236589ce6">CPU_SCS_NVIC_ICPR0_CLRPEND8_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad80123c3b55a22b6947abcd236589ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5e1f9be76c0b6d216b37fb9a9186f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4d5e1f9be76c0b6d216b37fb9a9186f7">CPU_SCS_NVIC_ICPR0_CLRPEND8_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a4d5e1f9be76c0b6d216b37fb9a9186f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ac0f20a8114a0877a6812cda0db5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a97ac0f20a8114a0877a6812cda0db5ac">CPU_SCS_NVIC_ICPR0_CLRPEND8_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a97ac0f20a8114a0877a6812cda0db5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f37e331f405c42879e6169e50d699d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a74f37e331f405c42879e6169e50d699d">CPU_SCS_NVIC_ICPR0_CLRPEND7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a74f37e331f405c42879e6169e50d699d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abe544e83ca0a4bde03304d461c710b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4abe544e83ca0a4bde03304d461c710b">CPU_SCS_NVIC_ICPR0_CLRPEND7_BITN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a4abe544e83ca0a4bde03304d461c710b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee744acac433be6977071c6c371ee22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afee744acac433be6977071c6c371ee22">CPU_SCS_NVIC_ICPR0_CLRPEND7_M</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:afee744acac433be6977071c6c371ee22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1207340327c27323b55e7ce94058e191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1207340327c27323b55e7ce94058e191">CPU_SCS_NVIC_ICPR0_CLRPEND7_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a1207340327c27323b55e7ce94058e191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28285a5aab90248a75c43c2c7faaecdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a28285a5aab90248a75c43c2c7faaecdf">CPU_SCS_NVIC_ICPR0_CLRPEND6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a28285a5aab90248a75c43c2c7faaecdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9979422fd07a348f2f6d770695cab9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9979422fd07a348f2f6d770695cab9da">CPU_SCS_NVIC_ICPR0_CLRPEND6_BITN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a9979422fd07a348f2f6d770695cab9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c58e5868734ee171a0abf13c94a9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae2c58e5868734ee171a0abf13c94a9f7">CPU_SCS_NVIC_ICPR0_CLRPEND6_M</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ae2c58e5868734ee171a0abf13c94a9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee8a967daaf8214e0f1d30b6d6d714d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afee8a967daaf8214e0f1d30b6d6d714d">CPU_SCS_NVIC_ICPR0_CLRPEND6_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:afee8a967daaf8214e0f1d30b6d6d714d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a84eee4d289009039b48931895a8496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2a84eee4d289009039b48931895a8496">CPU_SCS_NVIC_ICPR0_CLRPEND5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a2a84eee4d289009039b48931895a8496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca3426a289d4017935dd622c4b750c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8ca3426a289d4017935dd622c4b750c0">CPU_SCS_NVIC_ICPR0_CLRPEND5_BITN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a8ca3426a289d4017935dd622c4b750c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ef44d2faa0339446e7a4b55f525664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac3ef44d2faa0339446e7a4b55f525664">CPU_SCS_NVIC_ICPR0_CLRPEND5_M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ac3ef44d2faa0339446e7a4b55f525664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16cd709708cb01ff7d47e7e728c7b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a16cd709708cb01ff7d47e7e728c7b558">CPU_SCS_NVIC_ICPR0_CLRPEND5_S</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a16cd709708cb01ff7d47e7e728c7b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcac6a9e80a14edbaed19741be8c5aa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afcac6a9e80a14edbaed19741be8c5aa0">CPU_SCS_NVIC_ICPR0_CLRPEND4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:afcac6a9e80a14edbaed19741be8c5aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326c660e24cf707884363e54a1b843c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a326c660e24cf707884363e54a1b843c7">CPU_SCS_NVIC_ICPR0_CLRPEND4_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a326c660e24cf707884363e54a1b843c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3cb282c4131988533954cb3edc990a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7c3cb282c4131988533954cb3edc990a">CPU_SCS_NVIC_ICPR0_CLRPEND4_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a7c3cb282c4131988533954cb3edc990a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f9632e9dad46f12d8442e253aad337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a09f9632e9dad46f12d8442e253aad337">CPU_SCS_NVIC_ICPR0_CLRPEND4_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a09f9632e9dad46f12d8442e253aad337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776bb949c63470a2ff9d1341c0564876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a776bb949c63470a2ff9d1341c0564876">CPU_SCS_NVIC_ICPR0_CLRPEND3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a776bb949c63470a2ff9d1341c0564876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f919cbe3f296f2d7207d30a32b1c472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4f919cbe3f296f2d7207d30a32b1c472">CPU_SCS_NVIC_ICPR0_CLRPEND3_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a4f919cbe3f296f2d7207d30a32b1c472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78495630430924917539db46d21fa8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a78495630430924917539db46d21fa8a6">CPU_SCS_NVIC_ICPR0_CLRPEND3_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a78495630430924917539db46d21fa8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc87762f7dad13629232fc89ab1cc127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abc87762f7dad13629232fc89ab1cc127">CPU_SCS_NVIC_ICPR0_CLRPEND3_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:abc87762f7dad13629232fc89ab1cc127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdb3bd63b6a503a7d648d56cd633cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afbdb3bd63b6a503a7d648d56cd633cc9">CPU_SCS_NVIC_ICPR0_CLRPEND2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:afbdb3bd63b6a503a7d648d56cd633cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755d473282836e533b52c0fce3b5345b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a755d473282836e533b52c0fce3b5345b">CPU_SCS_NVIC_ICPR0_CLRPEND2_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a755d473282836e533b52c0fce3b5345b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae678576f79c4169e0fc7fd4614107720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae678576f79c4169e0fc7fd4614107720">CPU_SCS_NVIC_ICPR0_CLRPEND2_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ae678576f79c4169e0fc7fd4614107720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0430f57442f7026b81120143293289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1f0430f57442f7026b81120143293289">CPU_SCS_NVIC_ICPR0_CLRPEND2_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a1f0430f57442f7026b81120143293289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc01a16621a3f7ba58bc323a9dee691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4dc01a16621a3f7ba58bc323a9dee691">CPU_SCS_NVIC_ICPR0_CLRPEND1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a4dc01a16621a3f7ba58bc323a9dee691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9102e63a5c1ef34fb5c618faa1e89936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9102e63a5c1ef34fb5c618faa1e89936">CPU_SCS_NVIC_ICPR0_CLRPEND1_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a9102e63a5c1ef34fb5c618faa1e89936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c25214d3206556aca9a74924ee4d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab4c25214d3206556aca9a74924ee4d23">CPU_SCS_NVIC_ICPR0_CLRPEND1_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ab4c25214d3206556aca9a74924ee4d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e577b78fcbb5a2daf744ea81b98873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a19e577b78fcbb5a2daf744ea81b98873">CPU_SCS_NVIC_ICPR0_CLRPEND1_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a19e577b78fcbb5a2daf744ea81b98873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c6f023310999534990bba33f117098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a23c6f023310999534990bba33f117098">CPU_SCS_NVIC_ICPR0_CLRPEND0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a23c6f023310999534990bba33f117098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bdb8e585ef24a8fa0312d386d523ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a30bdb8e585ef24a8fa0312d386d523ef">CPU_SCS_NVIC_ICPR0_CLRPEND0_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a30bdb8e585ef24a8fa0312d386d523ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8faa8109ba88d917cfdf52b3cd56db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad8faa8109ba88d917cfdf52b3cd56db3">CPU_SCS_NVIC_ICPR0_CLRPEND0_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ad8faa8109ba88d917cfdf52b3cd56db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0688951a4a924eb00847c4284fdf5c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0688951a4a924eb00847c4284fdf5c47">CPU_SCS_NVIC_ICPR0_CLRPEND0_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0688951a4a924eb00847c4284fdf5c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fd87055ed8e3925d6fa3bb1f294fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab9fd87055ed8e3925d6fa3bb1f294fec">CPU_SCS_NVIC_ICPR1_CLRPEND33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ab9fd87055ed8e3925d6fa3bb1f294fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ec2480ba299b6389bc13e40fe29cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a52ec2480ba299b6389bc13e40fe29cf1">CPU_SCS_NVIC_ICPR1_CLRPEND33_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a52ec2480ba299b6389bc13e40fe29cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe5af773c39908b6dedb718c3af0173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6fe5af773c39908b6dedb718c3af0173">CPU_SCS_NVIC_ICPR1_CLRPEND33_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a6fe5af773c39908b6dedb718c3af0173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1d958fe23165abb111f28862ac5fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afb1d958fe23165abb111f28862ac5fb3">CPU_SCS_NVIC_ICPR1_CLRPEND33_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:afb1d958fe23165abb111f28862ac5fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31574820f0e3314ccf23dbec3f0d00ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a31574820f0e3314ccf23dbec3f0d00ef">CPU_SCS_NVIC_ICPR1_CLRPEND32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a31574820f0e3314ccf23dbec3f0d00ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687507eb7368846a433c306d33d8c7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a687507eb7368846a433c306d33d8c7cb">CPU_SCS_NVIC_ICPR1_CLRPEND32_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a687507eb7368846a433c306d33d8c7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b87904b0685ea42db95d7c967d1847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a49b87904b0685ea42db95d7c967d1847">CPU_SCS_NVIC_ICPR1_CLRPEND32_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a49b87904b0685ea42db95d7c967d1847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2de47aa08784dc3fa1ad6a43c02ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adf2de47aa08784dc3fa1ad6a43c02ed5">CPU_SCS_NVIC_ICPR1_CLRPEND32_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adf2de47aa08784dc3fa1ad6a43c02ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf432432ee216d4eb6e9d793785183d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaaf432432ee216d4eb6e9d793785183d">CPU_SCS_NVIC_IABR0_ACTIVE31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:aaaf432432ee216d4eb6e9d793785183d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75bf2aa080fa431ad21ff822d4b9827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af75bf2aa080fa431ad21ff822d4b9827">CPU_SCS_NVIC_IABR0_ACTIVE31_BITN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:af75bf2aa080fa431ad21ff822d4b9827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00fe00896d93676c0527b5ac102d0a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a00fe00896d93676c0527b5ac102d0a9b">CPU_SCS_NVIC_IABR0_ACTIVE31_M</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a00fe00896d93676c0527b5ac102d0a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b627fe89f6593f5b1c096557f46b405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1b627fe89f6593f5b1c096557f46b405">CPU_SCS_NVIC_IABR0_ACTIVE31_S</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a1b627fe89f6593f5b1c096557f46b405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7ca598123e11fe6e4beb9a752a6a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0c7ca598123e11fe6e4beb9a752a6a70">CPU_SCS_NVIC_IABR0_ACTIVE30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a0c7ca598123e11fe6e4beb9a752a6a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1898220623069c632c9cf56abf8bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4e1898220623069c632c9cf56abf8bc0">CPU_SCS_NVIC_IABR0_ACTIVE30_BITN</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a4e1898220623069c632c9cf56abf8bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae031f5b98ed27d5caad5abc081e2b3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae031f5b98ed27d5caad5abc081e2b3ce">CPU_SCS_NVIC_IABR0_ACTIVE30_M</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ae031f5b98ed27d5caad5abc081e2b3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406f218c0a64dae2948aa8e69fcde169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a406f218c0a64dae2948aa8e69fcde169">CPU_SCS_NVIC_IABR0_ACTIVE30_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a406f218c0a64dae2948aa8e69fcde169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27deca5c92c59d227f80bb43236bf691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a27deca5c92c59d227f80bb43236bf691">CPU_SCS_NVIC_IABR0_ACTIVE29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a27deca5c92c59d227f80bb43236bf691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88fa0a7f876d646e2e80c9a40ab1bfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a88fa0a7f876d646e2e80c9a40ab1bfb4">CPU_SCS_NVIC_IABR0_ACTIVE29_BITN</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:a88fa0a7f876d646e2e80c9a40ab1bfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b754c5606b874e4ca81942a298091e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac4b754c5606b874e4ca81942a298091e">CPU_SCS_NVIC_IABR0_ACTIVE29_M</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ac4b754c5606b874e4ca81942a298091e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38b5262ba98079655e79156c09fbdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad38b5262ba98079655e79156c09fbdea">CPU_SCS_NVIC_IABR0_ACTIVE29_S</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ad38b5262ba98079655e79156c09fbdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70eccc77609fdf7f43e7582c24881972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a70eccc77609fdf7f43e7582c24881972">CPU_SCS_NVIC_IABR0_ACTIVE28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a70eccc77609fdf7f43e7582c24881972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4479ba33d7d4a9418c4d1177d0dff5c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4479ba33d7d4a9418c4d1177d0dff5c9">CPU_SCS_NVIC_IABR0_ACTIVE28_BITN</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a4479ba33d7d4a9418c4d1177d0dff5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba35882d33b9ff15569730d3f98ec98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aba35882d33b9ff15569730d3f98ec98f">CPU_SCS_NVIC_IABR0_ACTIVE28_M</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:aba35882d33b9ff15569730d3f98ec98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f96a7967ce1aa082db0340c4d4ab4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a53f96a7967ce1aa082db0340c4d4ab4e">CPU_SCS_NVIC_IABR0_ACTIVE28_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a53f96a7967ce1aa082db0340c4d4ab4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e351ed97f3277f26d9e0b043fd9209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a23e351ed97f3277f26d9e0b043fd9209">CPU_SCS_NVIC_IABR0_ACTIVE27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:a23e351ed97f3277f26d9e0b043fd9209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8daaebe987799be2817f86265e472340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8daaebe987799be2817f86265e472340">CPU_SCS_NVIC_IABR0_ACTIVE27_BITN</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a8daaebe987799be2817f86265e472340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade63d6caa9907c83fcc3fd08f2425430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ade63d6caa9907c83fcc3fd08f2425430">CPU_SCS_NVIC_IABR0_ACTIVE27_M</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:ade63d6caa9907c83fcc3fd08f2425430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1722bcf5050ab6d8e0d0ab9ac8b537b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1722bcf5050ab6d8e0d0ab9ac8b537b5">CPU_SCS_NVIC_IABR0_ACTIVE27_S</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:a1722bcf5050ab6d8e0d0ab9ac8b537b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd42d1f9da849eb74ee8d8912210204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acfd42d1f9da849eb74ee8d8912210204">CPU_SCS_NVIC_IABR0_ACTIVE26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:acfd42d1f9da849eb74ee8d8912210204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959b87432fe1ae6a914820a4f29bf364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a959b87432fe1ae6a914820a4f29bf364">CPU_SCS_NVIC_IABR0_ACTIVE26_BITN</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a959b87432fe1ae6a914820a4f29bf364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4c2e8ea780edd5902e08804c824e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5a4c2e8ea780edd5902e08804c824e52">CPU_SCS_NVIC_IABR0_ACTIVE26_M</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a5a4c2e8ea780edd5902e08804c824e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193d595a73b1596c654c5c1c56df9a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a193d595a73b1596c654c5c1c56df9a71">CPU_SCS_NVIC_IABR0_ACTIVE26_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a193d595a73b1596c654c5c1c56df9a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539ca480ba79c8a6e49d109534eeca27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a539ca480ba79c8a6e49d109534eeca27">CPU_SCS_NVIC_IABR0_ACTIVE25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a539ca480ba79c8a6e49d109534eeca27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dd3010b4f39d32b8bd609bf7fba4b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a35dd3010b4f39d32b8bd609bf7fba4b5">CPU_SCS_NVIC_IABR0_ACTIVE25_BITN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a35dd3010b4f39d32b8bd609bf7fba4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb44d8a5bd8adabc686690eddafac95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7bb44d8a5bd8adabc686690eddafac95">CPU_SCS_NVIC_IABR0_ACTIVE25_M</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a7bb44d8a5bd8adabc686690eddafac95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045231e99ff3c02bed6deb4aae74e4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a045231e99ff3c02bed6deb4aae74e4bf">CPU_SCS_NVIC_IABR0_ACTIVE25_S</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a045231e99ff3c02bed6deb4aae74e4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba96fa7cff912e0f9919c652e33bfd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3ba96fa7cff912e0f9919c652e33bfd5">CPU_SCS_NVIC_IABR0_ACTIVE24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a3ba96fa7cff912e0f9919c652e33bfd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877125dc3528c09707013de98d1d748b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a877125dc3528c09707013de98d1d748b">CPU_SCS_NVIC_IABR0_ACTIVE24_BITN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a877125dc3528c09707013de98d1d748b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae100eddec61c5a26749a47b1023738aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae100eddec61c5a26749a47b1023738aa">CPU_SCS_NVIC_IABR0_ACTIVE24_M</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ae100eddec61c5a26749a47b1023738aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae995d6f4c9a91e700c133b3436cf13d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae995d6f4c9a91e700c133b3436cf13d6">CPU_SCS_NVIC_IABR0_ACTIVE24_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ae995d6f4c9a91e700c133b3436cf13d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141023feade5f9e594540bd3917b12df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a141023feade5f9e594540bd3917b12df">CPU_SCS_NVIC_IABR0_ACTIVE23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a141023feade5f9e594540bd3917b12df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bdc4785abc39c6234b94edb32b3ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a92bdc4785abc39c6234b94edb32b3ed8">CPU_SCS_NVIC_IABR0_ACTIVE23_BITN</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a92bdc4785abc39c6234b94edb32b3ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a8c859540bdb04251c8bf03c59c97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a75a8c859540bdb04251c8bf03c59c97f">CPU_SCS_NVIC_IABR0_ACTIVE23_M</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a75a8c859540bdb04251c8bf03c59c97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99565643a15a61d735997677e2527e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a99565643a15a61d735997677e2527e97">CPU_SCS_NVIC_IABR0_ACTIVE23_S</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a99565643a15a61d735997677e2527e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af891d1595f0717f2ccaff5a00fc2150e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af891d1595f0717f2ccaff5a00fc2150e">CPU_SCS_NVIC_IABR0_ACTIVE22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:af891d1595f0717f2ccaff5a00fc2150e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434210516c3f113f1c02539f81c0a224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a434210516c3f113f1c02539f81c0a224">CPU_SCS_NVIC_IABR0_ACTIVE22_BITN</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a434210516c3f113f1c02539f81c0a224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8606c1bde85e431ca30e4d9e6a74d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2a8606c1bde85e431ca30e4d9e6a74d4">CPU_SCS_NVIC_IABR0_ACTIVE22_M</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a2a8606c1bde85e431ca30e4d9e6a74d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75738dc3a30e1f0429c04cafcc38eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad75738dc3a30e1f0429c04cafcc38eab">CPU_SCS_NVIC_IABR0_ACTIVE22_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ad75738dc3a30e1f0429c04cafcc38eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20e8e6ac5e894b189c0663030730372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac20e8e6ac5e894b189c0663030730372">CPU_SCS_NVIC_IABR0_ACTIVE21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:ac20e8e6ac5e894b189c0663030730372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc5d3f11e18670d6058c192a6112f920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acc5d3f11e18670d6058c192a6112f920">CPU_SCS_NVIC_IABR0_ACTIVE21_BITN</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:acc5d3f11e18670d6058c192a6112f920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca14515111a05905ade17a7d5726a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7ca14515111a05905ade17a7d5726a00">CPU_SCS_NVIC_IABR0_ACTIVE21_M</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a7ca14515111a05905ade17a7d5726a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad386b93699f7b195c8b6b215883e149f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad386b93699f7b195c8b6b215883e149f">CPU_SCS_NVIC_IABR0_ACTIVE21_S</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ad386b93699f7b195c8b6b215883e149f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9ba592b50fb187024e04b7b6efc7ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aad9ba592b50fb187024e04b7b6efc7ff">CPU_SCS_NVIC_IABR0_ACTIVE20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:aad9ba592b50fb187024e04b7b6efc7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239ac0699552e99406efbae6c1f79bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a239ac0699552e99406efbae6c1f79bac">CPU_SCS_NVIC_IABR0_ACTIVE20_BITN</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a239ac0699552e99406efbae6c1f79bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990fdff32a0c1a14912e093d8d2523de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a990fdff32a0c1a14912e093d8d2523de">CPU_SCS_NVIC_IABR0_ACTIVE20_M</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:a990fdff32a0c1a14912e093d8d2523de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cfb4825f64315854b0525b7ee9b3f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0cfb4825f64315854b0525b7ee9b3f14">CPU_SCS_NVIC_IABR0_ACTIVE20_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a0cfb4825f64315854b0525b7ee9b3f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7760eeb1e51c4c3b3045ca8e12cf23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3f7760eeb1e51c4c3b3045ca8e12cf23">CPU_SCS_NVIC_IABR0_ACTIVE19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a3f7760eeb1e51c4c3b3045ca8e12cf23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe498773fb35bb4eac5d5e1d0255654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adfe498773fb35bb4eac5d5e1d0255654">CPU_SCS_NVIC_IABR0_ACTIVE19_BITN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:adfe498773fb35bb4eac5d5e1d0255654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8800be06a9058f2088d03bf3c42371b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae8800be06a9058f2088d03bf3c42371b">CPU_SCS_NVIC_IABR0_ACTIVE19_M</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ae8800be06a9058f2088d03bf3c42371b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850dd4b4ea7784ac046306be4b815a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a850dd4b4ea7784ac046306be4b815a1f">CPU_SCS_NVIC_IABR0_ACTIVE19_S</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a850dd4b4ea7784ac046306be4b815a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b1e149a7556e8520a4eeddb5452abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae5b1e149a7556e8520a4eeddb5452abc">CPU_SCS_NVIC_IABR0_ACTIVE18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ae5b1e149a7556e8520a4eeddb5452abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a998f453522a870c13d64baa7d57ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae1a998f453522a870c13d64baa7d57ab">CPU_SCS_NVIC_IABR0_ACTIVE18_BITN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ae1a998f453522a870c13d64baa7d57ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34994adf6b4f8cb0d6b32a915b9ea731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a34994adf6b4f8cb0d6b32a915b9ea731">CPU_SCS_NVIC_IABR0_ACTIVE18_M</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a34994adf6b4f8cb0d6b32a915b9ea731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c23ce607bce2b3e7b5afe2484684bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a71c23ce607bce2b3e7b5afe2484684bd">CPU_SCS_NVIC_IABR0_ACTIVE18_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a71c23ce607bce2b3e7b5afe2484684bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c880f54f1ab8ba671fd20b198788db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2c880f54f1ab8ba671fd20b198788db5">CPU_SCS_NVIC_IABR0_ACTIVE17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a2c880f54f1ab8ba671fd20b198788db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05463f3d6f05031293d9734174bc4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa05463f3d6f05031293d9734174bc4b7">CPU_SCS_NVIC_IABR0_ACTIVE17_BITN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:aa05463f3d6f05031293d9734174bc4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b6d757de5a56318df2cdb258fe4276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a31b6d757de5a56318df2cdb258fe4276">CPU_SCS_NVIC_IABR0_ACTIVE17_M</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a31b6d757de5a56318df2cdb258fe4276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6392ebcf27c09a68ec8f2b5393ce4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aba6392ebcf27c09a68ec8f2b5393ce4f">CPU_SCS_NVIC_IABR0_ACTIVE17_S</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:aba6392ebcf27c09a68ec8f2b5393ce4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda11d2f616acb5727d8321b5faa0917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abda11d2f616acb5727d8321b5faa0917">CPU_SCS_NVIC_IABR0_ACTIVE16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:abda11d2f616acb5727d8321b5faa0917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c62d5d80a0539a2de1a0ef40e6d78fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3c62d5d80a0539a2de1a0ef40e6d78fe">CPU_SCS_NVIC_IABR0_ACTIVE16_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a3c62d5d80a0539a2de1a0ef40e6d78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec69904ddcabcd454a4ce99f95ce0e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aec69904ddcabcd454a4ce99f95ce0e38">CPU_SCS_NVIC_IABR0_ACTIVE16_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:aec69904ddcabcd454a4ce99f95ce0e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c2485f0b5c87d6acef0acbcc9b5b33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a88c2485f0b5c87d6acef0acbcc9b5b33">CPU_SCS_NVIC_IABR0_ACTIVE16_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a88c2485f0b5c87d6acef0acbcc9b5b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7902cb37f9a78e46bff6379a67ea74b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7902cb37f9a78e46bff6379a67ea74b6">CPU_SCS_NVIC_IABR0_ACTIVE15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a7902cb37f9a78e46bff6379a67ea74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b19084b0f933e849d6813e74be3957b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8b19084b0f933e849d6813e74be3957b">CPU_SCS_NVIC_IABR0_ACTIVE15_BITN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a8b19084b0f933e849d6813e74be3957b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab383c5394f76483d5d7be303cf7380f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab383c5394f76483d5d7be303cf7380f6">CPU_SCS_NVIC_IABR0_ACTIVE15_M</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ab383c5394f76483d5d7be303cf7380f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e8135424e02c9277bb4ab7acae4cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a19e8135424e02c9277bb4ab7acae4cca">CPU_SCS_NVIC_IABR0_ACTIVE15_S</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a19e8135424e02c9277bb4ab7acae4cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01aec9c41c012acdc40d31349512af46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a01aec9c41c012acdc40d31349512af46">CPU_SCS_NVIC_IABR0_ACTIVE14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:a01aec9c41c012acdc40d31349512af46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ad1544e9bbee18ddde3acf2d86bb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af3ad1544e9bbee18ddde3acf2d86bb91">CPU_SCS_NVIC_IABR0_ACTIVE14_BITN</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:af3ad1544e9bbee18ddde3acf2d86bb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab059bc15aa5f2c643c02b46990b0baf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab059bc15aa5f2c643c02b46990b0baf9">CPU_SCS_NVIC_IABR0_ACTIVE14_M</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ab059bc15aa5f2c643c02b46990b0baf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d01a7fb7df7b0c55e9e43aa0b8ad60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab9d01a7fb7df7b0c55e9e43aa0b8ad60">CPU_SCS_NVIC_IABR0_ACTIVE14_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ab9d01a7fb7df7b0c55e9e43aa0b8ad60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec3f7370a4a30ebc2216b81b4ee5e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9ec3f7370a4a30ebc2216b81b4ee5e53">CPU_SCS_NVIC_IABR0_ACTIVE13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:a9ec3f7370a4a30ebc2216b81b4ee5e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b83aaf36cd58bfc9af4cfe0d48904a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7b83aaf36cd58bfc9af4cfe0d48904a1">CPU_SCS_NVIC_IABR0_ACTIVE13_BITN</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a7b83aaf36cd58bfc9af4cfe0d48904a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01963a30ea9ed31dbfb1b92db6db39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab01963a30ea9ed31dbfb1b92db6db39a">CPU_SCS_NVIC_IABR0_ACTIVE13_M</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ab01963a30ea9ed31dbfb1b92db6db39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba22cd1ac4c6e7ac06beca0860e96924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aba22cd1ac4c6e7ac06beca0860e96924">CPU_SCS_NVIC_IABR0_ACTIVE13_S</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:aba22cd1ac4c6e7ac06beca0860e96924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ff053e673a8347dadf1870afa8bb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a99ff053e673a8347dadf1870afa8bb39">CPU_SCS_NVIC_IABR0_ACTIVE12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a99ff053e673a8347dadf1870afa8bb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0818340756a153c2e3e6c63ab249ec6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0818340756a153c2e3e6c63ab249ec6e">CPU_SCS_NVIC_IABR0_ACTIVE12_BITN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a0818340756a153c2e3e6c63ab249ec6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a521a99a6f2fd27e91c51de09f402b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa1a521a99a6f2fd27e91c51de09f402b">CPU_SCS_NVIC_IABR0_ACTIVE12_M</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:aa1a521a99a6f2fd27e91c51de09f402b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251b14642219ec837666790d3d4d17a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a251b14642219ec837666790d3d4d17a8">CPU_SCS_NVIC_IABR0_ACTIVE12_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a251b14642219ec837666790d3d4d17a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afa170f3ddcfb5868be8bd06e24f0c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1afa170f3ddcfb5868be8bd06e24f0c0">CPU_SCS_NVIC_IABR0_ACTIVE11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a1afa170f3ddcfb5868be8bd06e24f0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f20b420d1ffb60d14738e6652a01eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2f20b420d1ffb60d14738e6652a01eea">CPU_SCS_NVIC_IABR0_ACTIVE11_BITN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a2f20b420d1ffb60d14738e6652a01eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab454ea383713b14dd2978dbec2dd0956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab454ea383713b14dd2978dbec2dd0956">CPU_SCS_NVIC_IABR0_ACTIVE11_M</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ab454ea383713b14dd2978dbec2dd0956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668887e56b79542326cb8c40d7e18d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a668887e56b79542326cb8c40d7e18d64">CPU_SCS_NVIC_IABR0_ACTIVE11_S</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a668887e56b79542326cb8c40d7e18d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a44d0e805c9dbf683ffc2e83b8e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a81a44d0e805c9dbf683ffc2e83b8e28f">CPU_SCS_NVIC_IABR0_ACTIVE10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a81a44d0e805c9dbf683ffc2e83b8e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6946233d857711574351032c9ad56a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6946233d857711574351032c9ad56a2b">CPU_SCS_NVIC_IABR0_ACTIVE10_BITN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a6946233d857711574351032c9ad56a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660e8848e2359c4b5915349ed512c817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a660e8848e2359c4b5915349ed512c817">CPU_SCS_NVIC_IABR0_ACTIVE10_M</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a660e8848e2359c4b5915349ed512c817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0de2f0c914cb564a3d065dffd469ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad0de2f0c914cb564a3d065dffd469ddd">CPU_SCS_NVIC_IABR0_ACTIVE10_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ad0de2f0c914cb564a3d065dffd469ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c7a93ece88451c4823348cd77472a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a42c7a93ece88451c4823348cd77472a1">CPU_SCS_NVIC_IABR0_ACTIVE9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a42c7a93ece88451c4823348cd77472a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceccb97a31d24f8b0b1698ebc16ac2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aceccb97a31d24f8b0b1698ebc16ac2cf">CPU_SCS_NVIC_IABR0_ACTIVE9_BITN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:aceccb97a31d24f8b0b1698ebc16ac2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7aa3b2402bd5ba40927acacb3ba7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adc7aa3b2402bd5ba40927acacb3ba7a3">CPU_SCS_NVIC_IABR0_ACTIVE9_M</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:adc7aa3b2402bd5ba40927acacb3ba7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae111a5847e77b4c3b1e63eef3d88e7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae111a5847e77b4c3b1e63eef3d88e7bf">CPU_SCS_NVIC_IABR0_ACTIVE9_S</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ae111a5847e77b4c3b1e63eef3d88e7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83441085a0d3ceb640da759ba1add85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac83441085a0d3ceb640da759ba1add85">CPU_SCS_NVIC_IABR0_ACTIVE8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ac83441085a0d3ceb640da759ba1add85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d533e761c892f2e205bc09bb6ae821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad6d533e761c892f2e205bc09bb6ae821">CPU_SCS_NVIC_IABR0_ACTIVE8_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad6d533e761c892f2e205bc09bb6ae821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ccf1b2a4e3c8cd63c603b1920c5337c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2ccf1b2a4e3c8cd63c603b1920c5337c">CPU_SCS_NVIC_IABR0_ACTIVE8_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a2ccf1b2a4e3c8cd63c603b1920c5337c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cdeacad56ac472c58f2469203c8c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a80cdeacad56ac472c58f2469203c8c31">CPU_SCS_NVIC_IABR0_ACTIVE8_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a80cdeacad56ac472c58f2469203c8c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e60c17b7a9adee738578bf712acd3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a59e60c17b7a9adee738578bf712acd3a">CPU_SCS_NVIC_IABR0_ACTIVE7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a59e60c17b7a9adee738578bf712acd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c00a3bd0ce89fda3b1b7915275ad74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6c00a3bd0ce89fda3b1b7915275ad74c">CPU_SCS_NVIC_IABR0_ACTIVE7_BITN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a6c00a3bd0ce89fda3b1b7915275ad74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cdd9968892fa8e3456717d83b1359b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a74cdd9968892fa8e3456717d83b1359b">CPU_SCS_NVIC_IABR0_ACTIVE7_M</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a74cdd9968892fa8e3456717d83b1359b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b638298a879e1e6e6682ccaefff3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a71b638298a879e1e6e6682ccaefff3a6">CPU_SCS_NVIC_IABR0_ACTIVE7_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a71b638298a879e1e6e6682ccaefff3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a15bfaf04c691ed967192b4f12935ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7a15bfaf04c691ed967192b4f12935ff">CPU_SCS_NVIC_IABR0_ACTIVE6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a7a15bfaf04c691ed967192b4f12935ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1029d7cdc5559e694ab97c46560a4580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1029d7cdc5559e694ab97c46560a4580">CPU_SCS_NVIC_IABR0_ACTIVE6_BITN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a1029d7cdc5559e694ab97c46560a4580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eefb287603c9f003cad1b6dcac88d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3eefb287603c9f003cad1b6dcac88d04">CPU_SCS_NVIC_IABR0_ACTIVE6_M</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a3eefb287603c9f003cad1b6dcac88d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ac24e9351327012c29ae49f9856b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa5ac24e9351327012c29ae49f9856b0c">CPU_SCS_NVIC_IABR0_ACTIVE6_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aa5ac24e9351327012c29ae49f9856b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69db960ec471eb34dae73cb548206b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a69db960ec471eb34dae73cb548206b87">CPU_SCS_NVIC_IABR0_ACTIVE5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a69db960ec471eb34dae73cb548206b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209a807a2ad8a1c9d2f810f531353400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a209a807a2ad8a1c9d2f810f531353400">CPU_SCS_NVIC_IABR0_ACTIVE5_BITN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a209a807a2ad8a1c9d2f810f531353400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3e303de3670dc85f4e8ced4c27edeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1d3e303de3670dc85f4e8ced4c27edeb">CPU_SCS_NVIC_IABR0_ACTIVE5_M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a1d3e303de3670dc85f4e8ced4c27edeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a6f255be685d29a743c9f473a3e87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a23a6f255be685d29a743c9f473a3e87f">CPU_SCS_NVIC_IABR0_ACTIVE5_S</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a23a6f255be685d29a743c9f473a3e87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2fd44a7c51ce0051a0695d7dde115d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4b2fd44a7c51ce0051a0695d7dde115d">CPU_SCS_NVIC_IABR0_ACTIVE4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a4b2fd44a7c51ce0051a0695d7dde115d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375eb4abe2724f9e5bf570e095ce0b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a375eb4abe2724f9e5bf570e095ce0b88">CPU_SCS_NVIC_IABR0_ACTIVE4_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a375eb4abe2724f9e5bf570e095ce0b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8979ecaeab9c1c99396320c4b9692c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa8979ecaeab9c1c99396320c4b9692c3">CPU_SCS_NVIC_IABR0_ACTIVE4_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:aa8979ecaeab9c1c99396320c4b9692c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be397add3d769ba45b0d0abbdaf0eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3be397add3d769ba45b0d0abbdaf0eb0">CPU_SCS_NVIC_IABR0_ACTIVE4_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a3be397add3d769ba45b0d0abbdaf0eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f88f5b7f47897f9d2483782f218146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a97f88f5b7f47897f9d2483782f218146">CPU_SCS_NVIC_IABR0_ACTIVE3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a97f88f5b7f47897f9d2483782f218146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1e20099e52d2fdb751e276633ad220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aac1e20099e52d2fdb751e276633ad220">CPU_SCS_NVIC_IABR0_ACTIVE3_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:aac1e20099e52d2fdb751e276633ad220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9c05b74cb4d51efb80eda7b5ea1439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8e9c05b74cb4d51efb80eda7b5ea1439">CPU_SCS_NVIC_IABR0_ACTIVE3_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a8e9c05b74cb4d51efb80eda7b5ea1439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a73fd50ca5f10e75af365ec6f531df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4a73fd50ca5f10e75af365ec6f531df8">CPU_SCS_NVIC_IABR0_ACTIVE3_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a4a73fd50ca5f10e75af365ec6f531df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6f2bd6a3494825aeecea0746ad7f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aad6f2bd6a3494825aeecea0746ad7f3f">CPU_SCS_NVIC_IABR0_ACTIVE2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:aad6f2bd6a3494825aeecea0746ad7f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7324b2fd81b8db1361768e5580372d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7324b2fd81b8db1361768e5580372d62">CPU_SCS_NVIC_IABR0_ACTIVE2_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a7324b2fd81b8db1361768e5580372d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac825fc81e7cf6e61162b3d5fef78400e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac825fc81e7cf6e61162b3d5fef78400e">CPU_SCS_NVIC_IABR0_ACTIVE2_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ac825fc81e7cf6e61162b3d5fef78400e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dfe1119cf02874504c1044b64682ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a51dfe1119cf02874504c1044b64682ca">CPU_SCS_NVIC_IABR0_ACTIVE2_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a51dfe1119cf02874504c1044b64682ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a2997381ae6510e0775db180975bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac9a2997381ae6510e0775db180975bc4">CPU_SCS_NVIC_IABR0_ACTIVE1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ac9a2997381ae6510e0775db180975bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be14c46d0bb15543cf2cbd862e643aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4be14c46d0bb15543cf2cbd862e643aa">CPU_SCS_NVIC_IABR0_ACTIVE1_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4be14c46d0bb15543cf2cbd862e643aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642b5fe2da6b30e807b0d1f6bbea98cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a642b5fe2da6b30e807b0d1f6bbea98cc">CPU_SCS_NVIC_IABR0_ACTIVE1_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a642b5fe2da6b30e807b0d1f6bbea98cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4ddf9076c96bea80fd359651727014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0b4ddf9076c96bea80fd359651727014">CPU_SCS_NVIC_IABR0_ACTIVE1_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0b4ddf9076c96bea80fd359651727014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cc47ad07e4fcf4ce118c8fcb5f636a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a74cc47ad07e4fcf4ce118c8fcb5f636a">CPU_SCS_NVIC_IABR0_ACTIVE0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a74cc47ad07e4fcf4ce118c8fcb5f636a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d3a5dc9470f71cbe5d4c98166c90a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a38d3a5dc9470f71cbe5d4c98166c90a8">CPU_SCS_NVIC_IABR0_ACTIVE0_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a38d3a5dc9470f71cbe5d4c98166c90a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261aeba2db2342ac8df0deb4f91dfd20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a261aeba2db2342ac8df0deb4f91dfd20">CPU_SCS_NVIC_IABR0_ACTIVE0_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a261aeba2db2342ac8df0deb4f91dfd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97d8dcda61dce410055d2f6d291ccb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab97d8dcda61dce410055d2f6d291ccb7">CPU_SCS_NVIC_IABR0_ACTIVE0_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab97d8dcda61dce410055d2f6d291ccb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe47f97461623223fb40600a74502cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adbe47f97461623223fb40600a74502cd">CPU_SCS_NVIC_IABR1_ACTIVE33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:adbe47f97461623223fb40600a74502cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c5e94b6b83c354864fa56a91c18115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae0c5e94b6b83c354864fa56a91c18115">CPU_SCS_NVIC_IABR1_ACTIVE33_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae0c5e94b6b83c354864fa56a91c18115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9cd4d857e47e7b7926bc169776b1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1a9cd4d857e47e7b7926bc169776b1dd">CPU_SCS_NVIC_IABR1_ACTIVE33_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a1a9cd4d857e47e7b7926bc169776b1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b5c19ba5c4440226fe915ed738bd5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac2b5c19ba5c4440226fe915ed738bd5f">CPU_SCS_NVIC_IABR1_ACTIVE33_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ac2b5c19ba5c4440226fe915ed738bd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5cfd7abd8d6bc22dee7382c271b96a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6b5cfd7abd8d6bc22dee7382c271b96a">CPU_SCS_NVIC_IABR1_ACTIVE32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a6b5cfd7abd8d6bc22dee7382c271b96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e99fb2ccecb566f47af8dedafc186d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad0e99fb2ccecb566f47af8dedafc186d">CPU_SCS_NVIC_IABR1_ACTIVE32_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad0e99fb2ccecb566f47af8dedafc186d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ed3e25b5707afd8fc01132f3145da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a93ed3e25b5707afd8fc01132f3145da8">CPU_SCS_NVIC_IABR1_ACTIVE32_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a93ed3e25b5707afd8fc01132f3145da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9a494f6045da0814ff2c72ea21fb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6a9a494f6045da0814ff2c72ea21fb67">CPU_SCS_NVIC_IABR1_ACTIVE32_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6a9a494f6045da0814ff2c72ea21fb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaeb5f47ed041fa081ce59bb1f9639fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaaeb5f47ed041fa081ce59bb1f9639fd">CPU_SCS_NVIC_IPR0_PRI_3_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aaaeb5f47ed041fa081ce59bb1f9639fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500becb401a9f1c32eefb3d18f9ff873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a500becb401a9f1c32eefb3d18f9ff873">CPU_SCS_NVIC_IPR0_PRI_3_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:a500becb401a9f1c32eefb3d18f9ff873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92091a76c3e25d211fa1dcd6b9fd9996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a92091a76c3e25d211fa1dcd6b9fd9996">CPU_SCS_NVIC_IPR0_PRI_3_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a92091a76c3e25d211fa1dcd6b9fd9996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81258921b913fed7ebefa15c915426d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a81258921b913fed7ebefa15c915426d0">CPU_SCS_NVIC_IPR0_PRI_2_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a81258921b913fed7ebefa15c915426d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6561b58622206f3e6c2c3884baa146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0c6561b58622206f3e6c2c3884baa146">CPU_SCS_NVIC_IPR0_PRI_2_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:a0c6561b58622206f3e6c2c3884baa146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2026aa148f6a25a511ace340efc9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5d2026aa148f6a25a511ace340efc9f7">CPU_SCS_NVIC_IPR0_PRI_2_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a5d2026aa148f6a25a511ace340efc9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad508e6955d21554ebf6ff091414aa578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad508e6955d21554ebf6ff091414aa578">CPU_SCS_NVIC_IPR0_PRI_1_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad508e6955d21554ebf6ff091414aa578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfe2a800e99cf211a60d676d1861cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9bfe2a800e99cf211a60d676d1861cb2">CPU_SCS_NVIC_IPR0_PRI_1_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:a9bfe2a800e99cf211a60d676d1861cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0c22c1f588aed6f6764577bb9943e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aac0c22c1f588aed6f6764577bb9943e5">CPU_SCS_NVIC_IPR0_PRI_1_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aac0c22c1f588aed6f6764577bb9943e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6f9e246e31a0e49e33d5529207dc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1b6f9e246e31a0e49e33d5529207dc80">CPU_SCS_NVIC_IPR0_PRI_0_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a1b6f9e246e31a0e49e33d5529207dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d3d29422d3fbf7c4b6e687127be9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a45d3d29422d3fbf7c4b6e687127be9f8">CPU_SCS_NVIC_IPR0_PRI_0_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:a45d3d29422d3fbf7c4b6e687127be9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac980453959485ad6bd870394aa20bd22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac980453959485ad6bd870394aa20bd22">CPU_SCS_NVIC_IPR0_PRI_0_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac980453959485ad6bd870394aa20bd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7beb7868c7f7ca0d46ac9426c094681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad7beb7868c7f7ca0d46ac9426c094681">CPU_SCS_NVIC_IPR1_PRI_7_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad7beb7868c7f7ca0d46ac9426c094681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d6b2b22a3a496e46e88dc3dada84a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a01d6b2b22a3a496e46e88dc3dada84a4">CPU_SCS_NVIC_IPR1_PRI_7_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:a01d6b2b22a3a496e46e88dc3dada84a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0722ff4999dac47e9ac84ba28bbd75d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0722ff4999dac47e9ac84ba28bbd75d4">CPU_SCS_NVIC_IPR1_PRI_7_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a0722ff4999dac47e9ac84ba28bbd75d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab8e7b51ae8794be94aab8d548bce46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5ab8e7b51ae8794be94aab8d548bce46">CPU_SCS_NVIC_IPR1_PRI_6_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a5ab8e7b51ae8794be94aab8d548bce46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d77e18a166156534c6d2d4895c813ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7d77e18a166156534c6d2d4895c813ab">CPU_SCS_NVIC_IPR1_PRI_6_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:a7d77e18a166156534c6d2d4895c813ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed88191d928e76aa23484aa2dea20782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aed88191d928e76aa23484aa2dea20782">CPU_SCS_NVIC_IPR1_PRI_6_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aed88191d928e76aa23484aa2dea20782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ee77068a6d3c37affd57c73444e0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab9ee77068a6d3c37affd57c73444e0ed">CPU_SCS_NVIC_IPR1_PRI_5_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab9ee77068a6d3c37affd57c73444e0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581ddf2ff8f0e6f4fb3ac719e76e0acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a581ddf2ff8f0e6f4fb3ac719e76e0acc">CPU_SCS_NVIC_IPR1_PRI_5_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:a581ddf2ff8f0e6f4fb3ac719e76e0acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f60b3cbb4c98e14fb9e782450c27519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6f60b3cbb4c98e14fb9e782450c27519">CPU_SCS_NVIC_IPR1_PRI_5_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a6f60b3cbb4c98e14fb9e782450c27519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb64307563440d73ef6af3c1b879c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aecb64307563440d73ef6af3c1b879c9f">CPU_SCS_NVIC_IPR1_PRI_4_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aecb64307563440d73ef6af3c1b879c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd4b9b88bc46fba7da87cb7f627ca45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2cd4b9b88bc46fba7da87cb7f627ca45">CPU_SCS_NVIC_IPR1_PRI_4_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:a2cd4b9b88bc46fba7da87cb7f627ca45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d032b215d57ed3529ed94e808d170c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a07d032b215d57ed3529ed94e808d170c">CPU_SCS_NVIC_IPR1_PRI_4_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a07d032b215d57ed3529ed94e808d170c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95e3cbc60086a6d3e2a144b73c1fb37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab95e3cbc60086a6d3e2a144b73c1fb37">CPU_SCS_NVIC_IPR2_PRI_11_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab95e3cbc60086a6d3e2a144b73c1fb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e26ae31b4d6fdca8fe7d7ab95bbff50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8e26ae31b4d6fdca8fe7d7ab95bbff50">CPU_SCS_NVIC_IPR2_PRI_11_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:a8e26ae31b4d6fdca8fe7d7ab95bbff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197f8d810e95b1a90a70ab2e005d65d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a197f8d810e95b1a90a70ab2e005d65d4">CPU_SCS_NVIC_IPR2_PRI_11_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a197f8d810e95b1a90a70ab2e005d65d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab301886aeb3ec1c759e4a447e5d8eb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab301886aeb3ec1c759e4a447e5d8eb8f">CPU_SCS_NVIC_IPR2_PRI_10_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab301886aeb3ec1c759e4a447e5d8eb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e39c6bfc85e4a8b2b1fb08f3cc8058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab1e39c6bfc85e4a8b2b1fb08f3cc8058">CPU_SCS_NVIC_IPR2_PRI_10_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:ab1e39c6bfc85e4a8b2b1fb08f3cc8058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a17fbe731d499414b5e5f48c4d60e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a43a17fbe731d499414b5e5f48c4d60e4">CPU_SCS_NVIC_IPR2_PRI_10_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a43a17fbe731d499414b5e5f48c4d60e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13d2545b38c620bf84d5be0826fd318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af13d2545b38c620bf84d5be0826fd318">CPU_SCS_NVIC_IPR2_PRI_9_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:af13d2545b38c620bf84d5be0826fd318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b25a7901849359ea290c60c1b5b0c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4b25a7901849359ea290c60c1b5b0c70">CPU_SCS_NVIC_IPR2_PRI_9_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:a4b25a7901849359ea290c60c1b5b0c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0961b41510eb4b8bad93df47160a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4c0961b41510eb4b8bad93df47160a5b">CPU_SCS_NVIC_IPR2_PRI_9_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4c0961b41510eb4b8bad93df47160a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c15058765c6f18407fef58d5896ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac2c15058765c6f18407fef58d5896ec6">CPU_SCS_NVIC_IPR2_PRI_8_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ac2c15058765c6f18407fef58d5896ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d860771a36d9e160e5e6c58cb96d08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5d860771a36d9e160e5e6c58cb96d08e">CPU_SCS_NVIC_IPR2_PRI_8_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:a5d860771a36d9e160e5e6c58cb96d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fbbd801c05e174bd1df84f032a1dfcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0fbbd801c05e174bd1df84f032a1dfcb">CPU_SCS_NVIC_IPR2_PRI_8_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0fbbd801c05e174bd1df84f032a1dfcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ba88eb7e917581927721a72d91b1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa2ba88eb7e917581927721a72d91b1ae">CPU_SCS_NVIC_IPR3_PRI_15_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aa2ba88eb7e917581927721a72d91b1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072942909dd34a22334cf79bfd422dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a072942909dd34a22334cf79bfd422dbf">CPU_SCS_NVIC_IPR3_PRI_15_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:a072942909dd34a22334cf79bfd422dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1d4771196557a7881e39eb66507e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaa1d4771196557a7881e39eb66507e2d">CPU_SCS_NVIC_IPR3_PRI_15_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aaa1d4771196557a7881e39eb66507e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560fbd376a3417a264270f7b6c06619b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a560fbd376a3417a264270f7b6c06619b">CPU_SCS_NVIC_IPR3_PRI_14_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a560fbd376a3417a264270f7b6c06619b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a949427243d77f39d0164bc5a2e7ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a87a949427243d77f39d0164bc5a2e7ca">CPU_SCS_NVIC_IPR3_PRI_14_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:a87a949427243d77f39d0164bc5a2e7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe760816915c9b69705580c3fe983326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abe760816915c9b69705580c3fe983326">CPU_SCS_NVIC_IPR3_PRI_14_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:abe760816915c9b69705580c3fe983326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5813ba7c4fe6ccf9149dacea0fde4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4a5813ba7c4fe6ccf9149dacea0fde4d">CPU_SCS_NVIC_IPR3_PRI_13_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4a5813ba7c4fe6ccf9149dacea0fde4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea82a49101ffc4c1f021de7802e0f8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aea82a49101ffc4c1f021de7802e0f8ed">CPU_SCS_NVIC_IPR3_PRI_13_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:aea82a49101ffc4c1f021de7802e0f8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4d4f63c8e32efd34a336e921a546b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acb4d4f63c8e32efd34a336e921a546b5">CPU_SCS_NVIC_IPR3_PRI_13_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acb4d4f63c8e32efd34a336e921a546b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64f2f0c1b50b6af3938c966233c46b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad64f2f0c1b50b6af3938c966233c46b4">CPU_SCS_NVIC_IPR3_PRI_12_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad64f2f0c1b50b6af3938c966233c46b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2d542f9521a95417083ac9b575cb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2f2d542f9521a95417083ac9b575cb0b">CPU_SCS_NVIC_IPR3_PRI_12_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:a2f2d542f9521a95417083ac9b575cb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce8c1867c1bbaa5340862e7871c6b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adce8c1867c1bbaa5340862e7871c6b4d">CPU_SCS_NVIC_IPR3_PRI_12_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adce8c1867c1bbaa5340862e7871c6b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8f54e5f8abddc52f8dd9e584723c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#add8f54e5f8abddc52f8dd9e584723c7d">CPU_SCS_NVIC_IPR4_PRI_19_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:add8f54e5f8abddc52f8dd9e584723c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27ad46d0251a27980c5d7e5efdb1e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac27ad46d0251a27980c5d7e5efdb1e92">CPU_SCS_NVIC_IPR4_PRI_19_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:ac27ad46d0251a27980c5d7e5efdb1e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ccd29982c3a2a690371539a39819be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a06ccd29982c3a2a690371539a39819be">CPU_SCS_NVIC_IPR4_PRI_19_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a06ccd29982c3a2a690371539a39819be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a535158a739f90665e98387e10011c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a77a535158a739f90665e98387e10011c">CPU_SCS_NVIC_IPR4_PRI_18_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a77a535158a739f90665e98387e10011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac182a73987212bb2c0e87437580df247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac182a73987212bb2c0e87437580df247">CPU_SCS_NVIC_IPR4_PRI_18_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:ac182a73987212bb2c0e87437580df247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf233b12287fb82c2be596a1a476bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aebf233b12287fb82c2be596a1a476bc7">CPU_SCS_NVIC_IPR4_PRI_18_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aebf233b12287fb82c2be596a1a476bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca41c50080f33818a75f8f486b468a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4ca41c50080f33818a75f8f486b468a4">CPU_SCS_NVIC_IPR4_PRI_17_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4ca41c50080f33818a75f8f486b468a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853568b6d1c36bc65cce52b9204ad3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a853568b6d1c36bc65cce52b9204ad3f6">CPU_SCS_NVIC_IPR4_PRI_17_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:a853568b6d1c36bc65cce52b9204ad3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a0015559175b68c68c16ec6573cae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a90a0015559175b68c68c16ec6573cae6">CPU_SCS_NVIC_IPR4_PRI_17_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a90a0015559175b68c68c16ec6573cae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba687385b721569f4a4ee2e4f8e3deee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aba687385b721569f4a4ee2e4f8e3deee">CPU_SCS_NVIC_IPR4_PRI_16_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aba687385b721569f4a4ee2e4f8e3deee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7add5f7d372b49ed8b9689790332e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae7add5f7d372b49ed8b9689790332e1d">CPU_SCS_NVIC_IPR4_PRI_16_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:ae7add5f7d372b49ed8b9689790332e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd2ce71f4e375a1f7bd6d880f799c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6fd2ce71f4e375a1f7bd6d880f799c88">CPU_SCS_NVIC_IPR4_PRI_16_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6fd2ce71f4e375a1f7bd6d880f799c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41fbe42bbda4499427aa37879d73b721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a41fbe42bbda4499427aa37879d73b721">CPU_SCS_NVIC_IPR5_PRI_23_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a41fbe42bbda4499427aa37879d73b721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff83fb8771fedac8b56ce7e445b877ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aff83fb8771fedac8b56ce7e445b877ac">CPU_SCS_NVIC_IPR5_PRI_23_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:aff83fb8771fedac8b56ce7e445b877ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fdb87e585cfe74da9d6d3e1105ecd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8fdb87e585cfe74da9d6d3e1105ecd48">CPU_SCS_NVIC_IPR5_PRI_23_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a8fdb87e585cfe74da9d6d3e1105ecd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c3590ec057212a6c4281be1ebc2490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a32c3590ec057212a6c4281be1ebc2490">CPU_SCS_NVIC_IPR5_PRI_22_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a32c3590ec057212a6c4281be1ebc2490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df24d16fa6e7b30d6b9c54f9a734c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2df24d16fa6e7b30d6b9c54f9a734c39">CPU_SCS_NVIC_IPR5_PRI_22_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:a2df24d16fa6e7b30d6b9c54f9a734c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5548a9805e5de76d859ace9c377368de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5548a9805e5de76d859ace9c377368de">CPU_SCS_NVIC_IPR5_PRI_22_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a5548a9805e5de76d859ace9c377368de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cbbd62e80bb4bf29ef3805d005eca5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4cbbd62e80bb4bf29ef3805d005eca5e">CPU_SCS_NVIC_IPR5_PRI_21_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4cbbd62e80bb4bf29ef3805d005eca5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9103e8b8dd77f62dc78a9583a3f1e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad9103e8b8dd77f62dc78a9583a3f1e91">CPU_SCS_NVIC_IPR5_PRI_21_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:ad9103e8b8dd77f62dc78a9583a3f1e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ed1b7b326546f11020dd3bba5457d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab7ed1b7b326546f11020dd3bba5457d4">CPU_SCS_NVIC_IPR5_PRI_21_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab7ed1b7b326546f11020dd3bba5457d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c34dabacbd4c246de965134245bdcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a24c34dabacbd4c246de965134245bdcc">CPU_SCS_NVIC_IPR5_PRI_20_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a24c34dabacbd4c246de965134245bdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9649433382044ba2c95a240b679181a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab9649433382044ba2c95a240b679181a">CPU_SCS_NVIC_IPR5_PRI_20_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:ab9649433382044ba2c95a240b679181a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f65f3dc39b9a691eb6ed133d5e6b318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4f65f3dc39b9a691eb6ed133d5e6b318">CPU_SCS_NVIC_IPR5_PRI_20_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f65f3dc39b9a691eb6ed133d5e6b318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6254fa2270051b88208b4773d19e47dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6254fa2270051b88208b4773d19e47dd">CPU_SCS_NVIC_IPR6_PRI_27_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a6254fa2270051b88208b4773d19e47dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e7e87f93d1995abcedb3c9f7c094ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a59e7e87f93d1995abcedb3c9f7c094ff">CPU_SCS_NVIC_IPR6_PRI_27_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:a59e7e87f93d1995abcedb3c9f7c094ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4f086b78a81503af2b0733caeb622f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4d4f086b78a81503af2b0733caeb622f">CPU_SCS_NVIC_IPR6_PRI_27_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a4d4f086b78a81503af2b0733caeb622f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c54db5ff82f2700017ac9fe4cd1d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a14c54db5ff82f2700017ac9fe4cd1d44">CPU_SCS_NVIC_IPR6_PRI_26_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a14c54db5ff82f2700017ac9fe4cd1d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208f8ba9eafb27d5ed1e9b2fb07ad660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a208f8ba9eafb27d5ed1e9b2fb07ad660">CPU_SCS_NVIC_IPR6_PRI_26_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:a208f8ba9eafb27d5ed1e9b2fb07ad660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08b28650fb1e50c11ade53b6081c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae08b28650fb1e50c11ade53b6081c7e2">CPU_SCS_NVIC_IPR6_PRI_26_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ae08b28650fb1e50c11ade53b6081c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1197c183301e9b48821d5ae0faba16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab1197c183301e9b48821d5ae0faba16a">CPU_SCS_NVIC_IPR6_PRI_25_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab1197c183301e9b48821d5ae0faba16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9465fea2b5a6d2b898ecc5d0e0cfe00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac9465fea2b5a6d2b898ecc5d0e0cfe00">CPU_SCS_NVIC_IPR6_PRI_25_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:ac9465fea2b5a6d2b898ecc5d0e0cfe00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d0d32c806c1da5d0fa6437d188d8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a13d0d32c806c1da5d0fa6437d188d8c8">CPU_SCS_NVIC_IPR6_PRI_25_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a13d0d32c806c1da5d0fa6437d188d8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd39ca3d2e41d900928166ccde6167d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acd39ca3d2e41d900928166ccde6167d3">CPU_SCS_NVIC_IPR6_PRI_24_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acd39ca3d2e41d900928166ccde6167d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a9a859c6075a0b4158a4b46923a1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a21a9a859c6075a0b4158a4b46923a1df">CPU_SCS_NVIC_IPR6_PRI_24_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:a21a9a859c6075a0b4158a4b46923a1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d518149bd354f222227f0fe5edb56aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9d518149bd354f222227f0fe5edb56aa">CPU_SCS_NVIC_IPR6_PRI_24_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9d518149bd354f222227f0fe5edb56aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6be9540b75d80e47f790a9a9f71b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6b6be9540b75d80e47f790a9a9f71b67">CPU_SCS_NVIC_IPR7_PRI_31_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a6b6be9540b75d80e47f790a9a9f71b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c9809df1649b9eeed58377ccbd4966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a57c9809df1649b9eeed58377ccbd4966">CPU_SCS_NVIC_IPR7_PRI_31_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:a57c9809df1649b9eeed58377ccbd4966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d0489cda2ad430fabf13a75afecf9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a94d0489cda2ad430fabf13a75afecf9c">CPU_SCS_NVIC_IPR7_PRI_31_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a94d0489cda2ad430fabf13a75afecf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ef558f4729309f684ca8009d646f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af6ef558f4729309f684ca8009d646f1d">CPU_SCS_NVIC_IPR7_PRI_30_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:af6ef558f4729309f684ca8009d646f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2a49f88a14bdfdaa8bc008e5f01e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adb2a49f88a14bdfdaa8bc008e5f01e8c">CPU_SCS_NVIC_IPR7_PRI_30_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:adb2a49f88a14bdfdaa8bc008e5f01e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab181d807d652cb1bf0785f01a0440023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab181d807d652cb1bf0785f01a0440023">CPU_SCS_NVIC_IPR7_PRI_30_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ab181d807d652cb1bf0785f01a0440023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f146f8e627f9682cdf200751f6898b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af9f146f8e627f9682cdf200751f6898b">CPU_SCS_NVIC_IPR7_PRI_29_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:af9f146f8e627f9682cdf200751f6898b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c34be6908420d2e9b5c9d21a6dcdbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a58c34be6908420d2e9b5c9d21a6dcdbd">CPU_SCS_NVIC_IPR7_PRI_29_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:a58c34be6908420d2e9b5c9d21a6dcdbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a14e7aae4452a11ea3d8272a4e97063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8a14e7aae4452a11ea3d8272a4e97063">CPU_SCS_NVIC_IPR7_PRI_29_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a8a14e7aae4452a11ea3d8272a4e97063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89669342481230809e10ef4ef8a13b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a89669342481230809e10ef4ef8a13b62">CPU_SCS_NVIC_IPR7_PRI_28_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a89669342481230809e10ef4ef8a13b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9598123e1c1c140b6211ae2c43608281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9598123e1c1c140b6211ae2c43608281">CPU_SCS_NVIC_IPR7_PRI_28_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:a9598123e1c1c140b6211ae2c43608281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8999c929a8da60e15f11f179ae8938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aca8999c929a8da60e15f11f179ae8938">CPU_SCS_NVIC_IPR7_PRI_28_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aca8999c929a8da60e15f11f179ae8938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35efb83057f528807c86a1f82c9699d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a35efb83057f528807c86a1f82c9699d3">CPU_SCS_NVIC_IPR8_PRI_33_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a35efb83057f528807c86a1f82c9699d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc7a29f431fd86f6b7a1266fef64ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abcc7a29f431fd86f6b7a1266fef64ea9">CPU_SCS_NVIC_IPR8_PRI_33_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:abcc7a29f431fd86f6b7a1266fef64ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c2fa1864a608e51b0ac1aa7bb3e043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad9c2fa1864a608e51b0ac1aa7bb3e043">CPU_SCS_NVIC_IPR8_PRI_33_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad9c2fa1864a608e51b0ac1aa7bb3e043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ac03b57b5c9124d231ade8d132560d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a03ac03b57b5c9124d231ade8d132560d">CPU_SCS_NVIC_IPR8_PRI_32_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a03ac03b57b5c9124d231ade8d132560d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947d227aa422aa4c0b58a0a9aa02c1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a947d227aa422aa4c0b58a0a9aa02c1cd">CPU_SCS_NVIC_IPR8_PRI_32_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:a947d227aa422aa4c0b58a0a9aa02c1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc143c9183ae5c14db884bf277c86c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acc143c9183ae5c14db884bf277c86c62">CPU_SCS_NVIC_IPR8_PRI_32_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acc143c9183ae5c14db884bf277c86c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd30a556b99c670f5a3706f3cdb6708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4fd30a556b99c670f5a3706f3cdb6708">CPU_SCS_CPUID_IMPLEMENTER_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4fd30a556b99c670f5a3706f3cdb6708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d4f686ab2450161bfb63431714a72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a31d4f686ab2450161bfb63431714a72e">CPU_SCS_CPUID_IMPLEMENTER_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:a31d4f686ab2450161bfb63431714a72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6abea63abb1e89f96e6433d20368c243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6abea63abb1e89f96e6433d20368c243">CPU_SCS_CPUID_IMPLEMENTER_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a6abea63abb1e89f96e6433d20368c243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6330be4d1d0d2602da5c53b6404cf11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6330be4d1d0d2602da5c53b6404cf11b">CPU_SCS_CPUID_VARIANT_W</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a6330be4d1d0d2602da5c53b6404cf11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2014ac5f05862b24bd7afc7f0d1903ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2014ac5f05862b24bd7afc7f0d1903ea">CPU_SCS_CPUID_VARIANT_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr class="separator:a2014ac5f05862b24bd7afc7f0d1903ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2abd8a997b3b2c8be6afdbf64a8abd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa2abd8a997b3b2c8be6afdbf64a8abd0">CPU_SCS_CPUID_VARIANT_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:aa2abd8a997b3b2c8be6afdbf64a8abd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6cb87f8deef4d4d7e3f59254d441fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1e6cb87f8deef4d4d7e3f59254d441fe">CPU_SCS_CPUID_CONSTANT_W</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a1e6cb87f8deef4d4d7e3f59254d441fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885a74cec3241679cf4c76dec8641191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a885a74cec3241679cf4c76dec8641191">CPU_SCS_CPUID_CONSTANT_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr class="separator:a885a74cec3241679cf4c76dec8641191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec297c7acaf28f7512f446c94175ef04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aec297c7acaf28f7512f446c94175ef04">CPU_SCS_CPUID_CONSTANT_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aec297c7acaf28f7512f446c94175ef04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897a8a17463d9e2bc137ecd5ffe37fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a897a8a17463d9e2bc137ecd5ffe37fb0">CPU_SCS_CPUID_PARTNO_W</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a897a8a17463d9e2bc137ecd5ffe37fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4dac8af71b90ec56a3294193ff73234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab4dac8af71b90ec56a3294193ff73234">CPU_SCS_CPUID_PARTNO_M</a>&#160;&#160;&#160;0x0000FFF0</td></tr>
<tr class="separator:ab4dac8af71b90ec56a3294193ff73234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdbf23b49e1c915252d12aa1810b9653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acdbf23b49e1c915252d12aa1810b9653">CPU_SCS_CPUID_PARTNO_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:acdbf23b49e1c915252d12aa1810b9653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b2d6860c45d89eb083ed19e64fca7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a11b2d6860c45d89eb083ed19e64fca7a">CPU_SCS_CPUID_REVISION_W</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a11b2d6860c45d89eb083ed19e64fca7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc52ba3ccedc6cc21e5de165e3c64c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adc52ba3ccedc6cc21e5de165e3c64c54">CPU_SCS_CPUID_REVISION_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="separator:adc52ba3ccedc6cc21e5de165e3c64c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4b70d9bfb9080f697d8c1f6ae7bcb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2f4b70d9bfb9080f697d8c1f6ae7bcb8">CPU_SCS_CPUID_REVISION_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2f4b70d9bfb9080f697d8c1f6ae7bcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bc8099d30b409ccf606ac75e1c8486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa9bc8099d30b409ccf606ac75e1c8486">CPU_SCS_ICSR_NMIPENDSET</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:aa9bc8099d30b409ccf606ac75e1c8486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db9d9c70bdf735e70c429b9df0022f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6db9d9c70bdf735e70c429b9df0022f2">CPU_SCS_ICSR_NMIPENDSET_BITN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a6db9d9c70bdf735e70c429b9df0022f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e4c27c6e93cf109dde12f761d43a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac7e4c27c6e93cf109dde12f761d43a90">CPU_SCS_ICSR_NMIPENDSET_M</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ac7e4c27c6e93cf109dde12f761d43a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b32d27f3b743aee84b2129fb4263ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad4b32d27f3b743aee84b2129fb4263ae">CPU_SCS_ICSR_NMIPENDSET_S</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ad4b32d27f3b743aee84b2129fb4263ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1309f0abb392d34f33c6a476c9cdcd9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1309f0abb392d34f33c6a476c9cdcd9c">CPU_SCS_ICSR_PENDSVSET</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a1309f0abb392d34f33c6a476c9cdcd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078c7b6a5b189bfc81a5bc15125bb5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a078c7b6a5b189bfc81a5bc15125bb5e6">CPU_SCS_ICSR_PENDSVSET_BITN</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a078c7b6a5b189bfc81a5bc15125bb5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe037825e0bcdf699f725a141ce4b3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abe037825e0bcdf699f725a141ce4b3c1">CPU_SCS_ICSR_PENDSVSET_M</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:abe037825e0bcdf699f725a141ce4b3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab903ea67d7a2ec389e52f26406414b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab903ea67d7a2ec389e52f26406414b80">CPU_SCS_ICSR_PENDSVSET_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ab903ea67d7a2ec389e52f26406414b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47eb886ff02de0cd7644935233913fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab47eb886ff02de0cd7644935233913fb">CPU_SCS_ICSR_PENDSVCLR</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:ab47eb886ff02de0cd7644935233913fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb6e34b79172baa46c90188436ea5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abfb6e34b79172baa46c90188436ea5fa">CPU_SCS_ICSR_PENDSVCLR_BITN</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:abfb6e34b79172baa46c90188436ea5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca524c3d0c561acca0a1f65fe7a2076b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aca524c3d0c561acca0a1f65fe7a2076b">CPU_SCS_ICSR_PENDSVCLR_M</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:aca524c3d0c561acca0a1f65fe7a2076b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2508314e4b8edfd597a1d7d85182ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adb2508314e4b8edfd597a1d7d85182ba">CPU_SCS_ICSR_PENDSVCLR_S</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:adb2508314e4b8edfd597a1d7d85182ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c4cbe0a09766146a22ca5d16d1b397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a48c4cbe0a09766146a22ca5d16d1b397">CPU_SCS_ICSR_PENDSTSET</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a48c4cbe0a09766146a22ca5d16d1b397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf913b9eb4f6f1091bfbc4f847d64ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adf913b9eb4f6f1091bfbc4f847d64ef0">CPU_SCS_ICSR_PENDSTSET_BITN</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:adf913b9eb4f6f1091bfbc4f847d64ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f95966dc082a6618b0bc9efd2a37858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4f95966dc082a6618b0bc9efd2a37858">CPU_SCS_ICSR_PENDSTSET_M</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:a4f95966dc082a6618b0bc9efd2a37858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96f8bfa46bf26b4d8f5793c6afd06c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa96f8bfa46bf26b4d8f5793c6afd06c7">CPU_SCS_ICSR_PENDSTSET_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:aa96f8bfa46bf26b4d8f5793c6afd06c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99403937516b4bc848c86a39bbd09385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a99403937516b4bc848c86a39bbd09385">CPU_SCS_ICSR_PENDSTCLR</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a99403937516b4bc848c86a39bbd09385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d6ed200f1ec3ea2fabe8fff35b6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af9d6ed200f1ec3ea2fabe8fff35b6256">CPU_SCS_ICSR_PENDSTCLR_BITN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:af9d6ed200f1ec3ea2fabe8fff35b6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc6cc572eb199264a997898a51c28c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1bc6cc572eb199264a997898a51c28c7">CPU_SCS_ICSR_PENDSTCLR_M</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a1bc6cc572eb199264a997898a51c28c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31dd2b47fe39fd10ca1e4ed2dd8306fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a31dd2b47fe39fd10ca1e4ed2dd8306fb">CPU_SCS_ICSR_PENDSTCLR_S</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a31dd2b47fe39fd10ca1e4ed2dd8306fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85d35c46f85ab16a73167cfd222d82e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af85d35c46f85ab16a73167cfd222d82e">CPU_SCS_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:af85d35c46f85ab16a73167cfd222d82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580d4a39d5bffb1bcbd11360251b3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a580d4a39d5bffb1bcbd11360251b3de4">CPU_SCS_ICSR_ISRPREEMPT_BITN</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a580d4a39d5bffb1bcbd11360251b3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdb0fb0edd57e223db46bed215736ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afbdb0fb0edd57e223db46bed215736ad">CPU_SCS_ICSR_ISRPREEMPT_M</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:afbdb0fb0edd57e223db46bed215736ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac575622d9b72cb77a5301c9ae27f8ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac575622d9b72cb77a5301c9ae27f8ba1">CPU_SCS_ICSR_ISRPREEMPT_S</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ac575622d9b72cb77a5301c9ae27f8ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9231a441aa3cc213e8403d8ab5930d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5b9231a441aa3cc213e8403d8ab5930d">CPU_SCS_ICSR_ISRPENDING</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:a5b9231a441aa3cc213e8403d8ab5930d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3646d22e8ed1afc82ae4a2e23cbe74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad3646d22e8ed1afc82ae4a2e23cbe74f">CPU_SCS_ICSR_ISRPENDING_BITN</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ad3646d22e8ed1afc82ae4a2e23cbe74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae430428d1cd8acc57cbce4b8406aba6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae430428d1cd8acc57cbce4b8406aba6f">CPU_SCS_ICSR_ISRPENDING_M</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:ae430428d1cd8acc57cbce4b8406aba6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606054f96bbb0aadd1dc5d37d3ae5cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a606054f96bbb0aadd1dc5d37d3ae5cc6">CPU_SCS_ICSR_ISRPENDING_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:a606054f96bbb0aadd1dc5d37d3ae5cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc24506ed94574682d2073f08393346f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acc24506ed94574682d2073f08393346f">CPU_SCS_ICSR_VECTPENDING_W</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:acc24506ed94574682d2073f08393346f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506c4dd27a0ed58d26bb7fa42f6771e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a506c4dd27a0ed58d26bb7fa42f6771e6">CPU_SCS_ICSR_VECTPENDING_M</a>&#160;&#160;&#160;0x0003F000</td></tr>
<tr class="separator:a506c4dd27a0ed58d26bb7fa42f6771e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86271da8d7e8528818a114be35d1de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab86271da8d7e8528818a114be35d1de2">CPU_SCS_ICSR_VECTPENDING_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ab86271da8d7e8528818a114be35d1de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1498810b2110ca5f9c4e5f866be0793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab1498810b2110ca5f9c4e5f866be0793">CPU_SCS_ICSR_RETTOBASE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ab1498810b2110ca5f9c4e5f866be0793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a872eb501a332350389282df734059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a69a872eb501a332350389282df734059">CPU_SCS_ICSR_RETTOBASE_BITN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a69a872eb501a332350389282df734059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0248e999f960301b633410cbcb818095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0248e999f960301b633410cbcb818095">CPU_SCS_ICSR_RETTOBASE_M</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a0248e999f960301b633410cbcb818095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0a8602537ebde091fbc9a1f89dff30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afc0a8602537ebde091fbc9a1f89dff30">CPU_SCS_ICSR_RETTOBASE_S</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:afc0a8602537ebde091fbc9a1f89dff30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e00fe74c31cdf7ee24723b5bdb16a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a52e00fe74c31cdf7ee24723b5bdb16a4">CPU_SCS_ICSR_VECTACTIVE_W</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a52e00fe74c31cdf7ee24723b5bdb16a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154fb09b4898eb6dd232e955fa50e851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a154fb09b4898eb6dd232e955fa50e851">CPU_SCS_ICSR_VECTACTIVE_M</a>&#160;&#160;&#160;0x000001FF</td></tr>
<tr class="separator:a154fb09b4898eb6dd232e955fa50e851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb5dbcd4d1596c1c34e1f864cac5938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abcb5dbcd4d1596c1c34e1f864cac5938">CPU_SCS_ICSR_VECTACTIVE_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abcb5dbcd4d1596c1c34e1f864cac5938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc9106f5b7a1d044b6826497c242565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1cc9106f5b7a1d044b6826497c242565">CPU_SCS_VTOR_TBLOFF_W</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:a1cc9106f5b7a1d044b6826497c242565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac838b4d23d2db761a9058f5c7ef709e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac838b4d23d2db761a9058f5c7ef709e9">CPU_SCS_VTOR_TBLOFF_M</a>&#160;&#160;&#160;0x3FFFFF80</td></tr>
<tr class="separator:ac838b4d23d2db761a9058f5c7ef709e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fb45b60fe4d51f6530bafc69ebf136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a39fb45b60fe4d51f6530bafc69ebf136">CPU_SCS_VTOR_TBLOFF_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a39fb45b60fe4d51f6530bafc69ebf136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3d14544fc29e62b7ead7162fd21c8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae3d14544fc29e62b7ead7162fd21c8f4">CPU_SCS_AIRCR_VECTKEY_W</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ae3d14544fc29e62b7ead7162fd21c8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7393f36d98d0ad86708c98ba84202e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7393f36d98d0ad86708c98ba84202e07">CPU_SCS_AIRCR_VECTKEY_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="separator:a7393f36d98d0ad86708c98ba84202e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c54f7d7e788e494c6e7d264c67c3d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6c54f7d7e788e494c6e7d264c67c3d12">CPU_SCS_AIRCR_VECTKEY_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a6c54f7d7e788e494c6e7d264c67c3d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac786fa8be2508c24b3c53e7ef427751a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac786fa8be2508c24b3c53e7ef427751a">CPU_SCS_AIRCR_ENDIANESS</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ac786fa8be2508c24b3c53e7ef427751a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76495310e9c87335fe2b85b9711e4a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a76495310e9c87335fe2b85b9711e4a7c">CPU_SCS_AIRCR_ENDIANESS_BITN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a76495310e9c87335fe2b85b9711e4a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f8db2cba1f6530f92a2991b224b55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a59f8db2cba1f6530f92a2991b224b55d">CPU_SCS_AIRCR_ENDIANESS_M</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a59f8db2cba1f6530f92a2991b224b55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e0a9c40b4faeb988489147ee04e491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a01e0a9c40b4faeb988489147ee04e491">CPU_SCS_AIRCR_ENDIANESS_S</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a01e0a9c40b4faeb988489147ee04e491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d995966d263e7102fba7a8182a4695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa5d995966d263e7102fba7a8182a4695">CPU_SCS_AIRCR_ENDIANESS_BIG</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:aa5d995966d263e7102fba7a8182a4695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cec893122ede26f940c299912870558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1cec893122ede26f940c299912870558">CPU_SCS_AIRCR_ENDIANESS_LITTLE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a1cec893122ede26f940c299912870558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119117d82411eeb146856514eecf85f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a119117d82411eeb146856514eecf85f0">CPU_SCS_AIRCR_PRIGROUP_W</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a119117d82411eeb146856514eecf85f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b136baba90d97dfe18bd26044401c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6b136baba90d97dfe18bd26044401c41">CPU_SCS_AIRCR_PRIGROUP_M</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr class="separator:a6b136baba90d97dfe18bd26044401c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74195bd821362d4f250d917838588366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a74195bd821362d4f250d917838588366">CPU_SCS_AIRCR_PRIGROUP_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a74195bd821362d4f250d917838588366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ff243743a9c9d08cb6b6211ea3716a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a90ff243743a9c9d08cb6b6211ea3716a">CPU_SCS_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a90ff243743a9c9d08cb6b6211ea3716a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b658ab8a16b85e4cefded833fcfc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a83b658ab8a16b85e4cefded833fcfc0d">CPU_SCS_AIRCR_SYSRESETREQ_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a83b658ab8a16b85e4cefded833fcfc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c70b44c79564b8a3a9aa673212714f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a88c70b44c79564b8a3a9aa673212714f">CPU_SCS_AIRCR_SYSRESETREQ_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a88c70b44c79564b8a3a9aa673212714f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1474400da60987d491304454edf357aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1474400da60987d491304454edf357aa">CPU_SCS_AIRCR_SYSRESETREQ_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a1474400da60987d491304454edf357aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed834018d5a3591fcbdafa7897a045d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2ed834018d5a3591fcbdafa7897a045d">CPU_SCS_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a2ed834018d5a3591fcbdafa7897a045d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ebe43aa25c769200175527e4e55e1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2ebe43aa25c769200175527e4e55e1db">CPU_SCS_AIRCR_VECTCLRACTIVE_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2ebe43aa25c769200175527e4e55e1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20a8a81dd183326c0080f5953d94510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae20a8a81dd183326c0080f5953d94510">CPU_SCS_AIRCR_VECTCLRACTIVE_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ae20a8a81dd183326c0080f5953d94510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b2effb7a9dee258f91147c6cf7e72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a64b2effb7a9dee258f91147c6cf7e72e">CPU_SCS_AIRCR_VECTCLRACTIVE_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a64b2effb7a9dee258f91147c6cf7e72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a6b183f4a5f3806ee89adbd48e58d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad6a6b183f4a5f3806ee89adbd48e58d6">CPU_SCS_AIRCR_VECTRESET</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ad6a6b183f4a5f3806ee89adbd48e58d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa481c23969677c03597b4a99481cb9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa481c23969677c03597b4a99481cb9cf">CPU_SCS_AIRCR_VECTRESET_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa481c23969677c03597b4a99481cb9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2263eb1f8e26591473c14a11ebb36144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2263eb1f8e26591473c14a11ebb36144">CPU_SCS_AIRCR_VECTRESET_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a2263eb1f8e26591473c14a11ebb36144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fee8ffc806fc7660e01c8e9c64bf8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2fee8ffc806fc7660e01c8e9c64bf8c0">CPU_SCS_AIRCR_VECTRESET_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2fee8ffc806fc7660e01c8e9c64bf8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eeb0e5f5d030aac12ffe482d0f705d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8eeb0e5f5d030aac12ffe482d0f705d7">CPU_SCS_SCR_SEVONPEND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a8eeb0e5f5d030aac12ffe482d0f705d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3116a6c6cdf7aec6865fb25f0b04995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa3116a6c6cdf7aec6865fb25f0b04995">CPU_SCS_SCR_SEVONPEND_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aa3116a6c6cdf7aec6865fb25f0b04995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eb47082cbb472fc491ac578480fb06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a58eb47082cbb472fc491ac578480fb06">CPU_SCS_SCR_SEVONPEND_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a58eb47082cbb472fc491ac578480fb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20de3c9d9dfffff7c0e8947e1cd7b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac20de3c9d9dfffff7c0e8947e1cd7b9f">CPU_SCS_SCR_SEVONPEND_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ac20de3c9d9dfffff7c0e8947e1cd7b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1033c226af4c0555766acd1fd763dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad1033c226af4c0555766acd1fd763dc3">CPU_SCS_SCR_SLEEPDEEP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ad1033c226af4c0555766acd1fd763dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602e725bd42f65744b80689b18724527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a602e725bd42f65744b80689b18724527">CPU_SCS_SCR_SLEEPDEEP_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a602e725bd42f65744b80689b18724527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed606ab9b12fb36b67f27802d81352dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aed606ab9b12fb36b67f27802d81352dc">CPU_SCS_SCR_SLEEPDEEP_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:aed606ab9b12fb36b67f27802d81352dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c8331e1c98f3a01e6f60565be7bc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac4c8331e1c98f3a01e6f60565be7bc80">CPU_SCS_SCR_SLEEPDEEP_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ac4c8331e1c98f3a01e6f60565be7bc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f13b3f3abd9648dd3792936e7c219cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2f13b3f3abd9648dd3792936e7c219cb">CPU_SCS_SCR_SLEEPDEEP_DEEPSLEEP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a2f13b3f3abd9648dd3792936e7c219cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956520ed4c38c92671fd3761bb6628e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a956520ed4c38c92671fd3761bb6628e1">CPU_SCS_SCR_SLEEPDEEP_SLEEP</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a956520ed4c38c92671fd3761bb6628e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d7f554b0f071d65d736c6e71bffefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a12d7f554b0f071d65d736c6e71bffefd">CPU_SCS_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a12d7f554b0f071d65d736c6e71bffefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8557090c44505b3710c7e34f7099453c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8557090c44505b3710c7e34f7099453c">CPU_SCS_SCR_SLEEPONEXIT_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a8557090c44505b3710c7e34f7099453c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cda5359a8b6a08fd350d9001419952c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8cda5359a8b6a08fd350d9001419952c">CPU_SCS_SCR_SLEEPONEXIT_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a8cda5359a8b6a08fd350d9001419952c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404e0a418bf034e0a94bf9ca3441d108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a404e0a418bf034e0a94bf9ca3441d108">CPU_SCS_SCR_SLEEPONEXIT_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a404e0a418bf034e0a94bf9ca3441d108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4ebee42542e54a91a683d0ee438ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aeb4ebee42542e54a91a683d0ee438ad7">CPU_SCS_CCR_STKALIGN</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:aeb4ebee42542e54a91a683d0ee438ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84c80306ef4a54d174a7d3c3b25627e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab84c80306ef4a54d174a7d3c3b25627e">CPU_SCS_CCR_STKALIGN_BITN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ab84c80306ef4a54d174a7d3c3b25627e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3675de09f78abf2d28071bba06e527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abe3675de09f78abf2d28071bba06e527">CPU_SCS_CCR_STKALIGN_M</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:abe3675de09f78abf2d28071bba06e527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93d302f72991a2560220113d408cf87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac93d302f72991a2560220113d408cf87">CPU_SCS_CCR_STKALIGN_S</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ac93d302f72991a2560220113d408cf87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b07f9242474a3a271937ca7613729c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1b07f9242474a3a271937ca7613729c0">CPU_SCS_CCR_BFHFNMIGN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a1b07f9242474a3a271937ca7613729c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed2615663af9d79b9849b7fc90d136b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0ed2615663af9d79b9849b7fc90d136b">CPU_SCS_CCR_BFHFNMIGN_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a0ed2615663af9d79b9849b7fc90d136b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdf3886d4ff300f2947e2fe7c147ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7fdf3886d4ff300f2947e2fe7c147ce3">CPU_SCS_CCR_BFHFNMIGN_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a7fdf3886d4ff300f2947e2fe7c147ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3abab9b9d9fb59a97afef29367930d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3abab9b9d9fb59a97afef29367930d5d">CPU_SCS_CCR_BFHFNMIGN_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a3abab9b9d9fb59a97afef29367930d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ddfab0db3809a9dc83dd9c020280cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8ddfab0db3809a9dc83dd9c020280cf0">CPU_SCS_CCR_DIV_0_TRP</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a8ddfab0db3809a9dc83dd9c020280cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f014b61401dacb017d9209a012b40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a65f014b61401dacb017d9209a012b40a">CPU_SCS_CCR_DIV_0_TRP_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a65f014b61401dacb017d9209a012b40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ff592d974105679a2303242ba0ef0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab7ff592d974105679a2303242ba0ef0f">CPU_SCS_CCR_DIV_0_TRP_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ab7ff592d974105679a2303242ba0ef0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad846aa5afd1bf6b954e8cd53d47e9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aad846aa5afd1bf6b954e8cd53d47e9cb">CPU_SCS_CCR_DIV_0_TRP_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aad846aa5afd1bf6b954e8cd53d47e9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790cdf4b691d76bf52d2f2b2fa154cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a790cdf4b691d76bf52d2f2b2fa154cd9">CPU_SCS_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a790cdf4b691d76bf52d2f2b2fa154cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16d05f0132f12decae151c40b7cb962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae16d05f0132f12decae151c40b7cb962">CPU_SCS_CCR_UNALIGN_TRP_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ae16d05f0132f12decae151c40b7cb962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd83e215b15714e7bac7988a921349b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acd83e215b15714e7bac7988a921349b9">CPU_SCS_CCR_UNALIGN_TRP_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:acd83e215b15714e7bac7988a921349b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5539377742213d6dcbc0db661831e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9d5539377742213d6dcbc0db661831e0">CPU_SCS_CCR_UNALIGN_TRP_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a9d5539377742213d6dcbc0db661831e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88c1c3a84575e8011eae6617bb1e7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae88c1c3a84575e8011eae6617bb1e7d7">CPU_SCS_CCR_USERSETMPEND</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ae88c1c3a84575e8011eae6617bb1e7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbcd85e3be3cb9a39148dcb6a0155b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0bbcd85e3be3cb9a39148dcb6a0155b1">CPU_SCS_CCR_USERSETMPEND_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0bbcd85e3be3cb9a39148dcb6a0155b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf345b6a2c36abd840d5b6f5d7002a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abf345b6a2c36abd840d5b6f5d7002a54">CPU_SCS_CCR_USERSETMPEND_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:abf345b6a2c36abd840d5b6f5d7002a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1b893d5f9ef1d39cf944fcd74ef3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9e1b893d5f9ef1d39cf944fcd74ef3f1">CPU_SCS_CCR_USERSETMPEND_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a9e1b893d5f9ef1d39cf944fcd74ef3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52315f01b6886e984c74cfc1c540bac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a52315f01b6886e984c74cfc1c540bac2">CPU_SCS_CCR_NONBASETHREDENA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a52315f01b6886e984c74cfc1c540bac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cf4aac4bebab52c46e64bfdc5bf875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a06cf4aac4bebab52c46e64bfdc5bf875">CPU_SCS_CCR_NONBASETHREDENA_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a06cf4aac4bebab52c46e64bfdc5bf875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c282a7c8132400b306c74237854ab27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7c282a7c8132400b306c74237854ab27">CPU_SCS_CCR_NONBASETHREDENA_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a7c282a7c8132400b306c74237854ab27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6beb7532b92965fceaccc610dc0dcd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac6beb7532b92965fceaccc610dc0dcd7">CPU_SCS_CCR_NONBASETHREDENA_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac6beb7532b92965fceaccc610dc0dcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb091fe70753349ea846af9cc5b95f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acb091fe70753349ea846af9cc5b95f24">CPU_SCS_SHPR1_PRI_6_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:acb091fe70753349ea846af9cc5b95f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c79abc1142dd11abf8ea6d1564f092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a28c79abc1142dd11abf8ea6d1564f092">CPU_SCS_SHPR1_PRI_6_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:a28c79abc1142dd11abf8ea6d1564f092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98dcd11cbadd98715d3fcf70f6c4db2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a98dcd11cbadd98715d3fcf70f6c4db2d">CPU_SCS_SHPR1_PRI_6_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a98dcd11cbadd98715d3fcf70f6c4db2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0011df0c872b886a1a13f1c5e3b80332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0011df0c872b886a1a13f1c5e3b80332">CPU_SCS_SHPR1_PRI_5_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a0011df0c872b886a1a13f1c5e3b80332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abded349f75c3a2d8b543d0457cc0e2ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abded349f75c3a2d8b543d0457cc0e2ef">CPU_SCS_SHPR1_PRI_5_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="separator:abded349f75c3a2d8b543d0457cc0e2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca1a9960365b4b03d3bf64079f1132c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4ca1a9960365b4b03d3bf64079f1132c">CPU_SCS_SHPR1_PRI_5_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4ca1a9960365b4b03d3bf64079f1132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46241e9118f28525d0988d4fec0661a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa46241e9118f28525d0988d4fec0661a">CPU_SCS_SHPR1_PRI_4_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aa46241e9118f28525d0988d4fec0661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d84429d0b01cb5487d41d3022f62e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6d84429d0b01cb5487d41d3022f62e34">CPU_SCS_SHPR1_PRI_4_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:a6d84429d0b01cb5487d41d3022f62e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38401caf84182970f68d3438da15ec6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a38401caf84182970f68d3438da15ec6e">CPU_SCS_SHPR1_PRI_4_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a38401caf84182970f68d3438da15ec6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0e59f75de725632b6aaa89ca215128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afa0e59f75de725632b6aaa89ca215128">CPU_SCS_SHPR2_PRI_11_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:afa0e59f75de725632b6aaa89ca215128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa324ff13266722796eb6c0dd46e84c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa324ff13266722796eb6c0dd46e84c26">CPU_SCS_SHPR2_PRI_11_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:aa324ff13266722796eb6c0dd46e84c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af520281a901f240168eee9efb2fd9c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af520281a901f240168eee9efb2fd9c9c">CPU_SCS_SHPR2_PRI_11_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af520281a901f240168eee9efb2fd9c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e29ba4e850fe6ee4041579b25d31dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad4e29ba4e850fe6ee4041579b25d31dd">CPU_SCS_SHPR3_PRI_15_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad4e29ba4e850fe6ee4041579b25d31dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd48dac6fd9d6610bf16a861da6cff81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afd48dac6fd9d6610bf16a861da6cff81">CPU_SCS_SHPR3_PRI_15_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="separator:afd48dac6fd9d6610bf16a861da6cff81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc18de781f584e7760eb18f46884238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1cc18de781f584e7760eb18f46884238">CPU_SCS_SHPR3_PRI_15_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a1cc18de781f584e7760eb18f46884238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121db053ccb63ff69bee375b0311aafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a121db053ccb63ff69bee375b0311aafe">CPU_SCS_SHPR3_PRI_14_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a121db053ccb63ff69bee375b0311aafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6705b77bbc53d41e80a356d263f842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7d6705b77bbc53d41e80a356d263f842">CPU_SCS_SHPR3_PRI_14_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="separator:a7d6705b77bbc53d41e80a356d263f842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b5b5cf0f5a5085c64d9d6730db0feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a85b5b5cf0f5a5085c64d9d6730db0feb">CPU_SCS_SHPR3_PRI_14_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a85b5b5cf0f5a5085c64d9d6730db0feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c58fb59d834e4b97631bc8326d5e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a65c58fb59d834e4b97631bc8326d5e1a">CPU_SCS_SHPR3_PRI_12_W</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a65c58fb59d834e4b97631bc8326d5e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3d53b6dfd9cf97c1db605da6e8e471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aae3d53b6dfd9cf97c1db605da6e8e471">CPU_SCS_SHPR3_PRI_12_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:aae3d53b6dfd9cf97c1db605da6e8e471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ee2532cee69a41a49b009847d81e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac5ee2532cee69a41a49b009847d81e4b">CPU_SCS_SHPR3_PRI_12_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac5ee2532cee69a41a49b009847d81e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61b4b7a2ca323de6d651a9d2ae50878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa61b4b7a2ca323de6d651a9d2ae50878">CPU_SCS_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:aa61b4b7a2ca323de6d651a9d2ae50878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced30562934a0c20ae198597fc4b39f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aced30562934a0c20ae198597fc4b39f2">CPU_SCS_SHCSR_USGFAULTENA_BITN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:aced30562934a0c20ae198597fc4b39f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9fe7e03679c86628c2b23cb4b46d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adf9fe7e03679c86628c2b23cb4b46d9a">CPU_SCS_SHCSR_USGFAULTENA_M</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:adf9fe7e03679c86628c2b23cb4b46d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a926a1fbdefc80878d8a29f08fc756dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a926a1fbdefc80878d8a29f08fc756dc4">CPU_SCS_SHCSR_USGFAULTENA_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a926a1fbdefc80878d8a29f08fc756dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcac979939ca0eb446b1051eb97c63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acbcac979939ca0eb446b1051eb97c63d">CPU_SCS_SHCSR_USGFAULTENA_EN</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:acbcac979939ca0eb446b1051eb97c63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4fce53e898cf99ff58873ccfba93263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae4fce53e898cf99ff58873ccfba93263">CPU_SCS_SHCSR_USGFAULTENA_DIS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ae4fce53e898cf99ff58873ccfba93263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e779a005a600a8faa1bc6a750121a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7e779a005a600a8faa1bc6a750121a73">CPU_SCS_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a7e779a005a600a8faa1bc6a750121a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307453d60652d469ef02eaacb4b7dee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a307453d60652d469ef02eaacb4b7dee2">CPU_SCS_SHCSR_BUSFAULTENA_BITN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a307453d60652d469ef02eaacb4b7dee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ab4ba1a61d6c2d6f05038f5091c159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac4ab4ba1a61d6c2d6f05038f5091c159">CPU_SCS_SHCSR_BUSFAULTENA_M</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ac4ab4ba1a61d6c2d6f05038f5091c159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7ebec62e94cc2db94b50900d6e88e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3b7ebec62e94cc2db94b50900d6e88e4">CPU_SCS_SHCSR_BUSFAULTENA_S</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a3b7ebec62e94cc2db94b50900d6e88e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c7a44a3ba9b1903099c20b2013a455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a21c7a44a3ba9b1903099c20b2013a455">CPU_SCS_SHCSR_BUSFAULTENA_EN</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a21c7a44a3ba9b1903099c20b2013a455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52388ad487f2dcd58c87bacb52d668e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad52388ad487f2dcd58c87bacb52d668e">CPU_SCS_SHCSR_BUSFAULTENA_DIS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ad52388ad487f2dcd58c87bacb52d668e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e66512c25d7a28431e424813a03fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a93e66512c25d7a28431e424813a03fe3">CPU_SCS_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a93e66512c25d7a28431e424813a03fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfcde6c25e0c5cdee29e6561f9c00cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9dfcde6c25e0c5cdee29e6561f9c00cf">CPU_SCS_SHCSR_MEMFAULTENA_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a9dfcde6c25e0c5cdee29e6561f9c00cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb2fb44a40ef7219de23d380e17b8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aeeb2fb44a40ef7219de23d380e17b8c6">CPU_SCS_SHCSR_MEMFAULTENA_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:aeeb2fb44a40ef7219de23d380e17b8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c505ff9c3da96b731ef322575772f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad2c505ff9c3da96b731ef322575772f1">CPU_SCS_SHCSR_MEMFAULTENA_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ad2c505ff9c3da96b731ef322575772f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc50501d6d4512eb9bdcfcd0fa36bb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abc50501d6d4512eb9bdcfcd0fa36bb15">CPU_SCS_SHCSR_MEMFAULTENA_EN</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:abc50501d6d4512eb9bdcfcd0fa36bb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516461eebf05b2fc33bb5af8a7a954e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a516461eebf05b2fc33bb5af8a7a954e7">CPU_SCS_SHCSR_MEMFAULTENA_DIS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a516461eebf05b2fc33bb5af8a7a954e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d7f55f8c35743bbde626f1d655ba94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af4d7f55f8c35743bbde626f1d655ba94">CPU_SCS_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:af4d7f55f8c35743bbde626f1d655ba94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8572f37c2c5f1e892d68d058fc3138d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8572f37c2c5f1e892d68d058fc3138d2">CPU_SCS_SHCSR_SVCALLPENDED_BITN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a8572f37c2c5f1e892d68d058fc3138d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e51845acd2787701879933fa004b29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7e51845acd2787701879933fa004b29a">CPU_SCS_SHCSR_SVCALLPENDED_M</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a7e51845acd2787701879933fa004b29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358cc2098efd913298b02cea729de231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a358cc2098efd913298b02cea729de231">CPU_SCS_SHCSR_SVCALLPENDED_S</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a358cc2098efd913298b02cea729de231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4902c1bc953d681bcac8972a425979f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4902c1bc953d681bcac8972a425979f3">CPU_SCS_SHCSR_SVCALLPENDED_PENDING</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a4902c1bc953d681bcac8972a425979f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab902a2c307bfc955a7689856147f8f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab902a2c307bfc955a7689856147f8f75">CPU_SCS_SHCSR_SVCALLPENDED_NOTPENDING</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ab902a2c307bfc955a7689856147f8f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091a3440363b61903e38b0713fa87a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a091a3440363b61903e38b0713fa87a58">CPU_SCS_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:a091a3440363b61903e38b0713fa87a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36a3effb1e4319dbc3c267b15ad9b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af36a3effb1e4319dbc3c267b15ad9b85">CPU_SCS_SHCSR_BUSFAULTPENDED_BITN</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:af36a3effb1e4319dbc3c267b15ad9b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56db24997f044508fb66c38458987552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a56db24997f044508fb66c38458987552">CPU_SCS_SHCSR_BUSFAULTPENDED_M</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:a56db24997f044508fb66c38458987552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d92ac54e57a1304e7e4304cb64daf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a89d92ac54e57a1304e7e4304cb64daf5">CPU_SCS_SHCSR_BUSFAULTPENDED_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a89d92ac54e57a1304e7e4304cb64daf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50df021f2f300b90c9287d7e2aa1c177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a50df021f2f300b90c9287d7e2aa1c177">CPU_SCS_SHCSR_BUSFAULTPENDED_PENDING</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:a50df021f2f300b90c9287d7e2aa1c177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef26be34520e990299409a1399c12e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6ef26be34520e990299409a1399c12e1">CPU_SCS_SHCSR_BUSFAULTPENDED_NOTPENDING</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a6ef26be34520e990299409a1399c12e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0e5aa489446e412f3bd1ff8d9c78ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaf0e5aa489446e412f3bd1ff8d9c78ed">CPU_SCS_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:aaf0e5aa489446e412f3bd1ff8d9c78ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c633af034026ffd0887124ba4cd08bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0c633af034026ffd0887124ba4cd08bc">CPU_SCS_SHCSR_MEMFAULTPENDED_BITN</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a0c633af034026ffd0887124ba4cd08bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd619aa9cc4526fd164d6991fdbdf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4bd619aa9cc4526fd164d6991fdbdf45">CPU_SCS_SHCSR_MEMFAULTPENDED_M</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:a4bd619aa9cc4526fd164d6991fdbdf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c4ffb58144ed310077affc5b05a587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a27c4ffb58144ed310077affc5b05a587">CPU_SCS_SHCSR_MEMFAULTPENDED_S</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a27c4ffb58144ed310077affc5b05a587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3558b28560e36df060c324f42b99389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab3558b28560e36df060c324f42b99389">CPU_SCS_SHCSR_MEMFAULTPENDED_PENDING</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ab3558b28560e36df060c324f42b99389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac447815af88595c13b5916f33da1e566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac447815af88595c13b5916f33da1e566">CPU_SCS_SHCSR_MEMFAULTPENDED_NOTPENDING</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ac447815af88595c13b5916f33da1e566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa710a0bfa52d332f0bbb321e7be55d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa710a0bfa52d332f0bbb321e7be55d33">CPU_SCS_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:aa710a0bfa52d332f0bbb321e7be55d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510d2aef50669607931197d442bb493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a510d2aef50669607931197d442bb493f">CPU_SCS_SHCSR_USGFAULTPENDED_BITN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a510d2aef50669607931197d442bb493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c22b680ff89e73cdffaf2e36a09cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af4c22b680ff89e73cdffaf2e36a09cda">CPU_SCS_SHCSR_USGFAULTPENDED_M</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:af4c22b680ff89e73cdffaf2e36a09cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060dea195c667a8afd4c3dd946dec428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a060dea195c667a8afd4c3dd946dec428">CPU_SCS_SHCSR_USGFAULTPENDED_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a060dea195c667a8afd4c3dd946dec428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac867ef33198dec482e4d1efd668ef17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aac867ef33198dec482e4d1efd668ef17">CPU_SCS_SHCSR_USGFAULTPENDED_PENDING</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:aac867ef33198dec482e4d1efd668ef17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146c3abe390624aaad8e3b1166178735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a146c3abe390624aaad8e3b1166178735">CPU_SCS_SHCSR_USGFAULTPENDED_NOTPENDING</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a146c3abe390624aaad8e3b1166178735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e4085585668b956abcdc956326be10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af4e4085585668b956abcdc956326be10">CPU_SCS_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:af4e4085585668b956abcdc956326be10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0820215029d14013e100ae52c2216d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afa0820215029d14013e100ae52c2216d">CPU_SCS_SHCSR_SYSTICKACT_BITN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:afa0820215029d14013e100ae52c2216d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a7e6fecf8e30e7683acb0d0f9c68d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa3a7e6fecf8e30e7683acb0d0f9c68d0">CPU_SCS_SHCSR_SYSTICKACT_M</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:aa3a7e6fecf8e30e7683acb0d0f9c68d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640266de144428811437f3a7c5679625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a640266de144428811437f3a7c5679625">CPU_SCS_SHCSR_SYSTICKACT_S</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a640266de144428811437f3a7c5679625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae925751a9e99749b066c720a9ea4daff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae925751a9e99749b066c720a9ea4daff">CPU_SCS_SHCSR_SYSTICKACT_ACTIVE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ae925751a9e99749b066c720a9ea4daff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dfce44e1dd3192dd49562b2a1b93877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0dfce44e1dd3192dd49562b2a1b93877">CPU_SCS_SHCSR_SYSTICKACT_NOTACTIVE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a0dfce44e1dd3192dd49562b2a1b93877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac257284414cf3ceb004a1e420974959d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac257284414cf3ceb004a1e420974959d">CPU_SCS_SHCSR_PENDSVACT</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ac257284414cf3ceb004a1e420974959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b793622e23bcad45b6d9ec7bebcfb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a15b793622e23bcad45b6d9ec7bebcfb8">CPU_SCS_SHCSR_PENDSVACT_BITN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a15b793622e23bcad45b6d9ec7bebcfb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e4f78ca13aeb082eeeaa53f0c5f6ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a76e4f78ca13aeb082eeeaa53f0c5f6ad">CPU_SCS_SHCSR_PENDSVACT_M</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a76e4f78ca13aeb082eeeaa53f0c5f6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53623317afa2c9b09dbafdfbc184abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa53623317afa2c9b09dbafdfbc184abf">CPU_SCS_SHCSR_PENDSVACT_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa53623317afa2c9b09dbafdfbc184abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666f88cabea00cc97609181a54c59232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a666f88cabea00cc97609181a54c59232">CPU_SCS_SHCSR_MONITORACT</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a666f88cabea00cc97609181a54c59232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e090ec601b17047cbbe61a74755663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad2e090ec601b17047cbbe61a74755663">CPU_SCS_SHCSR_MONITORACT_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad2e090ec601b17047cbbe61a74755663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392c46ef4aa54162a712ba5c13ba0c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a392c46ef4aa54162a712ba5c13ba0c5e">CPU_SCS_SHCSR_MONITORACT_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a392c46ef4aa54162a712ba5c13ba0c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91253cdd80089e00deca154b380d4f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a91253cdd80089e00deca154b380d4f96">CPU_SCS_SHCSR_MONITORACT_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a91253cdd80089e00deca154b380d4f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b106277dd551cf168579f05c62c7f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5b106277dd551cf168579f05c62c7f77">CPU_SCS_SHCSR_MONITORACT_ACTIVE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a5b106277dd551cf168579f05c62c7f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53dcaf7345928faa9fead277cf7f598d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a53dcaf7345928faa9fead277cf7f598d">CPU_SCS_SHCSR_MONITORACT_NOTACTIVE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a53dcaf7345928faa9fead277cf7f598d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe765c6ddab2e44670b6922a0fc12e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abe765c6ddab2e44670b6922a0fc12e5b">CPU_SCS_SHCSR_SVCALLACT</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:abe765c6ddab2e44670b6922a0fc12e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f424e556678dfc3953ab73146837e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af5f424e556678dfc3953ab73146837e4">CPU_SCS_SHCSR_SVCALLACT_BITN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:af5f424e556678dfc3953ab73146837e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f81ab07f62c71cd96e0c7a707c3c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a63f81ab07f62c71cd96e0c7a707c3c22">CPU_SCS_SHCSR_SVCALLACT_M</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a63f81ab07f62c71cd96e0c7a707c3c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7389e15c51e7220ebcf951e3cd838e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7389e15c51e7220ebcf951e3cd838e25">CPU_SCS_SHCSR_SVCALLACT_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7389e15c51e7220ebcf951e3cd838e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18ecf2fce732a5c3040a7b30796e0d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af18ecf2fce732a5c3040a7b30796e0d2">CPU_SCS_SHCSR_SVCALLACT_ACTIVE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:af18ecf2fce732a5c3040a7b30796e0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4173331736cc36059f69bbbec0d2b8b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4173331736cc36059f69bbbec0d2b8b7">CPU_SCS_SHCSR_SVCALLACT_NOTACTIVE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a4173331736cc36059f69bbbec0d2b8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1795f99a1dca0087816a59320391a803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1795f99a1dca0087816a59320391a803">CPU_SCS_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a1795f99a1dca0087816a59320391a803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a66f5824e967a284b8dddb9b448d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a76a66f5824e967a284b8dddb9b448d49">CPU_SCS_SHCSR_USGFAULTACT_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a76a66f5824e967a284b8dddb9b448d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fcdfd8ee9581e8bed90d68305a51fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8fcdfd8ee9581e8bed90d68305a51fa1">CPU_SCS_SHCSR_USGFAULTACT_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a8fcdfd8ee9581e8bed90d68305a51fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94083efdf635da462b74df8d795e0a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a94083efdf635da462b74df8d795e0a4c">CPU_SCS_SHCSR_USGFAULTACT_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a94083efdf635da462b74df8d795e0a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc0d70be9217df46bf5a5bca76c947a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2bc0d70be9217df46bf5a5bca76c947a">CPU_SCS_SHCSR_USGFAULTACT_ACTIVE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a2bc0d70be9217df46bf5a5bca76c947a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5069996849a9c1cde7ce42bf2da6fef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5069996849a9c1cde7ce42bf2da6fef1">CPU_SCS_SHCSR_USGFAULTACT_NOTACTIVE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a5069996849a9c1cde7ce42bf2da6fef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151945add6eab6c25a8ef6cb3228592f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a151945add6eab6c25a8ef6cb3228592f">CPU_SCS_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a151945add6eab6c25a8ef6cb3228592f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71df010f9ddd7212ac184d9d2dc32636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a71df010f9ddd7212ac184d9d2dc32636">CPU_SCS_SHCSR_BUSFAULTACT_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a71df010f9ddd7212ac184d9d2dc32636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8f6e5404c95a6e147ee2f752060da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0b8f6e5404c95a6e147ee2f752060da2">CPU_SCS_SHCSR_BUSFAULTACT_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a0b8f6e5404c95a6e147ee2f752060da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c54998ba80c655bb41833df3037a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a81c54998ba80c655bb41833df3037a1a">CPU_SCS_SHCSR_BUSFAULTACT_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a81c54998ba80c655bb41833df3037a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84fdee9c7f54137ece4e1f329c7a3be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a84fdee9c7f54137ece4e1f329c7a3be0">CPU_SCS_SHCSR_BUSFAULTACT_ACTIVE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a84fdee9c7f54137ece4e1f329c7a3be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fcc5b6bb85d73bd0fafdb9d71b2f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad8fcc5b6bb85d73bd0fafdb9d71b2f26">CPU_SCS_SHCSR_BUSFAULTACT_NOTACTIVE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ad8fcc5b6bb85d73bd0fafdb9d71b2f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0230c4e34d53cca8c72ab8dbb8ba0728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0230c4e34d53cca8c72ab8dbb8ba0728">CPU_SCS_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a0230c4e34d53cca8c72ab8dbb8ba0728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd0d9cf1b0b6d525ecba51b019effa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abbd0d9cf1b0b6d525ecba51b019effa0">CPU_SCS_SHCSR_MEMFAULTACT_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abbd0d9cf1b0b6d525ecba51b019effa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628b0f9dee31980c390c263f653b9637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a628b0f9dee31980c390c263f653b9637">CPU_SCS_SHCSR_MEMFAULTACT_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a628b0f9dee31980c390c263f653b9637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb0a8a88e4bde6ddd3523bd8443cffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adeb0a8a88e4bde6ddd3523bd8443cffc">CPU_SCS_SHCSR_MEMFAULTACT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adeb0a8a88e4bde6ddd3523bd8443cffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d08b103604feee2d4aea06946f3a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab0d08b103604feee2d4aea06946f3a2b">CPU_SCS_SHCSR_MEMFAULTACT_ACTIVE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ab0d08b103604feee2d4aea06946f3a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d8fe913b6ebc87690c5544355326cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a75d8fe913b6ebc87690c5544355326cc">CPU_SCS_SHCSR_MEMFAULTACT_NOTACTIVE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a75d8fe913b6ebc87690c5544355326cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88112bdcb21bde99f3fd12f09b63f036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a88112bdcb21bde99f3fd12f09b63f036">CPU_SCS_CFSR_DIVBYZERO</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a88112bdcb21bde99f3fd12f09b63f036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec3379ce376bfa8797a49d471babfaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afec3379ce376bfa8797a49d471babfaa">CPU_SCS_CFSR_DIVBYZERO_BITN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:afec3379ce376bfa8797a49d471babfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea20e5bf14e21c5c2b5a82b904ab7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0ea20e5bf14e21c5c2b5a82b904ab7c6">CPU_SCS_CFSR_DIVBYZERO_M</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a0ea20e5bf14e21c5c2b5a82b904ab7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597f953705de9872ac13ebf42275e1ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a597f953705de9872ac13ebf42275e1ec">CPU_SCS_CFSR_DIVBYZERO_S</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:a597f953705de9872ac13ebf42275e1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67fbb249235c30876f48cccb348f3589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a67fbb249235c30876f48cccb348f3589">CPU_SCS_CFSR_UNALIGNED</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a67fbb249235c30876f48cccb348f3589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f33e18e0e616facdf00120336f8a8b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2f33e18e0e616facdf00120336f8a8b0">CPU_SCS_CFSR_UNALIGNED_BITN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a2f33e18e0e616facdf00120336f8a8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19662c76121653c68f6a10dbdfdbee20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a19662c76121653c68f6a10dbdfdbee20">CPU_SCS_CFSR_UNALIGNED_M</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a19662c76121653c68f6a10dbdfdbee20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d62a511ee14a743af19a7a68205dfef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5d62a511ee14a743af19a7a68205dfef">CPU_SCS_CFSR_UNALIGNED_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a5d62a511ee14a743af19a7a68205dfef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0d26733a681ddcd7e16f62e504cb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2d0d26733a681ddcd7e16f62e504cb9b">CPU_SCS_CFSR_NOCP</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a2d0d26733a681ddcd7e16f62e504cb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88fb8b7466bc441642377d726b45d1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a88fb8b7466bc441642377d726b45d1a7">CPU_SCS_CFSR_NOCP_BITN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a88fb8b7466bc441642377d726b45d1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf468f9f2b5aa215d1186718112d29b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaf468f9f2b5aa215d1186718112d29b6">CPU_SCS_CFSR_NOCP_M</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:aaf468f9f2b5aa215d1186718112d29b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53d3edc86d954a977b6248363222609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad53d3edc86d954a977b6248363222609">CPU_SCS_CFSR_NOCP_S</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ad53d3edc86d954a977b6248363222609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f8692fddaafba7fe1185cbb03fedd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab9f8692fddaafba7fe1185cbb03fedd5">CPU_SCS_CFSR_INVPC</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ab9f8692fddaafba7fe1185cbb03fedd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5436c2648ee2e6224164a2ef126434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afc5436c2648ee2e6224164a2ef126434">CPU_SCS_CFSR_INVPC_BITN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:afc5436c2648ee2e6224164a2ef126434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae860b610e8b3e8aaf39778ea10bd2bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae860b610e8b3e8aaf39778ea10bd2bd4">CPU_SCS_CFSR_INVPC_M</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ae860b610e8b3e8aaf39778ea10bd2bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3f469e3b9a14bb90fc573d30650a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4c3f469e3b9a14bb90fc573d30650a2b">CPU_SCS_CFSR_INVPC_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a4c3f469e3b9a14bb90fc573d30650a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904ead879d65a240bfa7bd57bfe6f764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a904ead879d65a240bfa7bd57bfe6f764">CPU_SCS_CFSR_INVSTATE</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a904ead879d65a240bfa7bd57bfe6f764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1d69495089c1946a406a705b8cf9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abe1d69495089c1946a406a705b8cf9e3">CPU_SCS_CFSR_INVSTATE_BITN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:abe1d69495089c1946a406a705b8cf9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69d8dfcc6d44b805c3c67c38c4e5241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa69d8dfcc6d44b805c3c67c38c4e5241">CPU_SCS_CFSR_INVSTATE_M</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:aa69d8dfcc6d44b805c3c67c38c4e5241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bf59693b82ca67b2ca51d3af18f385b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6bf59693b82ca67b2ca51d3af18f385b">CPU_SCS_CFSR_INVSTATE_S</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a6bf59693b82ca67b2ca51d3af18f385b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211730f187fd3af402e269754cd7e324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a211730f187fd3af402e269754cd7e324">CPU_SCS_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a211730f187fd3af402e269754cd7e324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc1961cb7543d8978198e6189b46418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4dc1961cb7543d8978198e6189b46418">CPU_SCS_CFSR_UNDEFINSTR_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4dc1961cb7543d8978198e6189b46418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab643eb9a58e60237e13e112d950fbce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab643eb9a58e60237e13e112d950fbce9">CPU_SCS_CFSR_UNDEFINSTR_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ab643eb9a58e60237e13e112d950fbce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac067fccc525473f5bb2ac3639933752b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac067fccc525473f5bb2ac3639933752b">CPU_SCS_CFSR_UNDEFINSTR_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ac067fccc525473f5bb2ac3639933752b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951383a2418d14a35cda48a5f5e1caf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a951383a2418d14a35cda48a5f5e1caf0">CPU_SCS_CFSR_BFARVALID</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a951383a2418d14a35cda48a5f5e1caf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441bf45a4572015ff2c36575672c6d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a441bf45a4572015ff2c36575672c6d54">CPU_SCS_CFSR_BFARVALID_BITN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a441bf45a4572015ff2c36575672c6d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a547fc9a1c3c8affe1a96f64dcf376660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a547fc9a1c3c8affe1a96f64dcf376660">CPU_SCS_CFSR_BFARVALID_M</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a547fc9a1c3c8affe1a96f64dcf376660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec0cf3ad241b3459fc1b26cca7a1257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0ec0cf3ad241b3459fc1b26cca7a1257">CPU_SCS_CFSR_BFARVALID_S</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a0ec0cf3ad241b3459fc1b26cca7a1257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4915c35603176405923ed7593410a5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4915c35603176405923ed7593410a5a8">CPU_SCS_CFSR_STKERR</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a4915c35603176405923ed7593410a5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0603bd5e7fd955e77c30e2f9117fd712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0603bd5e7fd955e77c30e2f9117fd712">CPU_SCS_CFSR_STKERR_BITN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a0603bd5e7fd955e77c30e2f9117fd712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a966697c072aa8dd0e3648df799903809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a966697c072aa8dd0e3648df799903809">CPU_SCS_CFSR_STKERR_M</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a966697c072aa8dd0e3648df799903809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288801f807bec6eee44f48b135c3c583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a288801f807bec6eee44f48b135c3c583">CPU_SCS_CFSR_STKERR_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a288801f807bec6eee44f48b135c3c583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989ee73fd0091c497308e8d35e6e0037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a989ee73fd0091c497308e8d35e6e0037">CPU_SCS_CFSR_UNSTKERR</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a989ee73fd0091c497308e8d35e6e0037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e79ea18675a19ba1a5c804605fe9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a40e79ea18675a19ba1a5c804605fe9dc">CPU_SCS_CFSR_UNSTKERR_BITN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a40e79ea18675a19ba1a5c804605fe9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844519f4a4adf4e673062ec7776b751c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a844519f4a4adf4e673062ec7776b751c">CPU_SCS_CFSR_UNSTKERR_M</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a844519f4a4adf4e673062ec7776b751c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af597411c7f6cea278376796e95b30243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af597411c7f6cea278376796e95b30243">CPU_SCS_CFSR_UNSTKERR_S</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:af597411c7f6cea278376796e95b30243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230c18d1f5123cea003661d5bcffc129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a230c18d1f5123cea003661d5bcffc129">CPU_SCS_CFSR_IMPRECISERR</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a230c18d1f5123cea003661d5bcffc129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80657c01b210042e9a1d285639067a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae80657c01b210042e9a1d285639067a0">CPU_SCS_CFSR_IMPRECISERR_BITN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ae80657c01b210042e9a1d285639067a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2200dc96e59f60d61747de827e7fec44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2200dc96e59f60d61747de827e7fec44">CPU_SCS_CFSR_IMPRECISERR_M</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a2200dc96e59f60d61747de827e7fec44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbfe159a06c6389585d0f7a7d26a24a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abbfe159a06c6389585d0f7a7d26a24a3">CPU_SCS_CFSR_IMPRECISERR_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:abbfe159a06c6389585d0f7a7d26a24a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0025ebbb58726fab2057ff2e3e71be72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0025ebbb58726fab2057ff2e3e71be72">CPU_SCS_CFSR_PRECISERR</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a0025ebbb58726fab2057ff2e3e71be72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7f945f5d03b83f2e369ce9ecf1c470c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad7f945f5d03b83f2e369ce9ecf1c470c">CPU_SCS_CFSR_PRECISERR_BITN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ad7f945f5d03b83f2e369ce9ecf1c470c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c1cecb74f9af1f1393d7f6b235a670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa8c1cecb74f9af1f1393d7f6b235a670">CPU_SCS_CFSR_PRECISERR_M</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:aa8c1cecb74f9af1f1393d7f6b235a670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae813ca78273010ba82a0e0cb6d0449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9ae813ca78273010ba82a0e0cb6d0449">CPU_SCS_CFSR_PRECISERR_S</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a9ae813ca78273010ba82a0e0cb6d0449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03322b72ba13c7cc78fdbc36c76deadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a03322b72ba13c7cc78fdbc36c76deadc">CPU_SCS_CFSR_IBUSERR</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a03322b72ba13c7cc78fdbc36c76deadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa8d3bfb27bbde7444844ded2accfe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8fa8d3bfb27bbde7444844ded2accfe5">CPU_SCS_CFSR_IBUSERR_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a8fa8d3bfb27bbde7444844ded2accfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac864752c951ed06576769e54c9cd34be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac864752c951ed06576769e54c9cd34be">CPU_SCS_CFSR_IBUSERR_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ac864752c951ed06576769e54c9cd34be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b404daa7dbb26ab044e022a4c845a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5b404daa7dbb26ab044e022a4c845a72">CPU_SCS_CFSR_IBUSERR_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a5b404daa7dbb26ab044e022a4c845a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08686e7bc2b81e066ec905becb978867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a08686e7bc2b81e066ec905becb978867">CPU_SCS_CFSR_MMARVALID</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a08686e7bc2b81e066ec905becb978867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3c200bf4e96ca666a2d7f273cd9fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0c3c200bf4e96ca666a2d7f273cd9fdc">CPU_SCS_CFSR_MMARVALID_BITN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a0c3c200bf4e96ca666a2d7f273cd9fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4fa58d3af4f08d7cb131fc9483ae55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9f4fa58d3af4f08d7cb131fc9483ae55">CPU_SCS_CFSR_MMARVALID_M</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a9f4fa58d3af4f08d7cb131fc9483ae55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d815d3adb92f537c76cb2560a2c5e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a82d815d3adb92f537c76cb2560a2c5e3">CPU_SCS_CFSR_MMARVALID_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a82d815d3adb92f537c76cb2560a2c5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387b383e1e8cc1de3530f130e4e13e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a387b383e1e8cc1de3530f130e4e13e08">CPU_SCS_CFSR_MSTKERR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a387b383e1e8cc1de3530f130e4e13e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf205185372d83f22e5a75493bc2d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9cf205185372d83f22e5a75493bc2d5d">CPU_SCS_CFSR_MSTKERR_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a9cf205185372d83f22e5a75493bc2d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645d00831276819beadda96079ed8e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a645d00831276819beadda96079ed8e6b">CPU_SCS_CFSR_MSTKERR_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a645d00831276819beadda96079ed8e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877161414384b05ad4b4ed37a50a2aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a877161414384b05ad4b4ed37a50a2aab">CPU_SCS_CFSR_MSTKERR_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a877161414384b05ad4b4ed37a50a2aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7282122924bcb93f8a728217d5cda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aeb7282122924bcb93f8a728217d5cda2">CPU_SCS_CFSR_MUNSTKERR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:aeb7282122924bcb93f8a728217d5cda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4adb08e02c5bbd9290ae43c59082e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af4adb08e02c5bbd9290ae43c59082e55">CPU_SCS_CFSR_MUNSTKERR_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:af4adb08e02c5bbd9290ae43c59082e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9835f0d02c99de927147f9d8bb92987d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9835f0d02c99de927147f9d8bb92987d">CPU_SCS_CFSR_MUNSTKERR_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a9835f0d02c99de927147f9d8bb92987d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a32698ac5e88c7d7624a3b003aab8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad0a32698ac5e88c7d7624a3b003aab8d">CPU_SCS_CFSR_MUNSTKERR_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ad0a32698ac5e88c7d7624a3b003aab8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86f28f96713970f95c53b786829446d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae86f28f96713970f95c53b786829446d">CPU_SCS_CFSR_DACCVIOL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ae86f28f96713970f95c53b786829446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ad36037fa0cad7b167434d05b90978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae8ad36037fa0cad7b167434d05b90978">CPU_SCS_CFSR_DACCVIOL_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae8ad36037fa0cad7b167434d05b90978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575ccf86b4ae6d227c77fb6915673d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a575ccf86b4ae6d227c77fb6915673d60">CPU_SCS_CFSR_DACCVIOL_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a575ccf86b4ae6d227c77fb6915673d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe8b52ffae0b14d3dce1638d5434439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2fe8b52ffae0b14d3dce1638d5434439">CPU_SCS_CFSR_DACCVIOL_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2fe8b52ffae0b14d3dce1638d5434439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90889cd11a400ea95fb72cc2353402d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a90889cd11a400ea95fb72cc2353402d9">CPU_SCS_CFSR_IACCVIOL</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a90889cd11a400ea95fb72cc2353402d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707f7bf0d55f381a0d2f2c8179a47c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a707f7bf0d55f381a0d2f2c8179a47c46">CPU_SCS_CFSR_IACCVIOL_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a707f7bf0d55f381a0d2f2c8179a47c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d75c50f5811a47600de41f2ebee2b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6d75c50f5811a47600de41f2ebee2b36">CPU_SCS_CFSR_IACCVIOL_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a6d75c50f5811a47600de41f2ebee2b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46b1e3c55d5893f3beb9cef30205443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac46b1e3c55d5893f3beb9cef30205443">CPU_SCS_CFSR_IACCVIOL_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac46b1e3c55d5893f3beb9cef30205443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066fc76fdd2d7ddf55ca787b36a95e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a066fc76fdd2d7ddf55ca787b36a95e15">CPU_SCS_HFSR_DEBUGEVT</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a066fc76fdd2d7ddf55ca787b36a95e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b829c1712e3a8b49889fc42a9b3209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab7b829c1712e3a8b49889fc42a9b3209">CPU_SCS_HFSR_DEBUGEVT_BITN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ab7b829c1712e3a8b49889fc42a9b3209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bb7cab547b1080a4a38fcf3954b3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a64bb7cab547b1080a4a38fcf3954b3d7">CPU_SCS_HFSR_DEBUGEVT_M</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a64bb7cab547b1080a4a38fcf3954b3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cf0e8b77d6b96020d5e12b7e0672fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a08cf0e8b77d6b96020d5e12b7e0672fe">CPU_SCS_HFSR_DEBUGEVT_S</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a08cf0e8b77d6b96020d5e12b7e0672fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5a06b786dc707f6f6b5733d98c30e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaf5a06b786dc707f6f6b5733d98c30e1">CPU_SCS_HFSR_FORCED</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:aaf5a06b786dc707f6f6b5733d98c30e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1a020cc63ed7b3e4fa3153bf22e8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5d1a020cc63ed7b3e4fa3153bf22e8db">CPU_SCS_HFSR_FORCED_BITN</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a5d1a020cc63ed7b3e4fa3153bf22e8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af152b6caffc0a46bef6ef9f61a3f341a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af152b6caffc0a46bef6ef9f61a3f341a">CPU_SCS_HFSR_FORCED_M</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:af152b6caffc0a46bef6ef9f61a3f341a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2780d9c0a270cefd52dc5e7fd086f49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2780d9c0a270cefd52dc5e7fd086f49b">CPU_SCS_HFSR_FORCED_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a2780d9c0a270cefd52dc5e7fd086f49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac185405fc3d32b09769bbcf18e79cc34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac185405fc3d32b09769bbcf18e79cc34">CPU_SCS_HFSR_VECTTBL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ac185405fc3d32b09769bbcf18e79cc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9745e9d26c138b0bb77e8c38b8db48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2b9745e9d26c138b0bb77e8c38b8db48">CPU_SCS_HFSR_VECTTBL_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2b9745e9d26c138b0bb77e8c38b8db48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8796e7848ebdf45156bc37fde5cb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3b8796e7848ebdf45156bc37fde5cb6e">CPU_SCS_HFSR_VECTTBL_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a3b8796e7848ebdf45156bc37fde5cb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affcd9a27f5f8f96ab210a631320163b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#affcd9a27f5f8f96ab210a631320163b2">CPU_SCS_HFSR_VECTTBL_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:affcd9a27f5f8f96ab210a631320163b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cf074c3f6808c96751cf1299ee7b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af0cf074c3f6808c96751cf1299ee7b28">CPU_SCS_DFSR_EXTERNAL</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:af0cf074c3f6808c96751cf1299ee7b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef4c4167dcaa51eb84462e58d5d472c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aef4c4167dcaa51eb84462e58d5d472c8">CPU_SCS_DFSR_EXTERNAL_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aef4c4167dcaa51eb84462e58d5d472c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4147784b2fd2a29e88302969193825f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4147784b2fd2a29e88302969193825f2">CPU_SCS_DFSR_EXTERNAL_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a4147784b2fd2a29e88302969193825f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911a49575202e0d1a8506c8da8f90955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a911a49575202e0d1a8506c8da8f90955">CPU_SCS_DFSR_EXTERNAL_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a911a49575202e0d1a8506c8da8f90955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2542c00493ed516000183a5464254827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2542c00493ed516000183a5464254827">CPU_SCS_DFSR_VCATCH</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a2542c00493ed516000183a5464254827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c88e26f3220f0e04eaf14c3c73ac80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a16c88e26f3220f0e04eaf14c3c73ac80">CPU_SCS_DFSR_VCATCH_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a16c88e26f3220f0e04eaf14c3c73ac80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace631488c2e74cf5958d38ef7a452670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ace631488c2e74cf5958d38ef7a452670">CPU_SCS_DFSR_VCATCH_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ace631488c2e74cf5958d38ef7a452670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdc0436abdff49ec47ea7ace17411f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#accdc0436abdff49ec47ea7ace17411f6">CPU_SCS_DFSR_VCATCH_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:accdc0436abdff49ec47ea7ace17411f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc30aba8bb88bf6122326bdc42a7956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adbc30aba8bb88bf6122326bdc42a7956">CPU_SCS_DFSR_DWTTRAP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:adbc30aba8bb88bf6122326bdc42a7956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7dcd819f5de590419e259a2b6eee2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2b7dcd819f5de590419e259a2b6eee2e">CPU_SCS_DFSR_DWTTRAP_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a2b7dcd819f5de590419e259a2b6eee2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ea0b28d1c6f68431f2eda124d5a34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae8ea0b28d1c6f68431f2eda124d5a34e">CPU_SCS_DFSR_DWTTRAP_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ae8ea0b28d1c6f68431f2eda124d5a34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2f7c2f815e04309b686e83e70b1fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0f2f7c2f815e04309b686e83e70b1fc9">CPU_SCS_DFSR_DWTTRAP_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0f2f7c2f815e04309b686e83e70b1fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2caab1c3752508905475243abf9eb21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2caab1c3752508905475243abf9eb21e">CPU_SCS_DFSR_BKPT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a2caab1c3752508905475243abf9eb21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3bda4bb4b1dcfc11af1dcd62acdcce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaa3bda4bb4b1dcfc11af1dcd62acdcce">CPU_SCS_DFSR_BKPT_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aaa3bda4bb4b1dcfc11af1dcd62acdcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49d77e08d6ccd66c1fcb304f80b8b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae49d77e08d6ccd66c1fcb304f80b8b65">CPU_SCS_DFSR_BKPT_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ae49d77e08d6ccd66c1fcb304f80b8b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4356ac23075ea7c1c2903a0b09bb8a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4356ac23075ea7c1c2903a0b09bb8a66">CPU_SCS_DFSR_BKPT_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4356ac23075ea7c1c2903a0b09bb8a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a41455181b3a46f391a3b3aee2ad55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab9a41455181b3a46f391a3b3aee2ad55">CPU_SCS_DFSR_HALTED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ab9a41455181b3a46f391a3b3aee2ad55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a356a4d0e1de97a4240ade74ce2bdb840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a356a4d0e1de97a4240ade74ce2bdb840">CPU_SCS_DFSR_HALTED_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a356a4d0e1de97a4240ade74ce2bdb840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9156967943c2a2cdc54ea71877bd10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3a9156967943c2a2cdc54ea71877bd10">CPU_SCS_DFSR_HALTED_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a3a9156967943c2a2cdc54ea71877bd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23cb3570cd4287f2d266b24c965e5305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a23cb3570cd4287f2d266b24c965e5305">CPU_SCS_DFSR_HALTED_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a23cb3570cd4287f2d266b24c965e5305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5016dec5c55518a08c4f22e1151401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aaf5016dec5c55518a08c4f22e1151401">CPU_SCS_MMFAR_ADDRESS_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:aaf5016dec5c55518a08c4f22e1151401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585283afb67b6665917c326883613bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a585283afb67b6665917c326883613bc8">CPU_SCS_MMFAR_ADDRESS_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:a585283afb67b6665917c326883613bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d0d4f342a2bce7136bb0ca816e477f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa8d0d4f342a2bce7136bb0ca816e477f">CPU_SCS_MMFAR_ADDRESS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa8d0d4f342a2bce7136bb0ca816e477f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98e9c3be50e1999b40bae3342fb7781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac98e9c3be50e1999b40bae3342fb7781">CPU_SCS_BFAR_ADDRESS_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ac98e9c3be50e1999b40bae3342fb7781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87963012a344626ad7cc2b8402c6bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab87963012a344626ad7cc2b8402c6bc7">CPU_SCS_BFAR_ADDRESS_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:ab87963012a344626ad7cc2b8402c6bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac1c247c647cd02a2947d07b8a0554d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4ac1c247c647cd02a2947d07b8a0554d">CPU_SCS_BFAR_ADDRESS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4ac1c247c647cd02a2947d07b8a0554d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3abd350c274c53e4828cb943af143c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3abd350c274c53e4828cb943af143c4a">CPU_SCS_AFSR_IMPDEF_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:a3abd350c274c53e4828cb943af143c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabaf7c22f62153229ab31215b4b97f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aabaf7c22f62153229ab31215b4b97f5c">CPU_SCS_AFSR_IMPDEF_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:aabaf7c22f62153229ab31215b4b97f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d045fc36f7348e5f1111e6482fe460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a02d045fc36f7348e5f1111e6482fe460">CPU_SCS_AFSR_IMPDEF_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02d045fc36f7348e5f1111e6482fe460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2a1bd60848a951db00c889ae7d684e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0b2a1bd60848a951db00c889ae7d684e">CPU_SCS_ID_PFR0_STATE1_W</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a0b2a1bd60848a951db00c889ae7d684e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444724a60862dd878c60227fc0d9c03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a444724a60862dd878c60227fc0d9c03a">CPU_SCS_ID_PFR0_STATE1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="separator:a444724a60862dd878c60227fc0d9c03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42eb594a3ca687f3d98606000ec1f497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a42eb594a3ca687f3d98606000ec1f497">CPU_SCS_ID_PFR0_STATE1_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a42eb594a3ca687f3d98606000ec1f497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfc9db2f8ce90bc5cdbe150e51a72d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abcfc9db2f8ce90bc5cdbe150e51a72d4">CPU_SCS_ID_PFR0_STATE0_W</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:abcfc9db2f8ce90bc5cdbe150e51a72d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d4eeb71a7092bb2ad63cd77d0498a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac8d4eeb71a7092bb2ad63cd77d0498a8">CPU_SCS_ID_PFR0_STATE0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="separator:ac8d4eeb71a7092bb2ad63cd77d0498a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0660436ce1b9f49d08af77b2527ef90d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0660436ce1b9f49d08af77b2527ef90d">CPU_SCS_ID_PFR0_STATE0_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0660436ce1b9f49d08af77b2527ef90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd6c1beb9a9675d232e660a741377c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aacd6c1beb9a9675d232e660a741377c5">CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_W</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aacd6c1beb9a9675d232e660a741377c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782f5194c432c8dd4aebe1d455fc9336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a782f5194c432c8dd4aebe1d455fc9336">CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="separator:a782f5194c432c8dd4aebe1d455fc9336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947c8054826e20664f6c0348ad124845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a947c8054826e20664f6c0348ad124845">CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a947c8054826e20664f6c0348ad124845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3c4ee8cec33a6f8e1b1f4c90c893fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afb3c4ee8cec33a6f8e1b1f4c90c893fc">CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_W</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:afb3c4ee8cec33a6f8e1b1f4c90c893fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23ece8486b79836c053be89172a67a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a23ece8486b79836c053be89172a67a36">CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr class="separator:a23ece8486b79836c053be89172a67a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74aa521588f038279677078696dbb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab74aa521588f038279677078696dbb17">CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ab74aa521588f038279677078696dbb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac23b8b06730abf9eb5bd5fc92671ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aac23b8b06730abf9eb5bd5fc92671ac0">CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:aac23b8b06730abf9eb5bd5fc92671ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4b7c56215b6456f664452149ccb29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3d4b7c56215b6456f664452149ccb29b">CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_BITN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a3d4b7c56215b6456f664452149ccb29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19230bdafcb788481b3d2e7beaf69e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a19230bdafcb788481b3d2e7beaf69e4f">CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_M</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a19230bdafcb788481b3d2e7beaf69e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4c10ccf3585183412cf8393c932be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aee4c10ccf3585183412cf8393c932be1">CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:aee4c10ccf3585183412cf8393c932be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39e5b5d67d312f3b714786d0377f804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af39e5b5d67d312f3b714786d0377f804">CPU_SCS_DHCSR_S_RESET_ST</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:af39e5b5d67d312f3b714786d0377f804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed93771a25e8882731b3d523a68fa64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aed93771a25e8882731b3d523a68fa64c">CPU_SCS_DHCSR_S_RESET_ST_BITN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:aed93771a25e8882731b3d523a68fa64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4b2419f9f3dadd3da61c0fe0def4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5a4b2419f9f3dadd3da61c0fe0def4c3">CPU_SCS_DHCSR_S_RESET_ST_M</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a5a4b2419f9f3dadd3da61c0fe0def4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ed9f4fe901e393e6e74e3c47ebe8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac7ed9f4fe901e393e6e74e3c47ebe8f8">CPU_SCS_DHCSR_S_RESET_ST_S</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ac7ed9f4fe901e393e6e74e3c47ebe8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c8ccf106d4b99e6f789174c6fbbc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a25c8ccf106d4b99e6f789174c6fbbc90">CPU_SCS_DHCSR_S_RETIRE_ST</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a25c8ccf106d4b99e6f789174c6fbbc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b8fc530d1be3d17db6392238f03cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae2b8fc530d1be3d17db6392238f03cc7">CPU_SCS_DHCSR_S_RETIRE_ST_BITN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ae2b8fc530d1be3d17db6392238f03cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd1de8201237a767dd920930149162d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abbd1de8201237a767dd920930149162d">CPU_SCS_DHCSR_S_RETIRE_ST_M</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:abbd1de8201237a767dd920930149162d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72a3b8a7d2a0fe963c0cc833c2023a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af72a3b8a7d2a0fe963c0cc833c2023a7">CPU_SCS_DHCSR_S_RETIRE_ST_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:af72a3b8a7d2a0fe963c0cc833c2023a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567aed582ed99403d2fb60f8dced2d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a567aed582ed99403d2fb60f8dced2d7c">CPU_SCS_DHCSR_S_LOCKUP</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a567aed582ed99403d2fb60f8dced2d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958df67212614fb677013e49cf8b1c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a958df67212614fb677013e49cf8b1c70">CPU_SCS_DHCSR_S_LOCKUP_BITN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a958df67212614fb677013e49cf8b1c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0214d47f49578c32db9e68f71a8dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8f0214d47f49578c32db9e68f71a8dd8">CPU_SCS_DHCSR_S_LOCKUP_M</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a8f0214d47f49578c32db9e68f71a8dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8398477d274b5bcb5e04c11389b2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4a8398477d274b5bcb5e04c11389b2c5">CPU_SCS_DHCSR_S_LOCKUP_S</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a4a8398477d274b5bcb5e04c11389b2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab734ff1ea2eb095364c698e2d0e4aa12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab734ff1ea2eb095364c698e2d0e4aa12">CPU_SCS_DHCSR_S_SLEEP</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ab734ff1ea2eb095364c698e2d0e4aa12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65efca2a126334b572d123ca3eab4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab65efca2a126334b572d123ca3eab4d9">CPU_SCS_DHCSR_S_SLEEP_BITN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ab65efca2a126334b572d123ca3eab4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86a1da1a237d5729161468a738075bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa86a1da1a237d5729161468a738075bb">CPU_SCS_DHCSR_S_SLEEP_M</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:aa86a1da1a237d5729161468a738075bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f01b0345e8c6d2f1da6f819c0c2831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a00f01b0345e8c6d2f1da6f819c0c2831">CPU_SCS_DHCSR_S_SLEEP_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a00f01b0345e8c6d2f1da6f819c0c2831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9ce9a94c4e669190102d05a724fb0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#acd9ce9a94c4e669190102d05a724fb0f">CPU_SCS_DHCSR_S_HALT</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:acd9ce9a94c4e669190102d05a724fb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830763194c31f1a71a29fadea4f44393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a830763194c31f1a71a29fadea4f44393">CPU_SCS_DHCSR_S_HALT_BITN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a830763194c31f1a71a29fadea4f44393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb675b9d8eea2f37c664601ce53ab011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abb675b9d8eea2f37c664601ce53ab011">CPU_SCS_DHCSR_S_HALT_M</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:abb675b9d8eea2f37c664601ce53ab011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909ae81da2d58b5dc5a823ab3a0b3a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a909ae81da2d58b5dc5a823ab3a0b3a68">CPU_SCS_DHCSR_S_HALT_S</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a909ae81da2d58b5dc5a823ab3a0b3a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1182f0599081bb921c60b7ea7654ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa1182f0599081bb921c60b7ea7654ccc">CPU_SCS_DHCSR_S_REGRDY</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:aa1182f0599081bb921c60b7ea7654ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbfdbddcbbc9fddb2f33a69c3d7e39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afbbfdbddcbbc9fddb2f33a69c3d7e39c">CPU_SCS_DHCSR_S_REGRDY_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:afbbfdbddcbbc9fddb2f33a69c3d7e39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2720fc15c5685ac1d197908638d4599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa2720fc15c5685ac1d197908638d4599">CPU_SCS_DHCSR_S_REGRDY_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:aa2720fc15c5685ac1d197908638d4599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3ba28ecc6dc6d2615315bb66abb1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4d3ba28ecc6dc6d2615315bb66abb1f4">CPU_SCS_DHCSR_S_REGRDY_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4d3ba28ecc6dc6d2615315bb66abb1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9366e932e1e3078d5c1be8d2096f1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa9366e932e1e3078d5c1be8d2096f1cf">CPU_SCS_DHCSR_C_SNAPSTALL</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:aa9366e932e1e3078d5c1be8d2096f1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17cf5f13f2a3a539447b25afa11151c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a17cf5f13f2a3a539447b25afa11151c4">CPU_SCS_DHCSR_C_SNAPSTALL_BITN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a17cf5f13f2a3a539447b25afa11151c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32d23c6bbbea5bb9203c96a88553e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab32d23c6bbbea5bb9203c96a88553e4a">CPU_SCS_DHCSR_C_SNAPSTALL_M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ab32d23c6bbbea5bb9203c96a88553e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d654ddf22ad3068b04b9223ec2aaa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa5d654ddf22ad3068b04b9223ec2aaa6">CPU_SCS_DHCSR_C_SNAPSTALL_S</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aa5d654ddf22ad3068b04b9223ec2aaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f5bfd610036ac447b4389a2b31a152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aa2f5bfd610036ac447b4389a2b31a152">CPU_SCS_DHCSR_C_MASKINTS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:aa2f5bfd610036ac447b4389a2b31a152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cbde80707df2a4b7c4ada714d12f5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3cbde80707df2a4b7c4ada714d12f5b3">CPU_SCS_DHCSR_C_MASKINTS_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a3cbde80707df2a4b7c4ada714d12f5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1bd1ab12800a83331d7db72f601cddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ac1bd1ab12800a83331d7db72f601cddc">CPU_SCS_DHCSR_C_MASKINTS_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ac1bd1ab12800a83331d7db72f601cddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae437e99e99ae652429832a2c47b63045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae437e99e99ae652429832a2c47b63045">CPU_SCS_DHCSR_C_MASKINTS_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ae437e99e99ae652429832a2c47b63045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98faf41541cac78e630e98ffa6592032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a98faf41541cac78e630e98ffa6592032">CPU_SCS_DHCSR_C_STEP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a98faf41541cac78e630e98ffa6592032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e201550c9ed5745960c6ac3c05ba24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a98e201550c9ed5745960c6ac3c05ba24">CPU_SCS_DHCSR_C_STEP_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a98e201550c9ed5745960c6ac3c05ba24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6675ed6029c04812fcf443d1131de5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a6675ed6029c04812fcf443d1131de5d8">CPU_SCS_DHCSR_C_STEP_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a6675ed6029c04812fcf443d1131de5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a62785e689a68bd97878d1afbb0df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a76a62785e689a68bd97878d1afbb0df2">CPU_SCS_DHCSR_C_STEP_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a76a62785e689a68bd97878d1afbb0df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad477814634d13330320423e63a7a6382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad477814634d13330320423e63a7a6382">CPU_SCS_DHCSR_C_HALT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ad477814634d13330320423e63a7a6382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8420d395e1c237be8e5cca59f8b6e048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8420d395e1c237be8e5cca59f8b6e048">CPU_SCS_DHCSR_C_HALT_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a8420d395e1c237be8e5cca59f8b6e048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0d665034f1230569be3cf797d9fb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2b0d665034f1230569be3cf797d9fb19">CPU_SCS_DHCSR_C_HALT_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a2b0d665034f1230569be3cf797d9fb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb27b8dec6fd4332c6f6ff5a4745f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4cb27b8dec6fd4332c6f6ff5a4745f46">CPU_SCS_DHCSR_C_HALT_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4cb27b8dec6fd4332c6f6ff5a4745f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1b331bebde090d3d281184cead2850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#abf1b331bebde090d3d281184cead2850">CPU_SCS_DHCSR_C_DEBUGEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:abf1b331bebde090d3d281184cead2850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9f8ee554ce3b47d8302766c4f9a7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1c9f8ee554ce3b47d8302766c4f9a7d3">CPU_SCS_DHCSR_C_DEBUGEN_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1c9f8ee554ce3b47d8302766c4f9a7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315e0a29ee8ae31facf37801880b973c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a315e0a29ee8ae31facf37801880b973c">CPU_SCS_DHCSR_C_DEBUGEN_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a315e0a29ee8ae31facf37801880b973c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed849839802a5decf5c8da237a339738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aed849839802a5decf5c8da237a339738">CPU_SCS_DHCSR_C_DEBUGEN_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aed849839802a5decf5c8da237a339738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84de434b109c00b63e9957be396d1450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a84de434b109c00b63e9957be396d1450">CPU_SCS_DCRSR_REGWNR</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a84de434b109c00b63e9957be396d1450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957abeb796f70e3a6857aebbaf2bef51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a957abeb796f70e3a6857aebbaf2bef51">CPU_SCS_DCRSR_REGWNR_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a957abeb796f70e3a6857aebbaf2bef51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7272603ddd4111ac225d6d1b929bf754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7272603ddd4111ac225d6d1b929bf754">CPU_SCS_DCRSR_REGWNR_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a7272603ddd4111ac225d6d1b929bf754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74a217d9ed12de7bd2f30a1e1e21fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab74a217d9ed12de7bd2f30a1e1e21fd1">CPU_SCS_DCRSR_REGWNR_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ab74a217d9ed12de7bd2f30a1e1e21fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f0fc93f246b132a35141c1e021d8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a34f0fc93f246b132a35141c1e021d8ca">CPU_SCS_DCRSR_REGSEL_W</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a34f0fc93f246b132a35141c1e021d8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1879bc9290f237c2598fab314eb229d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1879bc9290f237c2598fab314eb229d2">CPU_SCS_DCRSR_REGSEL_M</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr class="separator:a1879bc9290f237c2598fab314eb229d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a5e680e010a8c465d26cee630402ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a84a5e680e010a8c465d26cee630402ff">CPU_SCS_DCRSR_REGSEL_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a84a5e680e010a8c465d26cee630402ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb0e8dc8a9ee5beddf40e30558207bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9eb0e8dc8a9ee5beddf40e30558207bc">CPU_SCS_DCRDR_DCRDR_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:a9eb0e8dc8a9ee5beddf40e30558207bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a255aa130e62a93689f625595a83b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9a255aa130e62a93689f625595a83b25">CPU_SCS_DCRDR_DCRDR_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:a9a255aa130e62a93689f625595a83b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ffb25c64b5003398c6a3f3e23f1e3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a3ffb25c64b5003398c6a3f3e23f1e3d0">CPU_SCS_DCRDR_DCRDR_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3ffb25c64b5003398c6a3f3e23f1e3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23927700b9dc22bb072ab66414fa16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae23927700b9dc22bb072ab66414fa16d">CPU_SCS_DEMCR_TRCENA</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ae23927700b9dc22bb072ab66414fa16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7768396d6d9c62802184aedea800659d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a7768396d6d9c62802184aedea800659d">CPU_SCS_DEMCR_TRCENA_BITN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a7768396d6d9c62802184aedea800659d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df5cbfe9338a28e76ff9eb6f173856d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1df5cbfe9338a28e76ff9eb6f173856d">CPU_SCS_DEMCR_TRCENA_M</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a1df5cbfe9338a28e76ff9eb6f173856d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95445d8ca11db71b825d91dbc7391f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a95445d8ca11db71b825d91dbc7391f1a">CPU_SCS_DEMCR_TRCENA_S</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a95445d8ca11db71b825d91dbc7391f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ee4d57bd556c8f7764542813805948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af1ee4d57bd556c8f7764542813805948">CPU_SCS_DEMCR_MON_REQ</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:af1ee4d57bd556c8f7764542813805948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d275fc9d253ca22564d0bc70bdacd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a16d275fc9d253ca22564d0bc70bdacd1">CPU_SCS_DEMCR_MON_REQ_BITN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a16d275fc9d253ca22564d0bc70bdacd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed8916cb7b82d4431fa6e9a6e2c6b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0ed8916cb7b82d4431fa6e9a6e2c6b53">CPU_SCS_DEMCR_MON_REQ_M</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a0ed8916cb7b82d4431fa6e9a6e2c6b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf4915a0c4a90cbc662022950f5bafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#adcf4915a0c4a90cbc662022950f5bafa">CPU_SCS_DEMCR_MON_REQ_S</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:adcf4915a0c4a90cbc662022950f5bafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675e138e2a698d31816654aa192a3f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a675e138e2a698d31816654aa192a3f72">CPU_SCS_DEMCR_MON_STEP</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a675e138e2a698d31816654aa192a3f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad054953e01fb37631570440db3b479f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ad054953e01fb37631570440db3b479f7">CPU_SCS_DEMCR_MON_STEP_BITN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ad054953e01fb37631570440db3b479f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c086f2a42ede3ae78cf05720763c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a66c086f2a42ede3ae78cf05720763c8b">CPU_SCS_DEMCR_MON_STEP_M</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a66c086f2a42ede3ae78cf05720763c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade163a0a20061a6267cddfcc91440ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aade163a0a20061a6267cddfcc91440ca">CPU_SCS_DEMCR_MON_STEP_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:aade163a0a20061a6267cddfcc91440ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0be5877fc6d965db287cb465c10aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2f0be5877fc6d965db287cb465c10aa4">CPU_SCS_DEMCR_MON_PEND</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a2f0be5877fc6d965db287cb465c10aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee2071fdace5e21e40ce436f24ff6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afee2071fdace5e21e40ce436f24ff6d1">CPU_SCS_DEMCR_MON_PEND_BITN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:afee2071fdace5e21e40ce436f24ff6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eadb1befe065e63434e1742c8d192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4eadb1befe065e63434e1742c8d192b4">CPU_SCS_DEMCR_MON_PEND_M</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a4eadb1befe065e63434e1742c8d192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd1b62df8020e656e299fc207af573b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5fd1b62df8020e656e299fc207af573b">CPU_SCS_DEMCR_MON_PEND_S</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a5fd1b62df8020e656e299fc207af573b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8864e1d98f0fc0d27f8d649ae24d64e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8864e1d98f0fc0d27f8d649ae24d64e2">CPU_SCS_DEMCR_MON_EN</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a8864e1d98f0fc0d27f8d649ae24d64e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ae7350671138591e2542d3118c69eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a57ae7350671138591e2542d3118c69eb">CPU_SCS_DEMCR_MON_EN_BITN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a57ae7350671138591e2542d3118c69eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5784dfb28b73158dba5e1eff7caec33f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5784dfb28b73158dba5e1eff7caec33f">CPU_SCS_DEMCR_MON_EN_M</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a5784dfb28b73158dba5e1eff7caec33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4518c1793e31d539aaeef8b1814394e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4518c1793e31d539aaeef8b1814394e2">CPU_SCS_DEMCR_MON_EN_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a4518c1793e31d539aaeef8b1814394e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6effee2d9bb893d20680bde3537fc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#af6effee2d9bb893d20680bde3537fc36">CPU_SCS_DEMCR_VC_HARDERR</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:af6effee2d9bb893d20680bde3537fc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d405fab96a562a34a13c262eff855b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5d405fab96a562a34a13c262eff855b3">CPU_SCS_DEMCR_VC_HARDERR_BITN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a5d405fab96a562a34a13c262eff855b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd15d463827746361f5356656342e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#afdd15d463827746361f5356656342e64">CPU_SCS_DEMCR_VC_HARDERR_M</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:afdd15d463827746361f5356656342e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf1b893e463ca69d5e79d2a6b7ddaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aecf1b893e463ca69d5e79d2a6b7ddaff">CPU_SCS_DEMCR_VC_HARDERR_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aecf1b893e463ca69d5e79d2a6b7ddaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c02b01d5894b9cc58da909c50b67fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a9c02b01d5894b9cc58da909c50b67fcb">CPU_SCS_DEMCR_VC_INTERR</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a9c02b01d5894b9cc58da909c50b67fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeaf43f4e8aeb200758db74b4bd887fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aeeaf43f4e8aeb200758db74b4bd887fd">CPU_SCS_DEMCR_VC_INTERR_BITN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:aeeaf43f4e8aeb200758db74b4bd887fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8e6264dd2cc80ed82128441b86aa84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1c8e6264dd2cc80ed82128441b86aa84">CPU_SCS_DEMCR_VC_INTERR_M</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a1c8e6264dd2cc80ed82128441b86aa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5736c0b1feda08c19f10b5be59b802f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5736c0b1feda08c19f10b5be59b802f9">CPU_SCS_DEMCR_VC_INTERR_S</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a5736c0b1feda08c19f10b5be59b802f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f90c26c608a0e2986e82555fec9646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a61f90c26c608a0e2986e82555fec9646">CPU_SCS_DEMCR_VC_BUSERR</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a61f90c26c608a0e2986e82555fec9646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2086d4238de2778200303c499007d6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2086d4238de2778200303c499007d6b2">CPU_SCS_DEMCR_VC_BUSERR_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a2086d4238de2778200303c499007d6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f36fd68f3f37f638694a99b16220b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a01f36fd68f3f37f638694a99b16220b4">CPU_SCS_DEMCR_VC_BUSERR_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a01f36fd68f3f37f638694a99b16220b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ff5d80e44d1cdc5bcffeda657c6128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ae2ff5d80e44d1cdc5bcffeda657c6128">CPU_SCS_DEMCR_VC_BUSERR_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ae2ff5d80e44d1cdc5bcffeda657c6128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5049db6f3e35d024a3a4b997e10312b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a5049db6f3e35d024a3a4b997e10312b5">CPU_SCS_DEMCR_VC_STATERR</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a5049db6f3e35d024a3a4b997e10312b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d5fd3691041da28ba8aa560ed7a893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a65d5fd3691041da28ba8aa560ed7a893">CPU_SCS_DEMCR_VC_STATERR_BITN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a65d5fd3691041da28ba8aa560ed7a893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f2d803b71a956d4b7180959ebf7751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a77f2d803b71a956d4b7180959ebf7751">CPU_SCS_DEMCR_VC_STATERR_M</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a77f2d803b71a956d4b7180959ebf7751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f719bf253ecda92a72426bce2a05ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a09f719bf253ecda92a72426bce2a05ef">CPU_SCS_DEMCR_VC_STATERR_S</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a09f719bf253ecda92a72426bce2a05ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a143c6b567f73f5bc4439956d76636c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a143c6b567f73f5bc4439956d76636c2f">CPU_SCS_DEMCR_VC_CHKERR</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a143c6b567f73f5bc4439956d76636c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230025a4366c13c43ac0017a3a98fb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a230025a4366c13c43ac0017a3a98fb0d">CPU_SCS_DEMCR_VC_CHKERR_BITN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a230025a4366c13c43ac0017a3a98fb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4766d7759c57058052f4e5f6909dac79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4766d7759c57058052f4e5f6909dac79">CPU_SCS_DEMCR_VC_CHKERR_M</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a4766d7759c57058052f4e5f6909dac79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014a360d051b409ada54052f09429de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a014a360d051b409ada54052f09429de6">CPU_SCS_DEMCR_VC_CHKERR_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a014a360d051b409ada54052f09429de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06891ab09f1c7030a6a16c734a805d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a06891ab09f1c7030a6a16c734a805d02">CPU_SCS_DEMCR_VC_NOCPERR</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a06891ab09f1c7030a6a16c734a805d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d6d8c0b1ccd978a0cd592da233e153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a51d6d8c0b1ccd978a0cd592da233e153">CPU_SCS_DEMCR_VC_NOCPERR_BITN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a51d6d8c0b1ccd978a0cd592da233e153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc9cfe5b39eb465103c115d58d05a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a0cc9cfe5b39eb465103c115d58d05a9b">CPU_SCS_DEMCR_VC_NOCPERR_M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a0cc9cfe5b39eb465103c115d58d05a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c41d5a4aac154039338b191ae7492b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1c41d5a4aac154039338b191ae7492b4">CPU_SCS_DEMCR_VC_NOCPERR_S</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a1c41d5a4aac154039338b191ae7492b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6b7f7d962b48194a6112fb3ed852dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a1b6b7f7d962b48194a6112fb3ed852dd">CPU_SCS_DEMCR_VC_MMERR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a1b6b7f7d962b48194a6112fb3ed852dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3be3de99f694a0256a79263055b13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#aab3be3de99f694a0256a79263055b13e">CPU_SCS_DEMCR_VC_MMERR_BITN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aab3be3de99f694a0256a79263055b13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19619fcbd8116161295e02c0bb8e87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#ab19619fcbd8116161295e02c0bb8e87f">CPU_SCS_DEMCR_VC_MMERR_M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ab19619fcbd8116161295e02c0bb8e87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f47a98700d9e5fc47e004af53d18ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4f47a98700d9e5fc47e004af53d18ba3">CPU_SCS_DEMCR_VC_MMERR_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a4f47a98700d9e5fc47e004af53d18ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f62b078dd4ff1ea68bee87021776be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a93f62b078dd4ff1ea68bee87021776be">CPU_SCS_DEMCR_VC_CORERESET</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a93f62b078dd4ff1ea68bee87021776be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61da3eb5d7374c41b0b72e6ecf85cb85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a61da3eb5d7374c41b0b72e6ecf85cb85">CPU_SCS_DEMCR_VC_CORERESET_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a61da3eb5d7374c41b0b72e6ecf85cb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68afd2dfe52273f1d981d4524c2a960e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a68afd2dfe52273f1d981d4524c2a960e">CPU_SCS_DEMCR_VC_CORERESET_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a68afd2dfe52273f1d981d4524c2a960e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2889cefb23d7f5c25baf90fa1db4f08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a2889cefb23d7f5c25baf90fa1db4f08c">CPU_SCS_DEMCR_VC_CORERESET_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2889cefb23d7f5c25baf90fa1db4f08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8267df9ee2af271b65befcc192b86176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a8267df9ee2af271b65befcc192b86176">CPU_SCS_STIR_INTID_W</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a8267df9ee2af271b65befcc192b86176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf2324823ecd01d82d2b5cd9b3ac9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a4cf2324823ecd01d82d2b5cd9b3ac9f2">CPU_SCS_STIR_INTID_M</a>&#160;&#160;&#160;0x000001FF</td></tr>
<tr class="separator:a4cf2324823ecd01d82d2b5cd9b3ac9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238d0d47c9546c7f0f904023a6835111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__scs_8h.html#a238d0d47c9546c7f0f904023a6835111">CPU_SCS_STIR_INTID_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a238d0d47c9546c7f0f904023a6835111"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a812bf2f730c32dbbaa99af152493f48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a812bf2f730c32dbbaa99af152493f48c">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISDEFWBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISDEFWBUF&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a163f714e1761acde8995f319ae5a3b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163f714e1761acde8995f319ae5a3b58">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISDEFWBUF_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISDEFWBUF_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ecefb26b4bac608db2ff0112a356ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ecefb26b4bac608db2ff0112a356ca4">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISDEFWBUF_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISDEFWBUF_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8ec23f3191cb615dbc139e55395fce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8ec23f3191cb615dbc139e55395fce0">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISDEFWBUF_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISDEFWBUF_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2ee3d62e9b13a24a9ebd3b77e61d2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ee3d62e9b13a24a9ebd3b77e61d2a0">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISFOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISFOLD&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58dfbd3a9b070468580325d521b399b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58dfbd3a9b070468580325d521b399b6">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISFOLD_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISFOLD_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67d031782230a595c48e765c8c2f1bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d031782230a595c48e765c8c2f1bfc">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISFOLD_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISFOLD_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace5f883a9646d1a03ede2e2fb42db923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5f883a9646d1a03ede2e2fb42db923">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISFOLD_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISFOLD_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34652ec9523cba5d2bd5eb2a3d0365b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34652ec9523cba5d2bd5eb2a3d0365b0">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISMCYCINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISMCYCINT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8da082b48230de65e78b6fa75cedb67d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da082b48230de65e78b6fa75cedb67d">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISMCYCINT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISMCYCINT_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ec1b220b2c51dd2bda6d5f88fed02ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec1b220b2c51dd2bda6d5f88fed02ab">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISMCYCINT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISMCYCINT_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9ba2603e24b390a3b47365670748bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9ba2603e24b390a3b47365670748bc">&#9670;&nbsp;</a></span>CPU_SCS_ACTLR_DISMCYCINT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ACTLR_DISMCYCINT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabaf7c22f62153229ab31215b4b97f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabaf7c22f62153229ab31215b4b97f5c">&#9670;&nbsp;</a></span>CPU_SCS_AFSR_IMPDEF_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AFSR_IMPDEF_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02d045fc36f7348e5f1111e6482fe460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02d045fc36f7348e5f1111e6482fe460">&#9670;&nbsp;</a></span>CPU_SCS_AFSR_IMPDEF_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AFSR_IMPDEF_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3abd350c274c53e4828cb943af143c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3abd350c274c53e4828cb943af143c4a">&#9670;&nbsp;</a></span>CPU_SCS_AFSR_IMPDEF_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AFSR_IMPDEF_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac786fa8be2508c24b3c53e7ef427751a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac786fa8be2508c24b3c53e7ef427751a">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_ENDIANESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_ENDIANESS&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5d995966d263e7102fba7a8182a4695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d995966d263e7102fba7a8182a4695">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_ENDIANESS_BIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_ENDIANESS_BIG&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76495310e9c87335fe2b85b9711e4a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76495310e9c87335fe2b85b9711e4a7c">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_ENDIANESS_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_ENDIANESS_BITN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cec893122ede26f940c299912870558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cec893122ede26f940c299912870558">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_ENDIANESS_LITTLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_ENDIANESS_LITTLE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59f8db2cba1f6530f92a2991b224b55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f8db2cba1f6530f92a2991b224b55d">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_ENDIANESS_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_ENDIANESS_M&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01e0a9c40b4faeb988489147ee04e491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e0a9c40b4faeb988489147ee04e491">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_ENDIANESS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_ENDIANESS_S&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b136baba90d97dfe18bd26044401c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b136baba90d97dfe18bd26044401c41">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_PRIGROUP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_PRIGROUP_M&#160;&#160;&#160;0x00000700</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74195bd821362d4f250d917838588366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74195bd821362d4f250d917838588366">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_PRIGROUP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_PRIGROUP_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a119117d82411eeb146856514eecf85f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119117d82411eeb146856514eecf85f0">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_PRIGROUP_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_PRIGROUP_W&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90ff243743a9c9d08cb6b6211ea3716a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ff243743a9c9d08cb6b6211ea3716a">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_SYSRESETREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_SYSRESETREQ&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83b658ab8a16b85e4cefded833fcfc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b658ab8a16b85e4cefded833fcfc0d">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_SYSRESETREQ_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_SYSRESETREQ_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88c70b44c79564b8a3a9aa673212714f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c70b44c79564b8a3a9aa673212714f">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_SYSRESETREQ_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_SYSRESETREQ_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1474400da60987d491304454edf357aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1474400da60987d491304454edf357aa">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_SYSRESETREQ_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_SYSRESETREQ_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ed834018d5a3591fcbdafa7897a045d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed834018d5a3591fcbdafa7897a045d">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTCLRACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTCLRACTIVE&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ebe43aa25c769200175527e4e55e1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ebe43aa25c769200175527e4e55e1db">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTCLRACTIVE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTCLRACTIVE_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae20a8a81dd183326c0080f5953d94510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20a8a81dd183326c0080f5953d94510">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTCLRACTIVE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTCLRACTIVE_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64b2effb7a9dee258f91147c6cf7e72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b2effb7a9dee258f91147c6cf7e72e">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTCLRACTIVE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTCLRACTIVE_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7393f36d98d0ad86708c98ba84202e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7393f36d98d0ad86708c98ba84202e07">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTKEY_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTKEY_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c54f7d7e788e494c6e7d264c67c3d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c54f7d7e788e494c6e7d264c67c3d12">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTKEY_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTKEY_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3d14544fc29e62b7ead7162fd21c8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3d14544fc29e62b7ead7162fd21c8f4">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTKEY_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTKEY_W&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6a6b183f4a5f3806ee89adbd48e58d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a6b183f4a5f3806ee89adbd48e58d6">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTRESET&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa481c23969677c03597b4a99481cb9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa481c23969677c03597b4a99481cb9cf">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTRESET_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTRESET_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2263eb1f8e26591473c14a11ebb36144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2263eb1f8e26591473c14a11ebb36144">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTRESET_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTRESET_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fee8ffc806fc7660e01c8e9c64bf8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fee8ffc806fc7660e01c8e9c64bf8c0">&#9670;&nbsp;</a></span>CPU_SCS_AIRCR_VECTRESET_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_AIRCR_VECTRESET_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab87963012a344626ad7cc2b8402c6bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab87963012a344626ad7cc2b8402c6bc7">&#9670;&nbsp;</a></span>CPU_SCS_BFAR_ADDRESS_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_BFAR_ADDRESS_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ac1c247c647cd02a2947d07b8a0554d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac1c247c647cd02a2947d07b8a0554d">&#9670;&nbsp;</a></span>CPU_SCS_BFAR_ADDRESS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_BFAR_ADDRESS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac98e9c3be50e1999b40bae3342fb7781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98e9c3be50e1999b40bae3342fb7781">&#9670;&nbsp;</a></span>CPU_SCS_BFAR_ADDRESS_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_BFAR_ADDRESS_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b07f9242474a3a271937ca7613729c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b07f9242474a3a271937ca7613729c0">&#9670;&nbsp;</a></span>CPU_SCS_CCR_BFHFNMIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_BFHFNMIGN&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ed2615663af9d79b9849b7fc90d136b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed2615663af9d79b9849b7fc90d136b">&#9670;&nbsp;</a></span>CPU_SCS_CCR_BFHFNMIGN_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_BFHFNMIGN_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fdf3886d4ff300f2947e2fe7c147ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fdf3886d4ff300f2947e2fe7c147ce3">&#9670;&nbsp;</a></span>CPU_SCS_CCR_BFHFNMIGN_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_BFHFNMIGN_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3abab9b9d9fb59a97afef29367930d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3abab9b9d9fb59a97afef29367930d5d">&#9670;&nbsp;</a></span>CPU_SCS_CCR_BFHFNMIGN_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_BFHFNMIGN_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ddfab0db3809a9dc83dd9c020280cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ddfab0db3809a9dc83dd9c020280cf0">&#9670;&nbsp;</a></span>CPU_SCS_CCR_DIV_0_TRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_DIV_0_TRP&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65f014b61401dacb017d9209a012b40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f014b61401dacb017d9209a012b40a">&#9670;&nbsp;</a></span>CPU_SCS_CCR_DIV_0_TRP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_DIV_0_TRP_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7ff592d974105679a2303242ba0ef0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ff592d974105679a2303242ba0ef0f">&#9670;&nbsp;</a></span>CPU_SCS_CCR_DIV_0_TRP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_DIV_0_TRP_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad846aa5afd1bf6b954e8cd53d47e9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad846aa5afd1bf6b954e8cd53d47e9cb">&#9670;&nbsp;</a></span>CPU_SCS_CCR_DIV_0_TRP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_DIV_0_TRP_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52315f01b6886e984c74cfc1c540bac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52315f01b6886e984c74cfc1c540bac2">&#9670;&nbsp;</a></span>CPU_SCS_CCR_NONBASETHREDENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_NONBASETHREDENA&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06cf4aac4bebab52c46e64bfdc5bf875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06cf4aac4bebab52c46e64bfdc5bf875">&#9670;&nbsp;</a></span>CPU_SCS_CCR_NONBASETHREDENA_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_NONBASETHREDENA_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c282a7c8132400b306c74237854ab27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c282a7c8132400b306c74237854ab27">&#9670;&nbsp;</a></span>CPU_SCS_CCR_NONBASETHREDENA_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_NONBASETHREDENA_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6beb7532b92965fceaccc610dc0dcd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6beb7532b92965fceaccc610dc0dcd7">&#9670;&nbsp;</a></span>CPU_SCS_CCR_NONBASETHREDENA_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_NONBASETHREDENA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb4ebee42542e54a91a683d0ee438ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb4ebee42542e54a91a683d0ee438ad7">&#9670;&nbsp;</a></span>CPU_SCS_CCR_STKALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_STKALIGN&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab84c80306ef4a54d174a7d3c3b25627e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84c80306ef4a54d174a7d3c3b25627e">&#9670;&nbsp;</a></span>CPU_SCS_CCR_STKALIGN_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_STKALIGN_BITN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe3675de09f78abf2d28071bba06e527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3675de09f78abf2d28071bba06e527">&#9670;&nbsp;</a></span>CPU_SCS_CCR_STKALIGN_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_STKALIGN_M&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac93d302f72991a2560220113d408cf87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93d302f72991a2560220113d408cf87">&#9670;&nbsp;</a></span>CPU_SCS_CCR_STKALIGN_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_STKALIGN_S&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a790cdf4b691d76bf52d2f2b2fa154cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a790cdf4b691d76bf52d2f2b2fa154cd9">&#9670;&nbsp;</a></span>CPU_SCS_CCR_UNALIGN_TRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_UNALIGN_TRP&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae16d05f0132f12decae151c40b7cb962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16d05f0132f12decae151c40b7cb962">&#9670;&nbsp;</a></span>CPU_SCS_CCR_UNALIGN_TRP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_UNALIGN_TRP_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd83e215b15714e7bac7988a921349b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd83e215b15714e7bac7988a921349b9">&#9670;&nbsp;</a></span>CPU_SCS_CCR_UNALIGN_TRP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_UNALIGN_TRP_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d5539377742213d6dcbc0db661831e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d5539377742213d6dcbc0db661831e0">&#9670;&nbsp;</a></span>CPU_SCS_CCR_UNALIGN_TRP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_UNALIGN_TRP_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae88c1c3a84575e8011eae6617bb1e7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88c1c3a84575e8011eae6617bb1e7d7">&#9670;&nbsp;</a></span>CPU_SCS_CCR_USERSETMPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_USERSETMPEND&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bbcd85e3be3cb9a39148dcb6a0155b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbcd85e3be3cb9a39148dcb6a0155b1">&#9670;&nbsp;</a></span>CPU_SCS_CCR_USERSETMPEND_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_USERSETMPEND_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf345b6a2c36abd840d5b6f5d7002a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf345b6a2c36abd840d5b6f5d7002a54">&#9670;&nbsp;</a></span>CPU_SCS_CCR_USERSETMPEND_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_USERSETMPEND_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e1b893d5f9ef1d39cf944fcd74ef3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1b893d5f9ef1d39cf944fcd74ef3f1">&#9670;&nbsp;</a></span>CPU_SCS_CCR_USERSETMPEND_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CCR_USERSETMPEND_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a951383a2418d14a35cda48a5f5e1caf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951383a2418d14a35cda48a5f5e1caf0">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_BFARVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_BFARVALID&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a441bf45a4572015ff2c36575672c6d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441bf45a4572015ff2c36575672c6d54">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_BFARVALID_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_BFARVALID_BITN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a547fc9a1c3c8affe1a96f64dcf376660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a547fc9a1c3c8affe1a96f64dcf376660">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_BFARVALID_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_BFARVALID_M&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ec0cf3ad241b3459fc1b26cca7a1257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec0cf3ad241b3459fc1b26cca7a1257">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_BFARVALID_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_BFARVALID_S&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae86f28f96713970f95c53b786829446d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86f28f96713970f95c53b786829446d">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_DACCVIOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_DACCVIOL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8ad36037fa0cad7b167434d05b90978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ad36037fa0cad7b167434d05b90978">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_DACCVIOL_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_DACCVIOL_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a575ccf86b4ae6d227c77fb6915673d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575ccf86b4ae6d227c77fb6915673d60">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_DACCVIOL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_DACCVIOL_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fe8b52ffae0b14d3dce1638d5434439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe8b52ffae0b14d3dce1638d5434439">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_DACCVIOL_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_DACCVIOL_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88112bdcb21bde99f3fd12f09b63f036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88112bdcb21bde99f3fd12f09b63f036">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_DIVBYZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_DIVBYZERO&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afec3379ce376bfa8797a49d471babfaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec3379ce376bfa8797a49d471babfaa">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_DIVBYZERO_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_DIVBYZERO_BITN&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea20e5bf14e21c5c2b5a82b904ab7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea20e5bf14e21c5c2b5a82b904ab7c6">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_DIVBYZERO_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_DIVBYZERO_M&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a597f953705de9872ac13ebf42275e1ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597f953705de9872ac13ebf42275e1ec">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_DIVBYZERO_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_DIVBYZERO_S&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90889cd11a400ea95fb72cc2353402d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90889cd11a400ea95fb72cc2353402d9">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IACCVIOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IACCVIOL&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a707f7bf0d55f381a0d2f2c8179a47c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707f7bf0d55f381a0d2f2c8179a47c46">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IACCVIOL_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IACCVIOL_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d75c50f5811a47600de41f2ebee2b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d75c50f5811a47600de41f2ebee2b36">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IACCVIOL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IACCVIOL_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac46b1e3c55d5893f3beb9cef30205443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46b1e3c55d5893f3beb9cef30205443">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IACCVIOL_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IACCVIOL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03322b72ba13c7cc78fdbc36c76deadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03322b72ba13c7cc78fdbc36c76deadc">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IBUSERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IBUSERR&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fa8d3bfb27bbde7444844ded2accfe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa8d3bfb27bbde7444844ded2accfe5">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IBUSERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IBUSERR_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac864752c951ed06576769e54c9cd34be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac864752c951ed06576769e54c9cd34be">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IBUSERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IBUSERR_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b404daa7dbb26ab044e022a4c845a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b404daa7dbb26ab044e022a4c845a72">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IBUSERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IBUSERR_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a230c18d1f5123cea003661d5bcffc129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230c18d1f5123cea003661d5bcffc129">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IMPRECISERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IMPRECISERR&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae80657c01b210042e9a1d285639067a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae80657c01b210042e9a1d285639067a0">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IMPRECISERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IMPRECISERR_BITN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2200dc96e59f60d61747de827e7fec44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2200dc96e59f60d61747de827e7fec44">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IMPRECISERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IMPRECISERR_M&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbfe159a06c6389585d0f7a7d26a24a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbfe159a06c6389585d0f7a7d26a24a3">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_IMPRECISERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_IMPRECISERR_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f8692fddaafba7fe1185cbb03fedd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f8692fddaafba7fe1185cbb03fedd5">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_INVPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_INVPC&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc5436c2648ee2e6224164a2ef126434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5436c2648ee2e6224164a2ef126434">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_INVPC_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_INVPC_BITN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae860b610e8b3e8aaf39778ea10bd2bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae860b610e8b3e8aaf39778ea10bd2bd4">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_INVPC_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_INVPC_M&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c3f469e3b9a14bb90fc573d30650a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3f469e3b9a14bb90fc573d30650a2b">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_INVPC_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_INVPC_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a904ead879d65a240bfa7bd57bfe6f764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904ead879d65a240bfa7bd57bfe6f764">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_INVSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_INVSTATE&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe1d69495089c1946a406a705b8cf9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1d69495089c1946a406a705b8cf9e3">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_INVSTATE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_INVSTATE_BITN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa69d8dfcc6d44b805c3c67c38c4e5241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa69d8dfcc6d44b805c3c67c38c4e5241">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_INVSTATE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_INVSTATE_M&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bf59693b82ca67b2ca51d3af18f385b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bf59693b82ca67b2ca51d3af18f385b">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_INVSTATE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_INVSTATE_S&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08686e7bc2b81e066ec905becb978867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08686e7bc2b81e066ec905becb978867">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MMARVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MMARVALID&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c3c200bf4e96ca666a2d7f273cd9fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3c200bf4e96ca666a2d7f273cd9fdc">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MMARVALID_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MMARVALID_BITN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f4fa58d3af4f08d7cb131fc9483ae55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4fa58d3af4f08d7cb131fc9483ae55">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MMARVALID_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MMARVALID_M&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82d815d3adb92f537c76cb2560a2c5e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d815d3adb92f537c76cb2560a2c5e3">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MMARVALID_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MMARVALID_S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a387b383e1e8cc1de3530f130e4e13e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387b383e1e8cc1de3530f130e4e13e08">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MSTKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MSTKERR&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cf205185372d83f22e5a75493bc2d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf205185372d83f22e5a75493bc2d5d">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MSTKERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MSTKERR_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a645d00831276819beadda96079ed8e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a645d00831276819beadda96079ed8e6b">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MSTKERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MSTKERR_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a877161414384b05ad4b4ed37a50a2aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877161414384b05ad4b4ed37a50a2aab">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MSTKERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MSTKERR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb7282122924bcb93f8a728217d5cda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7282122924bcb93f8a728217d5cda2">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MUNSTKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MUNSTKERR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4adb08e02c5bbd9290ae43c59082e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4adb08e02c5bbd9290ae43c59082e55">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MUNSTKERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MUNSTKERR_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9835f0d02c99de927147f9d8bb92987d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9835f0d02c99de927147f9d8bb92987d">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MUNSTKERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MUNSTKERR_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0a32698ac5e88c7d7624a3b003aab8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a32698ac5e88c7d7624a3b003aab8d">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_MUNSTKERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_MUNSTKERR_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d0d26733a681ddcd7e16f62e504cb9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0d26733a681ddcd7e16f62e504cb9b">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_NOCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_NOCP&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88fb8b7466bc441642377d726b45d1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fb8b7466bc441642377d726b45d1a7">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_NOCP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_NOCP_BITN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf468f9f2b5aa215d1186718112d29b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf468f9f2b5aa215d1186718112d29b6">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_NOCP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_NOCP_M&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad53d3edc86d954a977b6248363222609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53d3edc86d954a977b6248363222609">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_NOCP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_NOCP_S&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0025ebbb58726fab2057ff2e3e71be72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0025ebbb58726fab2057ff2e3e71be72">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_PRECISERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_PRECISERR&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7f945f5d03b83f2e369ce9ecf1c470c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7f945f5d03b83f2e369ce9ecf1c470c">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_PRECISERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_PRECISERR_BITN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8c1cecb74f9af1f1393d7f6b235a670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c1cecb74f9af1f1393d7f6b235a670">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_PRECISERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_PRECISERR_M&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ae813ca78273010ba82a0e0cb6d0449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae813ca78273010ba82a0e0cb6d0449">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_PRECISERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_PRECISERR_S&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4915c35603176405923ed7593410a5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4915c35603176405923ed7593410a5a8">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_STKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_STKERR&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0603bd5e7fd955e77c30e2f9117fd712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0603bd5e7fd955e77c30e2f9117fd712">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_STKERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_STKERR_BITN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a966697c072aa8dd0e3648df799903809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a966697c072aa8dd0e3648df799903809">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_STKERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_STKERR_M&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a288801f807bec6eee44f48b135c3c583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a288801f807bec6eee44f48b135c3c583">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_STKERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_STKERR_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67fbb249235c30876f48cccb348f3589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67fbb249235c30876f48cccb348f3589">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNALIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNALIGNED&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f33e18e0e616facdf00120336f8a8b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f33e18e0e616facdf00120336f8a8b0">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNALIGNED_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNALIGNED_BITN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19662c76121653c68f6a10dbdfdbee20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19662c76121653c68f6a10dbdfdbee20">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNALIGNED_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNALIGNED_M&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d62a511ee14a743af19a7a68205dfef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d62a511ee14a743af19a7a68205dfef">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNALIGNED_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNALIGNED_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a211730f187fd3af402e269754cd7e324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211730f187fd3af402e269754cd7e324">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNDEFINSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNDEFINSTR&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dc1961cb7543d8978198e6189b46418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc1961cb7543d8978198e6189b46418">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNDEFINSTR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNDEFINSTR_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab643eb9a58e60237e13e112d950fbce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab643eb9a58e60237e13e112d950fbce9">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNDEFINSTR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNDEFINSTR_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac067fccc525473f5bb2ac3639933752b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac067fccc525473f5bb2ac3639933752b">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNDEFINSTR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNDEFINSTR_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a989ee73fd0091c497308e8d35e6e0037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989ee73fd0091c497308e8d35e6e0037">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNSTKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNSTKERR&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40e79ea18675a19ba1a5c804605fe9dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40e79ea18675a19ba1a5c804605fe9dc">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNSTKERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNSTKERR_BITN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a844519f4a4adf4e673062ec7776b751c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a844519f4a4adf4e673062ec7776b751c">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNSTKERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNSTKERR_M&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af597411c7f6cea278376796e95b30243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af597411c7f6cea278376796e95b30243">&#9670;&nbsp;</a></span>CPU_SCS_CFSR_UNSTKERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CFSR_UNSTKERR_S&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a885a74cec3241679cf4c76dec8641191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a885a74cec3241679cf4c76dec8641191">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_CONSTANT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_CONSTANT_M&#160;&#160;&#160;0x000F0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec297c7acaf28f7512f446c94175ef04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec297c7acaf28f7512f446c94175ef04">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_CONSTANT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_CONSTANT_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e6cb87f8deef4d4d7e3f59254d441fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6cb87f8deef4d4d7e3f59254d441fe">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_CONSTANT_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_CONSTANT_W&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31d4f686ab2450161bfb63431714a72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d4f686ab2450161bfb63431714a72e">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_IMPLEMENTER_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_IMPLEMENTER_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6abea63abb1e89f96e6433d20368c243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6abea63abb1e89f96e6433d20368c243">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_IMPLEMENTER_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_IMPLEMENTER_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fd30a556b99c670f5a3706f3cdb6708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd30a556b99c670f5a3706f3cdb6708">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_IMPLEMENTER_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_IMPLEMENTER_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4dac8af71b90ec56a3294193ff73234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4dac8af71b90ec56a3294193ff73234">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_PARTNO_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_PARTNO_M&#160;&#160;&#160;0x0000FFF0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdbf23b49e1c915252d12aa1810b9653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdbf23b49e1c915252d12aa1810b9653">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_PARTNO_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_PARTNO_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a897a8a17463d9e2bc137ecd5ffe37fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897a8a17463d9e2bc137ecd5ffe37fb0">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_PARTNO_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_PARTNO_W&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc52ba3ccedc6cc21e5de165e3c64c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc52ba3ccedc6cc21e5de165e3c64c54">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_REVISION_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_REVISION_M&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f4b70d9bfb9080f697d8c1f6ae7bcb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4b70d9bfb9080f697d8c1f6ae7bcb8">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_REVISION_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_REVISION_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11b2d6860c45d89eb083ed19e64fca7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b2d6860c45d89eb083ed19e64fca7a">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_REVISION_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_REVISION_W&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2014ac5f05862b24bd7afc7f0d1903ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2014ac5f05862b24bd7afc7f0d1903ea">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_VARIANT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_VARIANT_M&#160;&#160;&#160;0x00F00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2abd8a997b3b2c8be6afdbf64a8abd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2abd8a997b3b2c8be6afdbf64a8abd0">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_VARIANT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_VARIANT_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6330be4d1d0d2602da5c53b6404cf11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6330be4d1d0d2602da5c53b6404cf11b">&#9670;&nbsp;</a></span>CPU_SCS_CPUID_VARIANT_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_CPUID_VARIANT_W&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a255aa130e62a93689f625595a83b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a255aa130e62a93689f625595a83b25">&#9670;&nbsp;</a></span>CPU_SCS_DCRDR_DCRDR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRDR_DCRDR_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ffb25c64b5003398c6a3f3e23f1e3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ffb25c64b5003398c6a3f3e23f1e3d0">&#9670;&nbsp;</a></span>CPU_SCS_DCRDR_DCRDR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRDR_DCRDR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9eb0e8dc8a9ee5beddf40e30558207bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb0e8dc8a9ee5beddf40e30558207bc">&#9670;&nbsp;</a></span>CPU_SCS_DCRDR_DCRDR_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRDR_DCRDR_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1879bc9290f237c2598fab314eb229d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1879bc9290f237c2598fab314eb229d2">&#9670;&nbsp;</a></span>CPU_SCS_DCRSR_REGSEL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRSR_REGSEL_M&#160;&#160;&#160;0x0000001F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84a5e680e010a8c465d26cee630402ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a5e680e010a8c465d26cee630402ff">&#9670;&nbsp;</a></span>CPU_SCS_DCRSR_REGSEL_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRSR_REGSEL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f0fc93f246b132a35141c1e021d8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f0fc93f246b132a35141c1e021d8ca">&#9670;&nbsp;</a></span>CPU_SCS_DCRSR_REGSEL_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRSR_REGSEL_W&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84de434b109c00b63e9957be396d1450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84de434b109c00b63e9957be396d1450">&#9670;&nbsp;</a></span>CPU_SCS_DCRSR_REGWNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRSR_REGWNR&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a957abeb796f70e3a6857aebbaf2bef51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957abeb796f70e3a6857aebbaf2bef51">&#9670;&nbsp;</a></span>CPU_SCS_DCRSR_REGWNR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRSR_REGWNR_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7272603ddd4111ac225d6d1b929bf754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7272603ddd4111ac225d6d1b929bf754">&#9670;&nbsp;</a></span>CPU_SCS_DCRSR_REGWNR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRSR_REGWNR_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab74a217d9ed12de7bd2f30a1e1e21fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74a217d9ed12de7bd2f30a1e1e21fd1">&#9670;&nbsp;</a></span>CPU_SCS_DCRSR_REGWNR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DCRSR_REGWNR_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8864e1d98f0fc0d27f8d649ae24d64e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8864e1d98f0fc0d27f8d649ae24d64e2">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_EN&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57ae7350671138591e2542d3118c69eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ae7350671138591e2542d3118c69eb">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_EN_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_EN_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5784dfb28b73158dba5e1eff7caec33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5784dfb28b73158dba5e1eff7caec33f">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_EN_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_EN_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4518c1793e31d539aaeef8b1814394e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4518c1793e31d539aaeef8b1814394e2">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_EN_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_EN_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f0be5877fc6d965db287cb465c10aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0be5877fc6d965db287cb465c10aa4">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_PEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_PEND&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afee2071fdace5e21e40ce436f24ff6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee2071fdace5e21e40ce436f24ff6d1">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_PEND_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_PEND_BITN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eadb1befe065e63434e1742c8d192b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eadb1befe065e63434e1742c8d192b4">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_PEND_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_PEND_M&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fd1b62df8020e656e299fc207af573b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd1b62df8020e656e299fc207af573b">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_PEND_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_PEND_S&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1ee4d57bd556c8f7764542813805948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ee4d57bd556c8f7764542813805948">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_REQ&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16d275fc9d253ca22564d0bc70bdacd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d275fc9d253ca22564d0bc70bdacd1">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_REQ_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_REQ_BITN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ed8916cb7b82d4431fa6e9a6e2c6b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed8916cb7b82d4431fa6e9a6e2c6b53">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_REQ_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_REQ_M&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcf4915a0c4a90cbc662022950f5bafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf4915a0c4a90cbc662022950f5bafa">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_REQ_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_REQ_S&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a675e138e2a698d31816654aa192a3f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a675e138e2a698d31816654aa192a3f72">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_STEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_STEP&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad054953e01fb37631570440db3b479f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad054953e01fb37631570440db3b479f7">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_STEP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_STEP_BITN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66c086f2a42ede3ae78cf05720763c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c086f2a42ede3ae78cf05720763c8b">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_STEP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_STEP_M&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aade163a0a20061a6267cddfcc91440ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade163a0a20061a6267cddfcc91440ca">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_MON_STEP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_MON_STEP_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae23927700b9dc22bb072ab66414fa16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23927700b9dc22bb072ab66414fa16d">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_TRCENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_TRCENA&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7768396d6d9c62802184aedea800659d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7768396d6d9c62802184aedea800659d">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_TRCENA_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_TRCENA_BITN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1df5cbfe9338a28e76ff9eb6f173856d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df5cbfe9338a28e76ff9eb6f173856d">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_TRCENA_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_TRCENA_M&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95445d8ca11db71b825d91dbc7391f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95445d8ca11db71b825d91dbc7391f1a">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_TRCENA_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_TRCENA_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61f90c26c608a0e2986e82555fec9646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f90c26c608a0e2986e82555fec9646">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_BUSERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_BUSERR&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2086d4238de2778200303c499007d6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2086d4238de2778200303c499007d6b2">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_BUSERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_BUSERR_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01f36fd68f3f37f638694a99b16220b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f36fd68f3f37f638694a99b16220b4">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_BUSERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_BUSERR_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2ff5d80e44d1cdc5bcffeda657c6128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ff5d80e44d1cdc5bcffeda657c6128">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_BUSERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_BUSERR_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a143c6b567f73f5bc4439956d76636c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a143c6b567f73f5bc4439956d76636c2f">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_CHKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_CHKERR&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a230025a4366c13c43ac0017a3a98fb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230025a4366c13c43ac0017a3a98fb0d">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_CHKERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_CHKERR_BITN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4766d7759c57058052f4e5f6909dac79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4766d7759c57058052f4e5f6909dac79">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_CHKERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_CHKERR_M&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a014a360d051b409ada54052f09429de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014a360d051b409ada54052f09429de6">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_CHKERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_CHKERR_S&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93f62b078dd4ff1ea68bee87021776be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f62b078dd4ff1ea68bee87021776be">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_CORERESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_CORERESET&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61da3eb5d7374c41b0b72e6ecf85cb85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61da3eb5d7374c41b0b72e6ecf85cb85">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_CORERESET_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_CORERESET_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68afd2dfe52273f1d981d4524c2a960e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68afd2dfe52273f1d981d4524c2a960e">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_CORERESET_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_CORERESET_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2889cefb23d7f5c25baf90fa1db4f08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2889cefb23d7f5c25baf90fa1db4f08c">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_CORERESET_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_CORERESET_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6effee2d9bb893d20680bde3537fc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6effee2d9bb893d20680bde3537fc36">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_HARDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_HARDERR&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d405fab96a562a34a13c262eff855b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d405fab96a562a34a13c262eff855b3">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_HARDERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_HARDERR_BITN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdd15d463827746361f5356656342e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd15d463827746361f5356656342e64">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_HARDERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_HARDERR_M&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecf1b893e463ca69d5e79d2a6b7ddaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf1b893e463ca69d5e79d2a6b7ddaff">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_HARDERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_HARDERR_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c02b01d5894b9cc58da909c50b67fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c02b01d5894b9cc58da909c50b67fcb">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_INTERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_INTERR&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeaf43f4e8aeb200758db74b4bd887fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeaf43f4e8aeb200758db74b4bd887fd">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_INTERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_INTERR_BITN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c8e6264dd2cc80ed82128441b86aa84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8e6264dd2cc80ed82128441b86aa84">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_INTERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_INTERR_M&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5736c0b1feda08c19f10b5be59b802f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5736c0b1feda08c19f10b5be59b802f9">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_INTERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_INTERR_S&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b6b7f7d962b48194a6112fb3ed852dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6b7f7d962b48194a6112fb3ed852dd">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_MMERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_MMERR&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab3be3de99f694a0256a79263055b13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3be3de99f694a0256a79263055b13e">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_MMERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_MMERR_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab19619fcbd8116161295e02c0bb8e87f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19619fcbd8116161295e02c0bb8e87f">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_MMERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_MMERR_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f47a98700d9e5fc47e004af53d18ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f47a98700d9e5fc47e004af53d18ba3">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_MMERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_MMERR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06891ab09f1c7030a6a16c734a805d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06891ab09f1c7030a6a16c734a805d02">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_NOCPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_NOCPERR&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51d6d8c0b1ccd978a0cd592da233e153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d6d8c0b1ccd978a0cd592da233e153">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_NOCPERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_NOCPERR_BITN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cc9cfe5b39eb465103c115d58d05a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc9cfe5b39eb465103c115d58d05a9b">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_NOCPERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_NOCPERR_M&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c41d5a4aac154039338b191ae7492b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c41d5a4aac154039338b191ae7492b4">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_NOCPERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_NOCPERR_S&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5049db6f3e35d024a3a4b997e10312b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5049db6f3e35d024a3a4b997e10312b5">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_STATERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_STATERR&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65d5fd3691041da28ba8aa560ed7a893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d5fd3691041da28ba8aa560ed7a893">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_STATERR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_STATERR_BITN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77f2d803b71a956d4b7180959ebf7751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f2d803b71a956d4b7180959ebf7751">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_STATERR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_STATERR_M&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f719bf253ecda92a72426bce2a05ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f719bf253ecda92a72426bce2a05ef">&#9670;&nbsp;</a></span>CPU_SCS_DEMCR_VC_STATERR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DEMCR_VC_STATERR_S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2caab1c3752508905475243abf9eb21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2caab1c3752508905475243abf9eb21e">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_BKPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_BKPT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa3bda4bb4b1dcfc11af1dcd62acdcce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa3bda4bb4b1dcfc11af1dcd62acdcce">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_BKPT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_BKPT_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae49d77e08d6ccd66c1fcb304f80b8b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae49d77e08d6ccd66c1fcb304f80b8b65">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_BKPT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_BKPT_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4356ac23075ea7c1c2903a0b09bb8a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4356ac23075ea7c1c2903a0b09bb8a66">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_BKPT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_BKPT_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbc30aba8bb88bf6122326bdc42a7956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc30aba8bb88bf6122326bdc42a7956">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_DWTTRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_DWTTRAP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b7dcd819f5de590419e259a2b6eee2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7dcd819f5de590419e259a2b6eee2e">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_DWTTRAP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_DWTTRAP_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8ea0b28d1c6f68431f2eda124d5a34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ea0b28d1c6f68431f2eda124d5a34e">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_DWTTRAP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_DWTTRAP_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f2f7c2f815e04309b686e83e70b1fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f2f7c2f815e04309b686e83e70b1fc9">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_DWTTRAP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_DWTTRAP_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0cf074c3f6808c96751cf1299ee7b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0cf074c3f6808c96751cf1299ee7b28">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_EXTERNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_EXTERNAL&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef4c4167dcaa51eb84462e58d5d472c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef4c4167dcaa51eb84462e58d5d472c8">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_EXTERNAL_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_EXTERNAL_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4147784b2fd2a29e88302969193825f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4147784b2fd2a29e88302969193825f2">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_EXTERNAL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_EXTERNAL_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a911a49575202e0d1a8506c8da8f90955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a911a49575202e0d1a8506c8da8f90955">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_EXTERNAL_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_EXTERNAL_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9a41455181b3a46f391a3b3aee2ad55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a41455181b3a46f391a3b3aee2ad55">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_HALTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_HALTED&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a356a4d0e1de97a4240ade74ce2bdb840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a356a4d0e1de97a4240ade74ce2bdb840">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_HALTED_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_HALTED_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a9156967943c2a2cdc54ea71877bd10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9156967943c2a2cdc54ea71877bd10">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_HALTED_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_HALTED_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23cb3570cd4287f2d266b24c965e5305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23cb3570cd4287f2d266b24c965e5305">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_HALTED_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_HALTED_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2542c00493ed516000183a5464254827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2542c00493ed516000183a5464254827">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_VCATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_VCATCH&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16c88e26f3220f0e04eaf14c3c73ac80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c88e26f3220f0e04eaf14c3c73ac80">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_VCATCH_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_VCATCH_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace631488c2e74cf5958d38ef7a452670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace631488c2e74cf5958d38ef7a452670">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_VCATCH_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_VCATCH_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accdc0436abdff49ec47ea7ace17411f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accdc0436abdff49ec47ea7ace17411f6">&#9670;&nbsp;</a></span>CPU_SCS_DFSR_VCATCH_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DFSR_VCATCH_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf1b331bebde090d3d281184cead2850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1b331bebde090d3d281184cead2850">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_DEBUGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_DEBUGEN&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c9f8ee554ce3b47d8302766c4f9a7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9f8ee554ce3b47d8302766c4f9a7d3">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_DEBUGEN_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_DEBUGEN_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a315e0a29ee8ae31facf37801880b973c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a315e0a29ee8ae31facf37801880b973c">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_DEBUGEN_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_DEBUGEN_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed849839802a5decf5c8da237a339738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed849839802a5decf5c8da237a339738">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_DEBUGEN_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_DEBUGEN_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad477814634d13330320423e63a7a6382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad477814634d13330320423e63a7a6382">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_HALT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8420d395e1c237be8e5cca59f8b6e048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8420d395e1c237be8e5cca59f8b6e048">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_HALT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_HALT_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b0d665034f1230569be3cf797d9fb19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b0d665034f1230569be3cf797d9fb19">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_HALT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_HALT_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb27b8dec6fd4332c6f6ff5a4745f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb27b8dec6fd4332c6f6ff5a4745f46">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_HALT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_HALT_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2f5bfd610036ac447b4389a2b31a152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f5bfd610036ac447b4389a2b31a152">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_MASKINTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_MASKINTS&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cbde80707df2a4b7c4ada714d12f5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cbde80707df2a4b7c4ada714d12f5b3">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_MASKINTS_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_MASKINTS_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1bd1ab12800a83331d7db72f601cddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1bd1ab12800a83331d7db72f601cddc">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_MASKINTS_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_MASKINTS_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae437e99e99ae652429832a2c47b63045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae437e99e99ae652429832a2c47b63045">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_MASKINTS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_MASKINTS_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9366e932e1e3078d5c1be8d2096f1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9366e932e1e3078d5c1be8d2096f1cf">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_SNAPSTALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_SNAPSTALL&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17cf5f13f2a3a539447b25afa11151c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17cf5f13f2a3a539447b25afa11151c4">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_SNAPSTALL_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_SNAPSTALL_BITN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab32d23c6bbbea5bb9203c96a88553e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32d23c6bbbea5bb9203c96a88553e4a">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_SNAPSTALL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_SNAPSTALL_M&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5d654ddf22ad3068b04b9223ec2aaa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d654ddf22ad3068b04b9223ec2aaa6">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_SNAPSTALL_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_SNAPSTALL_S&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98faf41541cac78e630e98ffa6592032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98faf41541cac78e630e98ffa6592032">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_STEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_STEP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98e201550c9ed5745960c6ac3c05ba24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e201550c9ed5745960c6ac3c05ba24">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_STEP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_STEP_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6675ed6029c04812fcf443d1131de5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6675ed6029c04812fcf443d1131de5d8">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_STEP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_STEP_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76a62785e689a68bd97878d1afbb0df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a62785e689a68bd97878d1afbb0df2">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_C_STEP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_C_STEP_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd9ce9a94c4e669190102d05a724fb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd9ce9a94c4e669190102d05a724fb0f">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_HALT&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a830763194c31f1a71a29fadea4f44393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a830763194c31f1a71a29fadea4f44393">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_HALT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_HALT_BITN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb675b9d8eea2f37c664601ce53ab011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb675b9d8eea2f37c664601ce53ab011">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_HALT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_HALT_M&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a909ae81da2d58b5dc5a823ab3a0b3a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909ae81da2d58b5dc5a823ab3a0b3a68">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_HALT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_HALT_S&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a567aed582ed99403d2fb60f8dced2d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a567aed582ed99403d2fb60f8dced2d7c">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_LOCKUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_LOCKUP&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a958df67212614fb677013e49cf8b1c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958df67212614fb677013e49cf8b1c70">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_LOCKUP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_LOCKUP_BITN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f0214d47f49578c32db9e68f71a8dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0214d47f49578c32db9e68f71a8dd8">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_LOCKUP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_LOCKUP_M&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a8398477d274b5bcb5e04c11389b2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8398477d274b5bcb5e04c11389b2c5">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_LOCKUP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_LOCKUP_S&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1182f0599081bb921c60b7ea7654ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1182f0599081bb921c60b7ea7654ccc">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_REGRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_REGRDY&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbbfdbddcbbc9fddb2f33a69c3d7e39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbbfdbddcbbc9fddb2f33a69c3d7e39c">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_REGRDY_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_REGRDY_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2720fc15c5685ac1d197908638d4599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2720fc15c5685ac1d197908638d4599">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_REGRDY_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_REGRDY_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d3ba28ecc6dc6d2615315bb66abb1f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d3ba28ecc6dc6d2615315bb66abb1f4">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_REGRDY_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_REGRDY_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af39e5b5d67d312f3b714786d0377f804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af39e5b5d67d312f3b714786d0377f804">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_RESET_ST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_RESET_ST&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed93771a25e8882731b3d523a68fa64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed93771a25e8882731b3d523a68fa64c">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_RESET_ST_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_RESET_ST_BITN&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a4b2419f9f3dadd3da61c0fe0def4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4b2419f9f3dadd3da61c0fe0def4c3">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_RESET_ST_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_RESET_ST_M&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7ed9f4fe901e393e6e74e3c47ebe8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7ed9f4fe901e393e6e74e3c47ebe8f8">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_RESET_ST_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_RESET_ST_S&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25c8ccf106d4b99e6f789174c6fbbc90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c8ccf106d4b99e6f789174c6fbbc90">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_RETIRE_ST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_RETIRE_ST&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2b8fc530d1be3d17db6392238f03cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b8fc530d1be3d17db6392238f03cc7">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_RETIRE_ST_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_RETIRE_ST_BITN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbd1de8201237a767dd920930149162d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbd1de8201237a767dd920930149162d">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_RETIRE_ST_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_RETIRE_ST_M&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af72a3b8a7d2a0fe963c0cc833c2023a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af72a3b8a7d2a0fe963c0cc833c2023a7">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_RETIRE_ST_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_RETIRE_ST_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab734ff1ea2eb095364c698e2d0e4aa12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab734ff1ea2eb095364c698e2d0e4aa12">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_SLEEP&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab65efca2a126334b572d123ca3eab4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65efca2a126334b572d123ca3eab4d9">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_SLEEP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_SLEEP_BITN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa86a1da1a237d5729161468a738075bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86a1da1a237d5729161468a738075bb">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_SLEEP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_SLEEP_M&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00f01b0345e8c6d2f1da6f819c0c2831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f01b0345e8c6d2f1da6f819c0c2831">&#9670;&nbsp;</a></span>CPU_SCS_DHCSR_S_SLEEP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_DHCSR_S_SLEEP_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a066fc76fdd2d7ddf55ca787b36a95e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066fc76fdd2d7ddf55ca787b36a95e15">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_DEBUGEVT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_DEBUGEVT&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7b829c1712e3a8b49889fc42a9b3209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b829c1712e3a8b49889fc42a9b3209">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_DEBUGEVT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_DEBUGEVT_BITN&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64bb7cab547b1080a4a38fcf3954b3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64bb7cab547b1080a4a38fcf3954b3d7">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_DEBUGEVT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_DEBUGEVT_M&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08cf0e8b77d6b96020d5e12b7e0672fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cf0e8b77d6b96020d5e12b7e0672fe">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_DEBUGEVT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_DEBUGEVT_S&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf5a06b786dc707f6f6b5733d98c30e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5a06b786dc707f6f6b5733d98c30e1">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_FORCED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_FORCED&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d1a020cc63ed7b3e4fa3153bf22e8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1a020cc63ed7b3e4fa3153bf22e8db">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_FORCED_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_FORCED_BITN&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af152b6caffc0a46bef6ef9f61a3f341a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af152b6caffc0a46bef6ef9f61a3f341a">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_FORCED_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_FORCED_M&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2780d9c0a270cefd52dc5e7fd086f49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2780d9c0a270cefd52dc5e7fd086f49b">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_FORCED_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_FORCED_S&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac185405fc3d32b09769bbcf18e79cc34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac185405fc3d32b09769bbcf18e79cc34">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_VECTTBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_VECTTBL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b9745e9d26c138b0bb77e8c38b8db48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9745e9d26c138b0bb77e8c38b8db48">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_VECTTBL_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_VECTTBL_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b8796e7848ebdf45156bc37fde5cb6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8796e7848ebdf45156bc37fde5cb6e">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_VECTTBL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_VECTTBL_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affcd9a27f5f8f96ab210a631320163b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affcd9a27f5f8f96ab210a631320163b2">&#9670;&nbsp;</a></span>CPU_SCS_HFSR_VECTTBL_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_HFSR_VECTTBL_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b9231a441aa3cc213e8403d8ab5930d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9231a441aa3cc213e8403d8ab5930d">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_ISRPENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_ISRPENDING&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3646d22e8ed1afc82ae4a2e23cbe74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3646d22e8ed1afc82ae4a2e23cbe74f">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_ISRPENDING_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_ISRPENDING_BITN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae430428d1cd8acc57cbce4b8406aba6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae430428d1cd8acc57cbce4b8406aba6f">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_ISRPENDING_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_ISRPENDING_M&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a606054f96bbb0aadd1dc5d37d3ae5cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606054f96bbb0aadd1dc5d37d3ae5cc6">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_ISRPENDING_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_ISRPENDING_S&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af85d35c46f85ab16a73167cfd222d82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85d35c46f85ab16a73167cfd222d82e">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_ISRPREEMPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_ISRPREEMPT&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a580d4a39d5bffb1bcbd11360251b3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580d4a39d5bffb1bcbd11360251b3de4">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_ISRPREEMPT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_ISRPREEMPT_BITN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbdb0fb0edd57e223db46bed215736ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdb0fb0edd57e223db46bed215736ad">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_ISRPREEMPT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_ISRPREEMPT_M&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac575622d9b72cb77a5301c9ae27f8ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac575622d9b72cb77a5301c9ae27f8ba1">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_ISRPREEMPT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_ISRPREEMPT_S&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9bc8099d30b409ccf606ac75e1c8486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9bc8099d30b409ccf606ac75e1c8486">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_NMIPENDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_NMIPENDSET&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6db9d9c70bdf735e70c429b9df0022f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6db9d9c70bdf735e70c429b9df0022f2">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_NMIPENDSET_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_NMIPENDSET_BITN&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7e4c27c6e93cf109dde12f761d43a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e4c27c6e93cf109dde12f761d43a90">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_NMIPENDSET_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_NMIPENDSET_M&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4b32d27f3b743aee84b2129fb4263ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b32d27f3b743aee84b2129fb4263ae">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_NMIPENDSET_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_NMIPENDSET_S&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99403937516b4bc848c86a39bbd09385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99403937516b4bc848c86a39bbd09385">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSTCLR&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9d6ed200f1ec3ea2fabe8fff35b6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d6ed200f1ec3ea2fabe8fff35b6256">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSTCLR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSTCLR_BITN&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bc6cc572eb199264a997898a51c28c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bc6cc572eb199264a997898a51c28c7">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSTCLR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSTCLR_M&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31dd2b47fe39fd10ca1e4ed2dd8306fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31dd2b47fe39fd10ca1e4ed2dd8306fb">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSTCLR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSTCLR_S&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48c4cbe0a09766146a22ca5d16d1b397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c4cbe0a09766146a22ca5d16d1b397">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSTSET&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf913b9eb4f6f1091bfbc4f847d64ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf913b9eb4f6f1091bfbc4f847d64ef0">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSTSET_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSTSET_BITN&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f95966dc082a6618b0bc9efd2a37858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f95966dc082a6618b0bc9efd2a37858">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSTSET_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSTSET_M&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa96f8bfa46bf26b4d8f5793c6afd06c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96f8bfa46bf26b4d8f5793c6afd06c7">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSTSET_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSTSET_S&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab47eb886ff02de0cd7644935233913fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47eb886ff02de0cd7644935233913fb">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSVCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSVCLR&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfb6e34b79172baa46c90188436ea5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb6e34b79172baa46c90188436ea5fa">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSVCLR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSVCLR_BITN&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca524c3d0c561acca0a1f65fe7a2076b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca524c3d0c561acca0a1f65fe7a2076b">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSVCLR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSVCLR_M&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb2508314e4b8edfd597a1d7d85182ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2508314e4b8edfd597a1d7d85182ba">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSVCLR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSVCLR_S&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1309f0abb392d34f33c6a476c9cdcd9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1309f0abb392d34f33c6a476c9cdcd9c">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSVSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSVSET&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a078c7b6a5b189bfc81a5bc15125bb5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a078c7b6a5b189bfc81a5bc15125bb5e6">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSVSET_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSVSET_BITN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe037825e0bcdf699f725a141ce4b3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe037825e0bcdf699f725a141ce4b3c1">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSVSET_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSVSET_M&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab903ea67d7a2ec389e52f26406414b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab903ea67d7a2ec389e52f26406414b80">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_PENDSVSET_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_PENDSVSET_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1498810b2110ca5f9c4e5f866be0793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1498810b2110ca5f9c4e5f866be0793">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_RETTOBASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_RETTOBASE&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69a872eb501a332350389282df734059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a872eb501a332350389282df734059">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_RETTOBASE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_RETTOBASE_BITN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0248e999f960301b633410cbcb818095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0248e999f960301b633410cbcb818095">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_RETTOBASE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_RETTOBASE_M&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc0a8602537ebde091fbc9a1f89dff30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0a8602537ebde091fbc9a1f89dff30">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_RETTOBASE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_RETTOBASE_S&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a154fb09b4898eb6dd232e955fa50e851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154fb09b4898eb6dd232e955fa50e851">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_VECTACTIVE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_VECTACTIVE_M&#160;&#160;&#160;0x000001FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcb5dbcd4d1596c1c34e1f864cac5938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb5dbcd4d1596c1c34e1f864cac5938">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_VECTACTIVE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_VECTACTIVE_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52e00fe74c31cdf7ee24723b5bdb16a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e00fe74c31cdf7ee24723b5bdb16a4">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_VECTACTIVE_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_VECTACTIVE_W&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a506c4dd27a0ed58d26bb7fa42f6771e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506c4dd27a0ed58d26bb7fa42f6771e6">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_VECTPENDING_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_VECTPENDING_M&#160;&#160;&#160;0x0003F000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab86271da8d7e8528818a114be35d1de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86271da8d7e8528818a114be35d1de2">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_VECTPENDING_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_VECTPENDING_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc24506ed94574682d2073f08393346f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc24506ed94574682d2073f08393346f">&#9670;&nbsp;</a></span>CPU_SCS_ICSR_VECTPENDING_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICSR_VECTPENDING_W&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaca95316e120f13ba247f1cc4300f94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca95316e120f13ba247f1cc4300f94d">&#9670;&nbsp;</a></span>CPU_SCS_ICTR_INTLINESNUM_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICTR_INTLINESNUM_M&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51223d97c3673da18b0b56ea0c1d29be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51223d97c3673da18b0b56ea0c1d29be">&#9670;&nbsp;</a></span>CPU_SCS_ICTR_INTLINESNUM_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICTR_INTLINESNUM_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fea73f8f24e252e319ff58f02c6d057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fea73f8f24e252e319ff58f02c6d057">&#9670;&nbsp;</a></span>CPU_SCS_ICTR_INTLINESNUM_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ICTR_INTLINESNUM_W&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23ece8486b79836c053be89172a67a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23ece8486b79836c053be89172a67a36">&#9670;&nbsp;</a></span>CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_M&#160;&#160;&#160;0x00F00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab74aa521588f038279677078696dbb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74aa521588f038279677078696dbb17">&#9670;&nbsp;</a></span>CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb3c4ee8cec33a6f8e1b1f4c90c893fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb3c4ee8cec33a6f8e1b1f4c90c893fc">&#9670;&nbsp;</a></span>CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_DFR0_MICROCONTROLLER_DEBUG_MODEL_W&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac23b8b06730abf9eb5bd5fc92671ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac23b8b06730abf9eb5bd5fc92671ac0">&#9670;&nbsp;</a></span>CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d4b7c56215b6456f664452149ccb29b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4b7c56215b6456f664452149ccb29b">&#9670;&nbsp;</a></span>CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_BITN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19230bdafcb788481b3d2e7beaf69e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19230bdafcb788481b3d2e7beaf69e4f">&#9670;&nbsp;</a></span>CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_M&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee4c10ccf3585183412cf8393c932be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4c10ccf3585183412cf8393c932be1">&#9670;&nbsp;</a></span>CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_MMFR2_WAIT_FOR_INTERRUPT_STALLING_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8d4eeb71a7092bb2ad63cd77d0498a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d4eeb71a7092bb2ad63cd77d0498a8">&#9670;&nbsp;</a></span>CPU_SCS_ID_PFR0_STATE0_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_PFR0_STATE0_M&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0660436ce1b9f49d08af77b2527ef90d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0660436ce1b9f49d08af77b2527ef90d">&#9670;&nbsp;</a></span>CPU_SCS_ID_PFR0_STATE0_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_PFR0_STATE0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcfc9db2f8ce90bc5cdbe150e51a72d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfc9db2f8ce90bc5cdbe150e51a72d4">&#9670;&nbsp;</a></span>CPU_SCS_ID_PFR0_STATE0_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_PFR0_STATE0_W&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a444724a60862dd878c60227fc0d9c03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444724a60862dd878c60227fc0d9c03a">&#9670;&nbsp;</a></span>CPU_SCS_ID_PFR0_STATE1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_PFR0_STATE1_M&#160;&#160;&#160;0x000000F0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42eb594a3ca687f3d98606000ec1f497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42eb594a3ca687f3d98606000ec1f497">&#9670;&nbsp;</a></span>CPU_SCS_ID_PFR0_STATE1_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_PFR0_STATE1_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b2a1bd60848a951db00c889ae7d684e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2a1bd60848a951db00c889ae7d684e">&#9670;&nbsp;</a></span>CPU_SCS_ID_PFR0_STATE1_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_PFR0_STATE1_W&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a782f5194c432c8dd4aebe1d455fc9336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a782f5194c432c8dd4aebe1d455fc9336">&#9670;&nbsp;</a></span>CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_M&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a947c8054826e20664f6c0348ad124845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947c8054826e20664f6c0348ad124845">&#9670;&nbsp;</a></span>CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacd6c1beb9a9675d232e660a741377c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd6c1beb9a9675d232e660a741377c5">&#9670;&nbsp;</a></span>CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_ID_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_W&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a585283afb67b6665917c326883613bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585283afb67b6665917c326883613bc8">&#9670;&nbsp;</a></span>CPU_SCS_MMFAR_ADDRESS_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_MMFAR_ADDRESS_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8d0d4f342a2bce7136bb0ca816e477f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d0d4f342a2bce7136bb0ca816e477f">&#9670;&nbsp;</a></span>CPU_SCS_MMFAR_ADDRESS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_MMFAR_ADDRESS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf5016dec5c55518a08c4f22e1151401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5016dec5c55518a08c4f22e1151401">&#9670;&nbsp;</a></span>CPU_SCS_MMFAR_ADDRESS_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_MMFAR_ADDRESS_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74cc47ad07e4fcf4ce118c8fcb5f636a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74cc47ad07e4fcf4ce118c8fcb5f636a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38d3a5dc9470f71cbe5d4c98166c90a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d3a5dc9470f71cbe5d4c98166c90a8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE0_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE0_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a261aeba2db2342ac8df0deb4f91dfd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a261aeba2db2342ac8df0deb4f91dfd20">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE0_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE0_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab97d8dcda61dce410055d2f6d291ccb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97d8dcda61dce410055d2f6d291ccb7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE0_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9a2997381ae6510e0775db180975bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a2997381ae6510e0775db180975bc4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81a44d0e805c9dbf683ffc2e83b8e28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a44d0e805c9dbf683ffc2e83b8e28f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE10&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6946233d857711574351032c9ad56a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6946233d857711574351032c9ad56a2b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE10_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE10_BITN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a660e8848e2359c4b5915349ed512c817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660e8848e2359c4b5915349ed512c817">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE10_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE10_M&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0de2f0c914cb564a3d065dffd469ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0de2f0c914cb564a3d065dffd469ddd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE10_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE10_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1afa170f3ddcfb5868be8bd06e24f0c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1afa170f3ddcfb5868be8bd06e24f0c0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE11&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f20b420d1ffb60d14738e6652a01eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f20b420d1ffb60d14738e6652a01eea">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE11_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE11_BITN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab454ea383713b14dd2978dbec2dd0956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab454ea383713b14dd2978dbec2dd0956">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE11_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE11_M&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a668887e56b79542326cb8c40d7e18d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668887e56b79542326cb8c40d7e18d64">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE11_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE11_S&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99ff053e673a8347dadf1870afa8bb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ff053e673a8347dadf1870afa8bb39">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE12&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0818340756a153c2e3e6c63ab249ec6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0818340756a153c2e3e6c63ab249ec6e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE12_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE12_BITN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1a521a99a6f2fd27e91c51de09f402b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a521a99a6f2fd27e91c51de09f402b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE12_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE12_M&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a251b14642219ec837666790d3d4d17a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251b14642219ec837666790d3d4d17a8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE12_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE12_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ec3f7370a4a30ebc2216b81b4ee5e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec3f7370a4a30ebc2216b81b4ee5e53">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE13&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b83aaf36cd58bfc9af4cfe0d48904a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b83aaf36cd58bfc9af4cfe0d48904a1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE13_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE13_BITN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab01963a30ea9ed31dbfb1b92db6db39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab01963a30ea9ed31dbfb1b92db6db39a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE13_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE13_M&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba22cd1ac4c6e7ac06beca0860e96924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba22cd1ac4c6e7ac06beca0860e96924">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE13_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE13_S&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01aec9c41c012acdc40d31349512af46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01aec9c41c012acdc40d31349512af46">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE14&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3ad1544e9bbee18ddde3acf2d86bb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ad1544e9bbee18ddde3acf2d86bb91">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE14_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE14_BITN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab059bc15aa5f2c643c02b46990b0baf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab059bc15aa5f2c643c02b46990b0baf9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE14_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE14_M&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9d01a7fb7df7b0c55e9e43aa0b8ad60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d01a7fb7df7b0c55e9e43aa0b8ad60">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE14_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE14_S&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7902cb37f9a78e46bff6379a67ea74b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7902cb37f9a78e46bff6379a67ea74b6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE15&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b19084b0f933e849d6813e74be3957b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b19084b0f933e849d6813e74be3957b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE15_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE15_BITN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab383c5394f76483d5d7be303cf7380f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab383c5394f76483d5d7be303cf7380f6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE15_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE15_M&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19e8135424e02c9277bb4ab7acae4cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e8135424e02c9277bb4ab7acae4cca">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE15_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE15_S&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abda11d2f616acb5727d8321b5faa0917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda11d2f616acb5727d8321b5faa0917">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE16&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c62d5d80a0539a2de1a0ef40e6d78fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c62d5d80a0539a2de1a0ef40e6d78fe">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE16_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE16_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec69904ddcabcd454a4ce99f95ce0e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec69904ddcabcd454a4ce99f95ce0e38">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE16_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE16_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88c2485f0b5c87d6acef0acbcc9b5b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c2485f0b5c87d6acef0acbcc9b5b33">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE16_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE16_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c880f54f1ab8ba671fd20b198788db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c880f54f1ab8ba671fd20b198788db5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE17&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa05463f3d6f05031293d9734174bc4b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa05463f3d6f05031293d9734174bc4b7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE17_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE17_BITN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b6d757de5a56318df2cdb258fe4276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b6d757de5a56318df2cdb258fe4276">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE17_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE17_M&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba6392ebcf27c09a68ec8f2b5393ce4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6392ebcf27c09a68ec8f2b5393ce4f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE17_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE17_S&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5b1e149a7556e8520a4eeddb5452abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b1e149a7556e8520a4eeddb5452abc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE18&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1a998f453522a870c13d64baa7d57ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a998f453522a870c13d64baa7d57ab">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE18_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE18_BITN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34994adf6b4f8cb0d6b32a915b9ea731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34994adf6b4f8cb0d6b32a915b9ea731">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE18_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE18_M&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71c23ce607bce2b3e7b5afe2484684bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71c23ce607bce2b3e7b5afe2484684bd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE18_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE18_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f7760eeb1e51c4c3b3045ca8e12cf23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7760eeb1e51c4c3b3045ca8e12cf23">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE19&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfe498773fb35bb4eac5d5e1d0255654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe498773fb35bb4eac5d5e1d0255654">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE19_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE19_BITN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8800be06a9058f2088d03bf3c42371b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8800be06a9058f2088d03bf3c42371b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE19_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE19_M&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a850dd4b4ea7784ac046306be4b815a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850dd4b4ea7784ac046306be4b815a1f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE19_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE19_S&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4be14c46d0bb15543cf2cbd862e643aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be14c46d0bb15543cf2cbd862e643aa">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE1_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE1_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a642b5fe2da6b30e807b0d1f6bbea98cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642b5fe2da6b30e807b0d1f6bbea98cc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE1_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b4ddf9076c96bea80fd359651727014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4ddf9076c96bea80fd359651727014">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE1_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE1_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad6f2bd6a3494825aeecea0746ad7f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6f2bd6a3494825aeecea0746ad7f3f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad9ba592b50fb187024e04b7b6efc7ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9ba592b50fb187024e04b7b6efc7ff">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE20&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a239ac0699552e99406efbae6c1f79bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239ac0699552e99406efbae6c1f79bac">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE20_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE20_BITN&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a990fdff32a0c1a14912e093d8d2523de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990fdff32a0c1a14912e093d8d2523de">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE20_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE20_M&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cfb4825f64315854b0525b7ee9b3f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cfb4825f64315854b0525b7ee9b3f14">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE20_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE20_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac20e8e6ac5e894b189c0663030730372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20e8e6ac5e894b189c0663030730372">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE21&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc5d3f11e18670d6058c192a6112f920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc5d3f11e18670d6058c192a6112f920">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE21_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE21_BITN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ca14515111a05905ade17a7d5726a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca14515111a05905ade17a7d5726a00">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE21_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE21_M&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad386b93699f7b195c8b6b215883e149f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad386b93699f7b195c8b6b215883e149f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE21_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE21_S&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af891d1595f0717f2ccaff5a00fc2150e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af891d1595f0717f2ccaff5a00fc2150e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE22&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a434210516c3f113f1c02539f81c0a224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434210516c3f113f1c02539f81c0a224">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE22_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE22_BITN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a8606c1bde85e431ca30e4d9e6a74d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8606c1bde85e431ca30e4d9e6a74d4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE22_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE22_M&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad75738dc3a30e1f0429c04cafcc38eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75738dc3a30e1f0429c04cafcc38eab">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE22_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE22_S&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a141023feade5f9e594540bd3917b12df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a141023feade5f9e594540bd3917b12df">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE23&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92bdc4785abc39c6234b94edb32b3ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92bdc4785abc39c6234b94edb32b3ed8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE23_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE23_BITN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75a8c859540bdb04251c8bf03c59c97f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a8c859540bdb04251c8bf03c59c97f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE23_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE23_M&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99565643a15a61d735997677e2527e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99565643a15a61d735997677e2527e97">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE23_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE23_S&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ba96fa7cff912e0f9919c652e33bfd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba96fa7cff912e0f9919c652e33bfd5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE24&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a877125dc3528c09707013de98d1d748b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877125dc3528c09707013de98d1d748b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE24_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE24_BITN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae100eddec61c5a26749a47b1023738aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae100eddec61c5a26749a47b1023738aa">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE24_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE24_M&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae995d6f4c9a91e700c133b3436cf13d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae995d6f4c9a91e700c133b3436cf13d6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE24_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE24_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a539ca480ba79c8a6e49d109534eeca27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539ca480ba79c8a6e49d109534eeca27">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE25&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35dd3010b4f39d32b8bd609bf7fba4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35dd3010b4f39d32b8bd609bf7fba4b5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE25_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE25_BITN&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bb44d8a5bd8adabc686690eddafac95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb44d8a5bd8adabc686690eddafac95">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE25_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE25_M&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a045231e99ff3c02bed6deb4aae74e4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045231e99ff3c02bed6deb4aae74e4bf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE25_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE25_S&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfd42d1f9da849eb74ee8d8912210204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd42d1f9da849eb74ee8d8912210204">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE26&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a959b87432fe1ae6a914820a4f29bf364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959b87432fe1ae6a914820a4f29bf364">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE26_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE26_BITN&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a4c2e8ea780edd5902e08804c824e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4c2e8ea780edd5902e08804c824e52">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE26_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE26_M&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a193d595a73b1596c654c5c1c56df9a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193d595a73b1596c654c5c1c56df9a71">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE26_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE26_S&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23e351ed97f3277f26d9e0b043fd9209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e351ed97f3277f26d9e0b043fd9209">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE27&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8daaebe987799be2817f86265e472340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8daaebe987799be2817f86265e472340">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE27_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE27_BITN&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade63d6caa9907c83fcc3fd08f2425430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade63d6caa9907c83fcc3fd08f2425430">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE27_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE27_M&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1722bcf5050ab6d8e0d0ab9ac8b537b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1722bcf5050ab6d8e0d0ab9ac8b537b5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE27_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE27_S&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70eccc77609fdf7f43e7582c24881972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70eccc77609fdf7f43e7582c24881972">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE28&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4479ba33d7d4a9418c4d1177d0dff5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4479ba33d7d4a9418c4d1177d0dff5c9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE28_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE28_BITN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba35882d33b9ff15569730d3f98ec98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba35882d33b9ff15569730d3f98ec98f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE28_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE28_M&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53f96a7967ce1aa082db0340c4d4ab4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f96a7967ce1aa082db0340c4d4ab4e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE28_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE28_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27deca5c92c59d227f80bb43236bf691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27deca5c92c59d227f80bb43236bf691">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE29&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88fa0a7f876d646e2e80c9a40ab1bfb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fa0a7f876d646e2e80c9a40ab1bfb4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE29_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE29_BITN&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4b754c5606b874e4ca81942a298091e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4b754c5606b874e4ca81942a298091e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE29_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE29_M&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad38b5262ba98079655e79156c09fbdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38b5262ba98079655e79156c09fbdea">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE29_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE29_S&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7324b2fd81b8db1361768e5580372d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7324b2fd81b8db1361768e5580372d62">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE2_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE2_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac825fc81e7cf6e61162b3d5fef78400e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac825fc81e7cf6e61162b3d5fef78400e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE2_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE2_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51dfe1119cf02874504c1044b64682ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51dfe1119cf02874504c1044b64682ca">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE2_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE2_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97f88f5b7f47897f9d2483782f218146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f88f5b7f47897f9d2483782f218146">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c7ca598123e11fe6e4beb9a752a6a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7ca598123e11fe6e4beb9a752a6a70">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE30&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e1898220623069c632c9cf56abf8bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1898220623069c632c9cf56abf8bc0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE30_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE30_BITN&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae031f5b98ed27d5caad5abc081e2b3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae031f5b98ed27d5caad5abc081e2b3ce">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE30_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE30_M&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a406f218c0a64dae2948aa8e69fcde169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406f218c0a64dae2948aa8e69fcde169">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE30_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE30_S&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaf432432ee216d4eb6e9d793785183d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf432432ee216d4eb6e9d793785183d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af75bf2aa080fa431ad21ff822d4b9827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af75bf2aa080fa431ad21ff822d4b9827">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE31_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE31_BITN&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00fe00896d93676c0527b5ac102d0a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00fe00896d93676c0527b5ac102d0a9b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE31_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE31_M&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b627fe89f6593f5b1c096557f46b405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b627fe89f6593f5b1c096557f46b405">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE31_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE31_S&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac1e20099e52d2fdb751e276633ad220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1e20099e52d2fdb751e276633ad220">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE3_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE3_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e9c05b74cb4d51efb80eda7b5ea1439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e9c05b74cb4d51efb80eda7b5ea1439">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE3_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE3_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a73fd50ca5f10e75af365ec6f531df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a73fd50ca5f10e75af365ec6f531df8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE3_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE3_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b2fd44a7c51ce0051a0695d7dde115d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2fd44a7c51ce0051a0695d7dde115d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE4&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a375eb4abe2724f9e5bf570e095ce0b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375eb4abe2724f9e5bf570e095ce0b88">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE4_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE4_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8979ecaeab9c1c99396320c4b9692c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8979ecaeab9c1c99396320c4b9692c3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE4_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE4_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3be397add3d769ba45b0d0abbdaf0eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be397add3d769ba45b0d0abbdaf0eb0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE4_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE4_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69db960ec471eb34dae73cb548206b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69db960ec471eb34dae73cb548206b87">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a209a807a2ad8a1c9d2f810f531353400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209a807a2ad8a1c9d2f810f531353400">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE5_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE5_BITN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d3e303de3670dc85f4e8ced4c27edeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3e303de3670dc85f4e8ced4c27edeb">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE5_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE5_M&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23a6f255be685d29a743c9f473a3e87f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23a6f255be685d29a743c9f473a3e87f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE5_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE5_S&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a15bfaf04c691ed967192b4f12935ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a15bfaf04c691ed967192b4f12935ff">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE6&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1029d7cdc5559e694ab97c46560a4580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1029d7cdc5559e694ab97c46560a4580">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE6_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE6_BITN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eefb287603c9f003cad1b6dcac88d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eefb287603c9f003cad1b6dcac88d04">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE6_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE6_M&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5ac24e9351327012c29ae49f9856b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ac24e9351327012c29ae49f9856b0c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE6_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE6_S&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59e60c17b7a9adee738578bf712acd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e60c17b7a9adee738578bf712acd3a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE7&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c00a3bd0ce89fda3b1b7915275ad74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c00a3bd0ce89fda3b1b7915275ad74c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE7_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE7_BITN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74cdd9968892fa8e3456717d83b1359b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74cdd9968892fa8e3456717d83b1359b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE7_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE7_M&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71b638298a879e1e6e6682ccaefff3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71b638298a879e1e6e6682ccaefff3a6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE7_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE7_S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac83441085a0d3ceb640da759ba1add85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83441085a0d3ceb640da759ba1add85">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE8&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6d533e761c892f2e205bc09bb6ae821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d533e761c892f2e205bc09bb6ae821">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE8_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE8_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ccf1b2a4e3c8cd63c603b1920c5337c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ccf1b2a4e3c8cd63c603b1920c5337c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE8_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE8_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80cdeacad56ac472c58f2469203c8c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80cdeacad56ac472c58f2469203c8c31">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE8_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE8_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42c7a93ece88451c4823348cd77472a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42c7a93ece88451c4823348cd77472a1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE9&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aceccb97a31d24f8b0b1698ebc16ac2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceccb97a31d24f8b0b1698ebc16ac2cf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE9_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE9_BITN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc7aa3b2402bd5ba40927acacb3ba7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc7aa3b2402bd5ba40927acacb3ba7a3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE9_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE9_M&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae111a5847e77b4c3b1e63eef3d88e7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae111a5847e77b4c3b1e63eef3d88e7bf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR0_ACTIVE9_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR0_ACTIVE9_S&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b5cfd7abd8d6bc22dee7382c271b96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b5cfd7abd8d6bc22dee7382c271b96a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR1_ACTIVE32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR1_ACTIVE32&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0e99fb2ccecb566f47af8dedafc186d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e99fb2ccecb566f47af8dedafc186d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR1_ACTIVE32_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR1_ACTIVE32_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93ed3e25b5707afd8fc01132f3145da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ed3e25b5707afd8fc01132f3145da8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR1_ACTIVE32_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR1_ACTIVE32_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a9a494f6045da0814ff2c72ea21fb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9a494f6045da0814ff2c72ea21fb67">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR1_ACTIVE32_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR1_ACTIVE32_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbe47f97461623223fb40600a74502cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe47f97461623223fb40600a74502cd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR1_ACTIVE33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR1_ACTIVE33&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0c5e94b6b83c354864fa56a91c18115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c5e94b6b83c354864fa56a91c18115">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR1_ACTIVE33_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR1_ACTIVE33_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a9cd4d857e47e7b7926bc169776b1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9cd4d857e47e7b7926bc169776b1dd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR1_ACTIVE33_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR1_ACTIVE33_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2b5c19ba5c4440226fe915ed738bd5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b5c19ba5c4440226fe915ed738bd5f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IABR1_ACTIVE33_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IABR1_ACTIVE33_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afee0fcb3efc6d78850c67c42fb1f394b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee0fcb3efc6d78850c67c42fb1f394b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab62d38cf925f80be144005e78696ed1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62d38cf925f80be144005e78696ed1f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA0_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA0_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c12f319b32ca3a7003918045b8024f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c12f319b32ca3a7003918045b8024f3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA0_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA0_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9450940235c63a35eb8d7066d718cc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9450940235c63a35eb8d7066d718cc8a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA0_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadb24b4a496940205e24694182236f5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb24b4a496940205e24694182236f5d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add9eb6b9a3358feed181239d465610a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add9eb6b9a3358feed181239d465610a2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA10&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfa26c4bcacd71914ef3026bd9b0ca46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa26c4bcacd71914ef3026bd9b0ca46">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA10_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA10_BITN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0fbf8fd70ba0643d1b78801465409a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fbf8fd70ba0643d1b78801465409a5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA10_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA10_M&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a6aecdcbedc86bff6a6940a49389a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a6aecdcbedc86bff6a6940a49389a48">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA10_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA10_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f9f9f93ad2243fa3b6edf3bb2b20405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9f9f93ad2243fa3b6edf3bb2b20405">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA11&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a091d563ce51bfd857cbd7baa60f0f880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091d563ce51bfd857cbd7baa60f0f880">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA11_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA11_BITN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fa83db73ae96c9c07f878c225d55a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa83db73ae96c9c07f878c225d55a8f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA11_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA11_M&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17ab31b15c1bbda3cda2b2d04d6762a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ab31b15c1bbda3cda2b2d04d6762a9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA11_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA11_S&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5adeaad70607cb60ad170d25b4575893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5adeaad70607cb60ad170d25b4575893">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA12&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc75e1f21afe78ee01c8ae9f5a62f5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc75e1f21afe78ee01c8ae9f5a62f5b0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA12_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA12_BITN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4978498f59e13d2247f66fd333f97c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4978498f59e13d2247f66fd333f97c6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA12_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA12_M&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad461cc41f49f467583789db7b05357ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad461cc41f49f467583789db7b05357ba">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA12_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA12_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a559d84a03b418f912e263c4c59b6ad34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559d84a03b418f912e263c4c59b6ad34">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA13&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcdb08ef72c377458f1597bca660facb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcdb08ef72c377458f1597bca660facb">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA13_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA13_BITN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a7b65e126d34607b440046022cbdefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a7b65e126d34607b440046022cbdefb">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA13_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA13_M&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62cb7f4789705230b755c933cf9a370c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cb7f4789705230b755c933cf9a370c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA13_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA13_S&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea16d2b93b80e9ca41434d32d2814551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea16d2b93b80e9ca41434d32d2814551">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA14&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6045eda36fd4607df5eb8a91743adc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6045eda36fd4607df5eb8a91743adc3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA14_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA14_BITN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa26e60d61f2d852e731fde4903a6deaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26e60d61f2d852e731fde4903a6deaa">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA14_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA14_M&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83f5bb78a1dee88032dad79997bec02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f5bb78a1dee88032dad79997bec02f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA14_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA14_S&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7ba972909233b5767952ac51c41c625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ba972909233b5767952ac51c41c625">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA15&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37eaccbdc2e5bc3e4bcb69fee8b1fe21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37eaccbdc2e5bc3e4bcb69fee8b1fe21">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA15_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA15_BITN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3745d77a4e0d30688a2ba50733597839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3745d77a4e0d30688a2ba50733597839">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA15_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA15_M&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad71f1d8144ad53370763c39b6d4510e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71f1d8144ad53370763c39b6d4510e3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA15_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA15_S&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d92895a9a356ef5b438dba2060ac0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d92895a9a356ef5b438dba2060ac0c3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA16&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97c963405b172ea747343184cd5165e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c963405b172ea747343184cd5165e5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA16_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA16_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82ea6fda0804317f1350e043f5fa0169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ea6fda0804317f1350e043f5fa0169">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA16_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA16_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07832d0ea930d0e251eb8b37f540f718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07832d0ea930d0e251eb8b37f540f718">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA16_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA16_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1963e2cda0139607fe8fbbc8e3751ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1963e2cda0139607fe8fbbc8e3751ee4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA17&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3754935913da72537d42d7135650252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3754935913da72537d42d7135650252">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA17_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA17_BITN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7b5c5aaf4667c6d05a1989df7238e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b5c5aaf4667c6d05a1989df7238e20">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA17_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA17_M&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af35ba6f405590aff2f65e3b770f327f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af35ba6f405590aff2f65e3b770f327f9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA17_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA17_S&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b82f6c7f7a01ec6b86f76aa9166d499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b82f6c7f7a01ec6b86f76aa9166d499">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA18&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2169d061ca997d196041b80db1134242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2169d061ca997d196041b80db1134242">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA18_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA18_BITN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fa96dd1f2ff000f868a57647019f45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa96dd1f2ff000f868a57647019f45b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA18_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA18_M&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c2999d4c292905336295c683cecdca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c2999d4c292905336295c683cecdca5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA18_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA18_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8286cb5de4438cc64c14518350386ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8286cb5de4438cc64c14518350386ae">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA19&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d282c2866ffe5cfa1204360e67436cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d282c2866ffe5cfa1204360e67436cd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA19_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA19_BITN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaca094d9bfda126057000ad4ccf9c8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca094d9bfda126057000ad4ccf9c8cd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA19_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA19_M&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe95d86d18db89e9fdbbf99cd835b70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe95d86d18db89e9fdbbf99cd835b70d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA19_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA19_S&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a273a1e2197ae7ab25de45c34e283c6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273a1e2197ae7ab25de45c34e283c6e1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA1_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA1_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86a01b4ea08c24240dd57e932d777722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a01b4ea08c24240dd57e932d777722">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA1_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adeb432d5df546e5378c6b46c6fb0bab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeb432d5df546e5378c6b46c6fb0bab0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA1_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA1_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f9000e5d67f3b1606b1f9c187c1252f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f9000e5d67f3b1606b1f9c187c1252f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a263717c3db9770f51d6236df604cae9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263717c3db9770f51d6236df604cae9d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA20&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6e6477b1016d3b3ecf1a4372cb07d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e6477b1016d3b3ecf1a4372cb07d9d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA20_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA20_BITN&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63e091216b4c0d09ce6f82a297add6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e091216b4c0d09ce6f82a297add6a9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA20_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA20_M&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a0faada79dcd035bec90e68ab0638b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a0faada79dcd035bec90e68ab0638b8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA20_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA20_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addc4125704a335fde4dbcb09bc0a9f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc4125704a335fde4dbcb09bc0a9f54">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA21&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ecf24a7356d81caec24518ccc800d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ecf24a7356d81caec24518ccc800d77">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA21_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA21_BITN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae71a2e4b5a72a7db656d8314ade819c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae71a2e4b5a72a7db656d8314ade819c2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA21_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA21_M&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a683951c76367bddb9deca7cac1399a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683951c76367bddb9deca7cac1399a6a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA21_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA21_S&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad800093671313ab7c9deec17a00ee691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad800093671313ab7c9deec17a00ee691">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA22&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5a74e3325842a0f3499ddf36ffc1567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a74e3325842a0f3499ddf36ffc1567">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA22_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA22_BITN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab35af76bd01aeae408d2f89b65e90e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35af76bd01aeae408d2f89b65e90e0a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA22_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA22_M&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92546d35d4c76a746be22a7861f836de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92546d35d4c76a746be22a7861f836de">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA22_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA22_S&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a408eab745dbee4088b9dfa5dcdbd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a408eab745dbee4088b9dfa5dcdbd09">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA23&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072884234d7f51c9e1518eb0bf6545d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072884234d7f51c9e1518eb0bf6545d2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA23_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA23_BITN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24f6b384321fd359862759d94d1ff44a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f6b384321fd359862759d94d1ff44a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA23_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA23_M&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab769d983fbc180df49650b52ac27a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab769d983fbc180df49650b52ac27a81">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA23_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA23_S&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a160bc52e932c3ee751b0f1186275d04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160bc52e932c3ee751b0f1186275d04e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA24&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58b51516361d318d809d7a30d8d234ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58b51516361d318d809d7a30d8d234ff">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA24_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA24_BITN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00189fb27f1947e8d0282ad45bfeca20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00189fb27f1947e8d0282ad45bfeca20">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA24_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA24_M&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a602fb3afbcae069a877ac900dcae260c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602fb3afbcae069a877ac900dcae260c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA24_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA24_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80062e5f4e79f9227a8ff3bd4dfa3671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80062e5f4e79f9227a8ff3bd4dfa3671">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA25&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76410bfe4ef7213e3ebf0792d0c77564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76410bfe4ef7213e3ebf0792d0c77564">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA25_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA25_BITN&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd3db7cdaaff26f9296da465bc57a160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd3db7cdaaff26f9296da465bc57a160">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA25_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA25_M&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b5752eb5e344e3db7ac5dcc68e835e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5752eb5e344e3db7ac5dcc68e835e2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA25_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA25_S&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8703dae9afa779d92bf9516132c3a727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8703dae9afa779d92bf9516132c3a727">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA26&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2bcaf5b0a0c9abb70802f211c31b7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2bcaf5b0a0c9abb70802f211c31b7ed">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA26_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA26_BITN&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b4597acd66180963d0e57c7e834245e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4597acd66180963d0e57c7e834245e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA26_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA26_M&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79952256c0a3ef71318d2aa0df0c0893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79952256c0a3ef71318d2aa0df0c0893">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA26_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA26_S&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada57cd7a65ee9ea4a1e2333594000a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada57cd7a65ee9ea4a1e2333594000a96">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA27&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e0789b9c4f52de17b56378f7ccc2a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0789b9c4f52de17b56378f7ccc2a68">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA27_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA27_BITN&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ab357136b56dac24c16a7c3f1aa97a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab357136b56dac24c16a7c3f1aa97a3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA27_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA27_M&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7adcc0c777732636f9829e48e21fb401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7adcc0c777732636f9829e48e21fb401">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA27_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA27_S&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abeab81da093e5f506e655479b392f1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeab81da093e5f506e655479b392f1af">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA28&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48334d8bb07117abfbc0c3441288e39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48334d8bb07117abfbc0c3441288e39d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA28_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA28_BITN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4098507807080aa17aefb55b65f6a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4098507807080aa17aefb55b65f6a4e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA28_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA28_M&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60185a080b928d87516959db236a5bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60185a080b928d87516959db236a5bed">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA28_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA28_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6361f6213c6d2af6f206e3b62de46210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6361f6213c6d2af6f206e3b62de46210">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA29&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f5ccd196b08a03d4d7c731d03c8eab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5ccd196b08a03d4d7c731d03c8eab0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA29_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA29_BITN&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab489bc5f53811beec2530bdbaac299d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab489bc5f53811beec2530bdbaac299d2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA29_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA29_M&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac918a29f9df8fed8930f8d15dc78d9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac918a29f9df8fed8930f8d15dc78d9d4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA29_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA29_S&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a92ec65be5cd24fce20eaa4ab8ac4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a92ec65be5cd24fce20eaa4ab8ac4ac">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA2_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA2_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54e784804418845b990b3a8bfa32a17d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54e784804418845b990b3a8bfa32a17d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA2_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA2_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4da1fb64b606869f0274c913d99a2a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da1fb64b606869f0274c913d99a2a04">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA2_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA2_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81dda01339ea4aa691ad731e9368d632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81dda01339ea4aa691ad731e9368d632">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a7c35d85d55d4fd1ed7b69d63cff77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7c35d85d55d4fd1ed7b69d63cff77a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA30&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26fe7a009a824f07dd5d16314d7b5f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26fe7a009a824f07dd5d16314d7b5f21">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA30_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA30_BITN&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8de121a267853288533e2814815977e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8de121a267853288533e2814815977e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA30_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA30_M&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c84212fb7fdd4822137353c255e3440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c84212fb7fdd4822137353c255e3440">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA30_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA30_S&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aceeba0b482ea32aff2a89ebdb01d4cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceeba0b482ea32aff2a89ebdb01d4cf7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0340d5ac590e3f2b480d340dca4cee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0340d5ac590e3f2b480d340dca4cee8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA31_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA31_BITN&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab34d3cbc78b159184ffe3aee22ee7809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34d3cbc78b159184ffe3aee22ee7809">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA31_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA31_M&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6019fcc5ddbbb6eec902920049222dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6019fcc5ddbbb6eec902920049222dab">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA31_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA31_S&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad451779c6ae5db4abb38ccb8c63d944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad451779c6ae5db4abb38ccb8c63d944">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA3_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA3_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89e77aa494048612ea4757ce219fbe88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89e77aa494048612ea4757ce219fbe88">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA3_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA3_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3dbb383ea70e73b14edc5bc4833c03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3dbb383ea70e73b14edc5bc4833c03f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA3_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA3_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1af0db1f9267b0986ccf20e8a65b15b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af0db1f9267b0986ccf20e8a65b15b8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA4&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc69fbacefab239ea9e1c57ba57097e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc69fbacefab239ea9e1c57ba57097e9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA4_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA4_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aa1c8f5e0dd070c0d36510ad04bafca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa1c8f5e0dd070c0d36510ad04bafca">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA4_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA4_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb93ffddf105a5d241a0eaec1e48b17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb93ffddf105a5d241a0eaec1e48b17a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA4_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA4_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18c767f94e8059437390d132eddeb860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c767f94e8059437390d132eddeb860">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a594f1c327a878e1e7b5bd890d236fe83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594f1c327a878e1e7b5bd890d236fe83">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA5_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA5_BITN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7c045ada145b76df111c9e57a423dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c045ada145b76df111c9e57a423dc9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA5_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA5_M&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae375280e3b4a018f76551281650f5844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae375280e3b4a018f76551281650f5844">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA5_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA5_S&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f27b64815c1531186e1664bd9b89be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f27b64815c1531186e1664bd9b89be6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA6&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a800ec42d6f817cec33ba6f250abce117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a800ec42d6f817cec33ba6f250abce117">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA6_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA6_BITN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41bf8e350501fd2654724327fc598982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41bf8e350501fd2654724327fc598982">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA6_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA6_M&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a102bb84fcb1890ece6a0411603aba1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102bb84fcb1890ece6a0411603aba1b1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA6_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA6_S&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed76618de43faae8e1b543152f3dc5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed76618de43faae8e1b543152f3dc5bc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA7&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88dedd412e7bf4bd52f0c087d1bae23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88dedd412e7bf4bd52f0c087d1bae23e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA7_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA7_BITN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32b27e21008c5281a58ed92c279f578b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b27e21008c5281a58ed92c279f578b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA7_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA7_M&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79d4fc6249fad8206fb5bf5595b6cf32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d4fc6249fad8206fb5bf5595b6cf32">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA7_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA7_S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c65ce36ea154c100a8814abe8d4a5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c65ce36ea154c100a8814abe8d4a5c1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA8&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac42633d237b39bcf798fae8042565d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42633d237b39bcf798fae8042565d66">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA8_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA8_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50c3e5f617ec1bbded97bdbdb489c11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c3e5f617ec1bbded97bdbdb489c11f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA8_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA8_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e968b81051225bfd7d9ebe963d1b6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e968b81051225bfd7d9ebe963d1b6e1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA8_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA8_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cdc482162bbe82d722219aa2c32beb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cdc482162bbe82d722219aa2c32beb7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA9&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff4b631d65fee3155a3036cd97b91bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4b631d65fee3155a3036cd97b91bd7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA9_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA9_BITN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9e126c5aed464ba7f53da4dc21dceb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e126c5aed464ba7f53da4dc21dceb7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA9_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA9_M&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13faa70f49a4cf96c63f5c1e0f8a162d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13faa70f49a4cf96c63f5c1e0f8a162d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER0_CLRENA9_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER0_CLRENA9_S&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d44c11c0efc0fc7cc69d4843abc1e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d44c11c0efc0fc7cc69d4843abc1e08">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER1_CLRENA32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER1_CLRENA32&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7ce8a3e84a51256371bd340a541809a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ce8a3e84a51256371bd340a541809a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER1_CLRENA32_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER1_CLRENA32_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af883c756d21bd47744bdb515196b8de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af883c756d21bd47744bdb515196b8de5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER1_CLRENA32_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER1_CLRENA32_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b18200f827c6383f6727e53b700dea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b18200f827c6383f6727e53b700dea4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER1_CLRENA32_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER1_CLRENA32_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4effa93595a6c03c8cafc9c1988cdff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4effa93595a6c03c8cafc9c1988cdff">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER1_CLRENA33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER1_CLRENA33&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d630b80dc07505fde333f93c89a2c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d630b80dc07505fde333f93c89a2c65">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER1_CLRENA33_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER1_CLRENA33_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee99cee5d436467c763bccb26f55cc46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee99cee5d436467c763bccb26f55cc46">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER1_CLRENA33_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER1_CLRENA33_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac62cb5a445123cf8a2598a8bad00a304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62cb5a445123cf8a2598a8bad00a304">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICER1_CLRENA33_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICER1_CLRENA33_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23c6f023310999534990bba33f117098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c6f023310999534990bba33f117098">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30bdb8e585ef24a8fa0312d386d523ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30bdb8e585ef24a8fa0312d386d523ef">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND0_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND0_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8faa8109ba88d917cfdf52b3cd56db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8faa8109ba88d917cfdf52b3cd56db3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND0_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND0_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0688951a4a924eb00847c4284fdf5c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0688951a4a924eb00847c4284fdf5c47">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND0_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dc01a16621a3f7ba58bc323a9dee691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc01a16621a3f7ba58bc323a9dee691">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb5e0abf24bf18ee3e943f089cfb9ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5e0abf24bf18ee3e943f089cfb9ec0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND10&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa596a097d39a16756c77aa464b40f450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa596a097d39a16756c77aa464b40f450">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND10_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND10_BITN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab973d0338482e8ad92c17e917b2826bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab973d0338482e8ad92c17e917b2826bb">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND10_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND10_M&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a969aa5818e1e472a31bedd5c0ff30c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969aa5818e1e472a31bedd5c0ff30c83">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND10_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND10_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf3c728139dd9802d629d0bd23993aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3c728139dd9802d629d0bd23993aca">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND11&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadb9a3a2d7df18ee74469971ba8a050e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb9a3a2d7df18ee74469971ba8a050e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND11_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND11_BITN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae8ac7b6efabb74d5277808bd70fbf07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8ac7b6efabb74d5277808bd70fbf07">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND11_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND11_M&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02a41d00cb4b97a35c19758bc3861404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a41d00cb4b97a35c19758bc3861404">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND11_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND11_S&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a190b4a5ef042cccc24857506717c0ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190b4a5ef042cccc24857506717c0ac4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND12&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e7069ab4285a3bbf0d0fc8c790c3050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7069ab4285a3bbf0d0fc8c790c3050">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND12_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND12_BITN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f3be8e949fd5c64cc3b71f581faf146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3be8e949fd5c64cc3b71f581faf146">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND12_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND12_M&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef1a8d1f45ef1a902880a82c5939001a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef1a8d1f45ef1a902880a82c5939001a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND12_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND12_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8db59fce2db93b6a4076a5c6e30e2f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db59fce2db93b6a4076a5c6e30e2f7e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND13&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef57a23a8c484c2cea8c6b1199b8c199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef57a23a8c484c2cea8c6b1199b8c199">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND13_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND13_BITN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a986c440898190fb05245bb730183f812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986c440898190fb05245bb730183f812">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND13_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND13_M&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac80beb5d7c091b41320f777e9e449736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac80beb5d7c091b41320f777e9e449736">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND13_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND13_S&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfb5782b58e2658d506c87696edf9964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb5782b58e2658d506c87696edf9964">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND14&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65f589d181b590e7d871d61842e0ac71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f589d181b590e7d871d61842e0ac71">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND14_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND14_BITN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92fa24767e7d1c722f2cea2aa88cb430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92fa24767e7d1c722f2cea2aa88cb430">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND14_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND14_M&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8906852af14f6bbb89996a5eeaecc14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8906852af14f6bbb89996a5eeaecc14">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND14_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND14_S&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a205d40c7a3b1b9742404ae41300b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a205d40c7a3b1b9742404ae41300b9e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND15&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2f58305399ec0912091764dc74b5a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f58305399ec0912091764dc74b5a2a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND15_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND15_BITN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a590dcacd478cd7f05abf275c593e0818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a590dcacd478cd7f05abf275c593e0818">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND15_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND15_M&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a708b6a51c14db2c6bf71b05752c86556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708b6a51c14db2c6bf71b05752c86556">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND15_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND15_S&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a077d84f18def94aaebb87b2b1fde8e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077d84f18def94aaebb87b2b1fde8e98">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND16&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f24b50eb498542c09591ddc91fcae9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f24b50eb498542c09591ddc91fcae9d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND16_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND16_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdfdcb403df210a149d380123dde896a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdfdcb403df210a149d380123dde896a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND16_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND16_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0604f681be1a37cb2ad7b922c9e0450c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0604f681be1a37cb2ad7b922c9e0450c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND16_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND16_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac15ec6cc6ad1bad32ca27108a2eb8675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac15ec6cc6ad1bad32ca27108a2eb8675">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND17&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16fb56875ca5763d04846993aef4ed5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16fb56875ca5763d04846993aef4ed5e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND17_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND17_BITN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c26c2380ffa694a087205c48be472a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c26c2380ffa694a087205c48be472a5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND17_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND17_M&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a704154fe6b91d0e58bec85e4168e09e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a704154fe6b91d0e58bec85e4168e09e0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND17_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND17_S&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9638aa6ee0ebd3078e3ac9bc8997b325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9638aa6ee0ebd3078e3ac9bc8997b325">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND18&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf53907a8583de3b7a80f7308042087b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf53907a8583de3b7a80f7308042087b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND18_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND18_BITN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb26faf28d986cfc28a0df35263764cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb26faf28d986cfc28a0df35263764cb">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND18_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND18_M&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20093000ac3b41ce73cfac39828b1350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20093000ac3b41ce73cfac39828b1350">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND18_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND18_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85458d204edcb47eef7edb52f4d0ea91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85458d204edcb47eef7edb52f4d0ea91">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND19&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba3c4436216e053fabaed9bbaf82ec80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba3c4436216e053fabaed9bbaf82ec80">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND19_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND19_BITN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace6086cbf32d5b08fdf38a2ae8d5a1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace6086cbf32d5b08fdf38a2ae8d5a1d6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND19_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND19_M&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b5b22c294c4e9f321757994a2e5a8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5b22c294c4e9f321757994a2e5a8dd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND19_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND19_S&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9102e63a5c1ef34fb5c618faa1e89936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9102e63a5c1ef34fb5c618faa1e89936">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND1_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND1_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4c25214d3206556aca9a74924ee4d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c25214d3206556aca9a74924ee4d23">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND1_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19e577b78fcbb5a2daf744ea81b98873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e577b78fcbb5a2daf744ea81b98873">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND1_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND1_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbdb3bd63b6a503a7d648d56cd633cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdb3bd63b6a503a7d648d56cd633cc9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d02bd98e791f5e062efa8b930c4d135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d02bd98e791f5e062efa8b930c4d135">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND20&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1fbd50f868c25c8c9846f9c0ad6c4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fbd50f868c25c8c9846f9c0ad6c4ca">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND20_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND20_BITN&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ef6ec5cb313834f5e825d362ed01467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef6ec5cb313834f5e825d362ed01467">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND20_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND20_M&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2c009ef3517ad99875f65808b107e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c009ef3517ad99875f65808b107e9d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND20_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND20_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c1d3868e01192e98e5320c8e81f6652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1d3868e01192e98e5320c8e81f6652">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND21&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09426585ab830af82a292be4781dcc21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09426585ab830af82a292be4781dcc21">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND21_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND21_BITN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a146caa4cdec9eef9da7e73aded5a1d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146caa4cdec9eef9da7e73aded5a1d90">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND21_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND21_M&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d887521c0cf6504784a39160d4e6efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d887521c0cf6504784a39160d4e6efe">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND21_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND21_S&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a477601b8cfa8d51dea716657f2e7ee54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477601b8cfa8d51dea716657f2e7ee54">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND22&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f66caf7f206b5779ea5212acb7b46b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f66caf7f206b5779ea5212acb7b46b7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND22_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND22_BITN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3965c31144af47971e7704cc68cad822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3965c31144af47971e7704cc68cad822">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND22_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND22_M&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af55fdc2f697fd3dc9176dc47181a28c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55fdc2f697fd3dc9176dc47181a28c1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND22_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND22_S&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cfbea4222001ad698e5a2a0ea1f77d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cfbea4222001ad698e5a2a0ea1f77d5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND23&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e6b394a0208dcc193d9a3bcb0631eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6b394a0208dcc193d9a3bcb0631eaf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND23_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND23_BITN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2364cf3df92f83b990b8d61575fa3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2364cf3df92f83b990b8d61575fa3cd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND23_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND23_M&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6c448d494390efb3d4e4671c71b4cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c448d494390efb3d4e4671c71b4cf3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND23_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND23_S&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b16fb578fc2f5c00145ac7a164fdaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b16fb578fc2f5c00145ac7a164fdaf8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND24&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa886109ecc6848037834ac39fb30dd92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa886109ecc6848037834ac39fb30dd92">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND24_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND24_BITN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1e2e591765f06177dcfd4134e3b83fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e2e591765f06177dcfd4134e3b83fe">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND24_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND24_M&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af78c25b05066a0fc2aceac8549bc3e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78c25b05066a0fc2aceac8549bc3e81">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND24_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND24_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a448499291e70bd3e8dd9a8bd742a9297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a448499291e70bd3e8dd9a8bd742a9297">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND25&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf81d5f8ce869a0e04df11520468b5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf81d5f8ce869a0e04df11520468b5fd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND25_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND25_BITN&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c77d4ad05fde201e1b0248b1eafdd79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c77d4ad05fde201e1b0248b1eafdd79">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND25_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND25_M&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3a229e697c40938a55bedf5b9b7444c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a229e697c40938a55bedf5b9b7444c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND25_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND25_S&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c99a496c009c0d2ef8d2bfe81151814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c99a496c009c0d2ef8d2bfe81151814">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND26&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac75e3b7eaf7c1545f2b55a2dfa42b3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75e3b7eaf7c1545f2b55a2dfa42b3c2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND26_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND26_BITN&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0546151bebcfcd0767fb35d52671dc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0546151bebcfcd0767fb35d52671dc9b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND26_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND26_M&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13b51d778100ecaa4f20d6b053b9d5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b51d778100ecaa4f20d6b053b9d5c5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND26_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND26_S&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a656edd1e451c1411e04d4fb7653880aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656edd1e451c1411e04d4fb7653880aa">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND27&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a899517ad438acefcb27256e9ead0a967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899517ad438acefcb27256e9ead0a967">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND27_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND27_BITN&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aece97ecf828138bdc791524852d112ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aece97ecf828138bdc791524852d112ac">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND27_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND27_M&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d45b743694ca3f3343301a65306f530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d45b743694ca3f3343301a65306f530">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND27_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND27_S&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7ed6832f803cf8c2bf8ffe628be041c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7ed6832f803cf8c2bf8ffe628be041c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND28&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd8de1d0ffc9753bb708094bc55434d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd8de1d0ffc9753bb708094bc55434d1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND28_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND28_BITN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83267ba73356926965e348dfea3fc2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83267ba73356926965e348dfea3fc2b3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND28_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND28_M&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaec170b971362b5f0e0a1cbf96ed289d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec170b971362b5f0e0a1cbf96ed289d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND28_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND28_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bb811662de1a4d5c501ad278ff53ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb811662de1a4d5c501ad278ff53ed4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND29&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3cd1296cb99a12d0aeae05dea380d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3cd1296cb99a12d0aeae05dea380d04">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND29_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND29_BITN&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5fcbb9e73fe039c24730b038a377e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5fcbb9e73fe039c24730b038a377e89">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND29_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND29_M&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a349199cd6367d0a3c400c432a82036f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349199cd6367d0a3c400c432a82036f3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND29_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND29_S&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a755d473282836e533b52c0fce3b5345b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755d473282836e533b52c0fce3b5345b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND2_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND2_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae678576f79c4169e0fc7fd4614107720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae678576f79c4169e0fc7fd4614107720">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND2_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND2_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f0430f57442f7026b81120143293289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0430f57442f7026b81120143293289">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND2_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND2_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a776bb949c63470a2ff9d1341c0564876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776bb949c63470a2ff9d1341c0564876">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef450cc70585ade1f7f274a0692e160a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef450cc70585ade1f7f274a0692e160a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND30&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f83e62fb8658179ab4ce856af6fae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f83e62fb8658179ab4ce856af6fae0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND30_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND30_BITN&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedbb416d47487a463cf360cadc5ec0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbb416d47487a463cf360cadc5ec0dc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND30_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND30_M&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db0ffaab074fd3520ba33b7709db1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db0ffaab074fd3520ba33b7709db1cd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND30_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND30_S&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac288adb6a9813b0428352f990c1066d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac288adb6a9813b0428352f990c1066d9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabe60668da2fa5c7359aec8f8a93b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe60668da2fa5c7359aec8f8a93b770">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND31_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND31_BITN&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a309c09437c5febca6077bb20af4c8bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309c09437c5febca6077bb20af4c8bf5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND31_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND31_M&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62fee3cbc01cdca1c5a88dc966f93a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62fee3cbc01cdca1c5a88dc966f93a75">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND31_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND31_S&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f919cbe3f296f2d7207d30a32b1c472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f919cbe3f296f2d7207d30a32b1c472">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND3_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND3_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78495630430924917539db46d21fa8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78495630430924917539db46d21fa8a6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND3_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND3_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc87762f7dad13629232fc89ab1cc127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc87762f7dad13629232fc89ab1cc127">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND3_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND3_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcac6a9e80a14edbaed19741be8c5aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcac6a9e80a14edbaed19741be8c5aa0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND4&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a326c660e24cf707884363e54a1b843c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326c660e24cf707884363e54a1b843c7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND4_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND4_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c3cb282c4131988533954cb3edc990a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3cb282c4131988533954cb3edc990a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND4_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND4_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f9632e9dad46f12d8442e253aad337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f9632e9dad46f12d8442e253aad337">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND4_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND4_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a84eee4d289009039b48931895a8496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a84eee4d289009039b48931895a8496">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ca3426a289d4017935dd622c4b750c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca3426a289d4017935dd622c4b750c0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND5_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND5_BITN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3ef44d2faa0339446e7a4b55f525664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ef44d2faa0339446e7a4b55f525664">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND5_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND5_M&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16cd709708cb01ff7d47e7e728c7b558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16cd709708cb01ff7d47e7e728c7b558">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND5_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND5_S&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28285a5aab90248a75c43c2c7faaecdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28285a5aab90248a75c43c2c7faaecdf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND6&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9979422fd07a348f2f6d770695cab9da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9979422fd07a348f2f6d770695cab9da">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND6_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND6_BITN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2c58e5868734ee171a0abf13c94a9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c58e5868734ee171a0abf13c94a9f7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND6_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND6_M&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afee8a967daaf8214e0f1d30b6d6d714d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee8a967daaf8214e0f1d30b6d6d714d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND6_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND6_S&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74f37e331f405c42879e6169e50d699d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f37e331f405c42879e6169e50d699d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND7&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4abe544e83ca0a4bde03304d461c710b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4abe544e83ca0a4bde03304d461c710b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND7_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND7_BITN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afee744acac433be6977071c6c371ee22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee744acac433be6977071c6c371ee22">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND7_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND7_M&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1207340327c27323b55e7ce94058e191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1207340327c27323b55e7ce94058e191">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND7_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND7_S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7e0615149df2ea83ceb723ff34c1f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e0615149df2ea83ceb723ff34c1f3c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND8&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad80123c3b55a22b6947abcd236589ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80123c3b55a22b6947abcd236589ce6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND8_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND8_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d5e1f9be76c0b6d216b37fb9a9186f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5e1f9be76c0b6d216b37fb9a9186f7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND8_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND8_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97ac0f20a8114a0877a6812cda0db5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ac0f20a8114a0877a6812cda0db5ac">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND8_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND8_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a536fd365d854dd708be85b00f97dac87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a536fd365d854dd708be85b00f97dac87">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND9&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a9e79410b5b5cc7dfb1296407c45298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9e79410b5b5cc7dfb1296407c45298">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND9_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND9_BITN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addfc2b2a2c6815c3f62306a726e964af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addfc2b2a2c6815c3f62306a726e964af">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND9_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND9_M&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51a9dbb17bd9396ca3449ab0cfbbe842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a9dbb17bd9396ca3449ab0cfbbe842">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR0_CLRPEND9_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR0_CLRPEND9_S&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31574820f0e3314ccf23dbec3f0d00ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31574820f0e3314ccf23dbec3f0d00ef">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR1_CLRPEND32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR1_CLRPEND32&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a687507eb7368846a433c306d33d8c7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687507eb7368846a433c306d33d8c7cb">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR1_CLRPEND32_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR1_CLRPEND32_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49b87904b0685ea42db95d7c967d1847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b87904b0685ea42db95d7c967d1847">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR1_CLRPEND32_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR1_CLRPEND32_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf2de47aa08784dc3fa1ad6a43c02ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf2de47aa08784dc3fa1ad6a43c02ed5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR1_CLRPEND32_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR1_CLRPEND32_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9fd87055ed8e3925d6fa3bb1f294fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9fd87055ed8e3925d6fa3bb1f294fec">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR1_CLRPEND33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR1_CLRPEND33&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52ec2480ba299b6389bc13e40fe29cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ec2480ba299b6389bc13e40fe29cf1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR1_CLRPEND33_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR1_CLRPEND33_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fe5af773c39908b6dedb718c3af0173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe5af773c39908b6dedb718c3af0173">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR1_CLRPEND33_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR1_CLRPEND33_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb1d958fe23165abb111f28862ac5fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1d958fe23165abb111f28862ac5fb3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ICPR1_CLRPEND33_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ICPR1_CLRPEND33_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45d3d29422d3fbf7c4b6e687127be9f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d3d29422d3fbf7c4b6e687127be9f8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_0_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_0_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac980453959485ad6bd870394aa20bd22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac980453959485ad6bd870394aa20bd22">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_0_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b6f9e246e31a0e49e33d5529207dc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6f9e246e31a0e49e33d5529207dc80">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_0_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_0_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bfe2a800e99cf211a60d676d1861cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bfe2a800e99cf211a60d676d1861cb2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_1_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac0c22c1f588aed6f6764577bb9943e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0c22c1f588aed6f6764577bb9943e5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_1_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_1_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad508e6955d21554ebf6ff091414aa578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad508e6955d21554ebf6ff091414aa578">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_1_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_1_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c6561b58622206f3e6c2c3884baa146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6561b58622206f3e6c2c3884baa146">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_2_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_2_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d2026aa148f6a25a511ace340efc9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d2026aa148f6a25a511ace340efc9f7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_2_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_2_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81258921b913fed7ebefa15c915426d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81258921b913fed7ebefa15c915426d0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_2_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_2_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a500becb401a9f1c32eefb3d18f9ff873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500becb401a9f1c32eefb3d18f9ff873">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_3_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_3_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92091a76c3e25d211fa1dcd6b9fd9996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92091a76c3e25d211fa1dcd6b9fd9996">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_3_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_3_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaeb5f47ed041fa081ce59bb1f9639fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaeb5f47ed041fa081ce59bb1f9639fd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR0_PRI_3_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR0_PRI_3_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cd4b9b88bc46fba7da87cb7f627ca45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd4b9b88bc46fba7da87cb7f627ca45">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_4_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_4_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07d032b215d57ed3529ed94e808d170c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d032b215d57ed3529ed94e808d170c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_4_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_4_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecb64307563440d73ef6af3c1b879c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb64307563440d73ef6af3c1b879c9f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_4_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_4_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a581ddf2ff8f0e6f4fb3ac719e76e0acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a581ddf2ff8f0e6f4fb3ac719e76e0acc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_5_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_5_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f60b3cbb4c98e14fb9e782450c27519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f60b3cbb4c98e14fb9e782450c27519">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_5_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_5_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9ee77068a6d3c37affd57c73444e0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ee77068a6d3c37affd57c73444e0ed">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_5_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_5_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d77e18a166156534c6d2d4895c813ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d77e18a166156534c6d2d4895c813ab">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_6_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_6_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed88191d928e76aa23484aa2dea20782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed88191d928e76aa23484aa2dea20782">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_6_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_6_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab8e7b51ae8794be94aab8d548bce46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab8e7b51ae8794be94aab8d548bce46">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_6_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_6_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01d6b2b22a3a496e46e88dc3dada84a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d6b2b22a3a496e46e88dc3dada84a4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_7_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_7_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0722ff4999dac47e9ac84ba28bbd75d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0722ff4999dac47e9ac84ba28bbd75d4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_7_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_7_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7beb7868c7f7ca0d46ac9426c094681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7beb7868c7f7ca0d46ac9426c094681">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR1_PRI_7_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR1_PRI_7_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1e39c6bfc85e4a8b2b1fb08f3cc8058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e39c6bfc85e4a8b2b1fb08f3cc8058">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_10_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_10_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43a17fbe731d499414b5e5f48c4d60e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a17fbe731d499414b5e5f48c4d60e4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_10_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_10_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab301886aeb3ec1c759e4a447e5d8eb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab301886aeb3ec1c759e4a447e5d8eb8f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_10_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_10_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e26ae31b4d6fdca8fe7d7ab95bbff50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e26ae31b4d6fdca8fe7d7ab95bbff50">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_11_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_11_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a197f8d810e95b1a90a70ab2e005d65d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197f8d810e95b1a90a70ab2e005d65d4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_11_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_11_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab95e3cbc60086a6d3e2a144b73c1fb37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95e3cbc60086a6d3e2a144b73c1fb37">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_11_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_11_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d860771a36d9e160e5e6c58cb96d08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d860771a36d9e160e5e6c58cb96d08e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_8_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_8_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fbbd801c05e174bd1df84f032a1dfcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fbbd801c05e174bd1df84f032a1dfcb">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_8_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_8_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2c15058765c6f18407fef58d5896ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c15058765c6f18407fef58d5896ec6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_8_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_8_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b25a7901849359ea290c60c1b5b0c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b25a7901849359ea290c60c1b5b0c70">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_9_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_9_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c0961b41510eb4b8bad93df47160a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0961b41510eb4b8bad93df47160a5b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_9_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_9_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af13d2545b38c620bf84d5be0826fd318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af13d2545b38c620bf84d5be0826fd318">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR2_PRI_9_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR2_PRI_9_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f2d542f9521a95417083ac9b575cb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2d542f9521a95417083ac9b575cb0b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_12_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_12_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adce8c1867c1bbaa5340862e7871c6b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce8c1867c1bbaa5340862e7871c6b4d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_12_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_12_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad64f2f0c1b50b6af3938c966233c46b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64f2f0c1b50b6af3938c966233c46b4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_12_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_12_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea82a49101ffc4c1f021de7802e0f8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea82a49101ffc4c1f021de7802e0f8ed">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_13_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_13_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb4d4f63c8e32efd34a336e921a546b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4d4f63c8e32efd34a336e921a546b5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_13_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_13_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a5813ba7c4fe6ccf9149dacea0fde4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5813ba7c4fe6ccf9149dacea0fde4d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_13_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_13_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87a949427243d77f39d0164bc5a2e7ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a949427243d77f39d0164bc5a2e7ca">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_14_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_14_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe760816915c9b69705580c3fe983326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe760816915c9b69705580c3fe983326">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_14_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_14_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a560fbd376a3417a264270f7b6c06619b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560fbd376a3417a264270f7b6c06619b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_14_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_14_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072942909dd34a22334cf79bfd422dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072942909dd34a22334cf79bfd422dbf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_15_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_15_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa1d4771196557a7881e39eb66507e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa1d4771196557a7881e39eb66507e2d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_15_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_15_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2ba88eb7e917581927721a72d91b1ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ba88eb7e917581927721a72d91b1ae">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR3_PRI_15_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR3_PRI_15_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7add5f7d372b49ed8b9689790332e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7add5f7d372b49ed8b9689790332e1d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_16_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_16_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fd2ce71f4e375a1f7bd6d880f799c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd2ce71f4e375a1f7bd6d880f799c88">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_16_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_16_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba687385b721569f4a4ee2e4f8e3deee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba687385b721569f4a4ee2e4f8e3deee">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_16_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_16_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a853568b6d1c36bc65cce52b9204ad3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853568b6d1c36bc65cce52b9204ad3f6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_17_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_17_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90a0015559175b68c68c16ec6573cae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a0015559175b68c68c16ec6573cae6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_17_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_17_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ca41c50080f33818a75f8f486b468a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca41c50080f33818a75f8f486b468a4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_17_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_17_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac182a73987212bb2c0e87437580df247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac182a73987212bb2c0e87437580df247">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_18_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_18_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebf233b12287fb82c2be596a1a476bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf233b12287fb82c2be596a1a476bc7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_18_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_18_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a535158a739f90665e98387e10011c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a535158a739f90665e98387e10011c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_18_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_18_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac27ad46d0251a27980c5d7e5efdb1e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27ad46d0251a27980c5d7e5efdb1e92">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_19_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_19_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06ccd29982c3a2a690371539a39819be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ccd29982c3a2a690371539a39819be">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_19_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_19_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add8f54e5f8abddc52f8dd9e584723c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8f54e5f8abddc52f8dd9e584723c7d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR4_PRI_19_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR4_PRI_19_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9649433382044ba2c95a240b679181a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9649433382044ba2c95a240b679181a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_20_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_20_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f65f3dc39b9a691eb6ed133d5e6b318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f65f3dc39b9a691eb6ed133d5e6b318">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_20_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_20_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24c34dabacbd4c246de965134245bdcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c34dabacbd4c246de965134245bdcc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_20_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_20_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9103e8b8dd77f62dc78a9583a3f1e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9103e8b8dd77f62dc78a9583a3f1e91">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_21_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_21_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7ed1b7b326546f11020dd3bba5457d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ed1b7b326546f11020dd3bba5457d4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_21_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_21_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cbbd62e80bb4bf29ef3805d005eca5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cbbd62e80bb4bf29ef3805d005eca5e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_21_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_21_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2df24d16fa6e7b30d6b9c54f9a734c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df24d16fa6e7b30d6b9c54f9a734c39">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_22_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_22_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5548a9805e5de76d859ace9c377368de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5548a9805e5de76d859ace9c377368de">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_22_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_22_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32c3590ec057212a6c4281be1ebc2490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c3590ec057212a6c4281be1ebc2490">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_22_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_22_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff83fb8771fedac8b56ce7e445b877ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff83fb8771fedac8b56ce7e445b877ac">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_23_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_23_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fdb87e585cfe74da9d6d3e1105ecd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fdb87e585cfe74da9d6d3e1105ecd48">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_23_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_23_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41fbe42bbda4499427aa37879d73b721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41fbe42bbda4499427aa37879d73b721">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR5_PRI_23_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR5_PRI_23_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21a9a859c6075a0b4158a4b46923a1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a9a859c6075a0b4158a4b46923a1df">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_24_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_24_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d518149bd354f222227f0fe5edb56aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d518149bd354f222227f0fe5edb56aa">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_24_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_24_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd39ca3d2e41d900928166ccde6167d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd39ca3d2e41d900928166ccde6167d3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_24_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_24_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9465fea2b5a6d2b898ecc5d0e0cfe00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9465fea2b5a6d2b898ecc5d0e0cfe00">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_25_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_25_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13d0d32c806c1da5d0fa6437d188d8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d0d32c806c1da5d0fa6437d188d8c8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_25_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_25_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1197c183301e9b48821d5ae0faba16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1197c183301e9b48821d5ae0faba16a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_25_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_25_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a208f8ba9eafb27d5ed1e9b2fb07ad660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a208f8ba9eafb27d5ed1e9b2fb07ad660">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_26_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_26_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae08b28650fb1e50c11ade53b6081c7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08b28650fb1e50c11ade53b6081c7e2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_26_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_26_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14c54db5ff82f2700017ac9fe4cd1d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c54db5ff82f2700017ac9fe4cd1d44">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_26_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_26_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59e7e87f93d1995abcedb3c9f7c094ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e7e87f93d1995abcedb3c9f7c094ff">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_27_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_27_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d4f086b78a81503af2b0733caeb622f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4f086b78a81503af2b0733caeb622f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_27_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_27_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6254fa2270051b88208b4773d19e47dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6254fa2270051b88208b4773d19e47dd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR6_PRI_27_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR6_PRI_27_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9598123e1c1c140b6211ae2c43608281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9598123e1c1c140b6211ae2c43608281">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_28_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_28_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca8999c929a8da60e15f11f179ae8938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8999c929a8da60e15f11f179ae8938">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_28_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_28_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89669342481230809e10ef4ef8a13b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89669342481230809e10ef4ef8a13b62">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_28_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_28_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58c34be6908420d2e9b5c9d21a6dcdbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c34be6908420d2e9b5c9d21a6dcdbd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_29_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_29_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a14e7aae4452a11ea3d8272a4e97063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a14e7aae4452a11ea3d8272a4e97063">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_29_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_29_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9f146f8e627f9682cdf200751f6898b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f146f8e627f9682cdf200751f6898b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_29_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_29_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb2a49f88a14bdfdaa8bc008e5f01e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2a49f88a14bdfdaa8bc008e5f01e8c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_30_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_30_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab181d807d652cb1bf0785f01a0440023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab181d807d652cb1bf0785f01a0440023">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_30_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_30_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6ef558f4729309f684ca8009d646f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ef558f4729309f684ca8009d646f1d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_30_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_30_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57c9809df1649b9eeed58377ccbd4966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c9809df1649b9eeed58377ccbd4966">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_31_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_31_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94d0489cda2ad430fabf13a75afecf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d0489cda2ad430fabf13a75afecf9c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_31_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_31_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b6be9540b75d80e47f790a9a9f71b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6be9540b75d80e47f790a9a9f71b67">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR7_PRI_31_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR7_PRI_31_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a947d227aa422aa4c0b58a0a9aa02c1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947d227aa422aa4c0b58a0a9aa02c1cd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR8_PRI_32_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR8_PRI_32_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc143c9183ae5c14db884bf277c86c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc143c9183ae5c14db884bf277c86c62">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR8_PRI_32_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR8_PRI_32_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03ac03b57b5c9124d231ade8d132560d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ac03b57b5c9124d231ade8d132560d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR8_PRI_32_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR8_PRI_32_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcc7a29f431fd86f6b7a1266fef64ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc7a29f431fd86f6b7a1266fef64ea9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR8_PRI_33_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR8_PRI_33_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9c2fa1864a608e51b0ac1aa7bb3e043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c2fa1864a608e51b0ac1aa7bb3e043">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR8_PRI_33_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR8_PRI_33_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35efb83057f528807c86a1f82c9699d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35efb83057f528807c86a1f82c9699d3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_IPR8_PRI_33_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_IPR8_PRI_33_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbbc8d9af8c88434586ae4d8c9cf57cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbc8d9af8c88434586ae4d8c9cf57cc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff15e87e148c34be6f58ecdf6908d053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff15e87e148c34be6f58ecdf6908d053">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA0_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA0_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29e4c10a66f5164fdc265ed264dfc15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e4c10a66f5164fdc265ed264dfc15d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA0_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA0_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99a5318c52f2048703b585dbf7dd37b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a5318c52f2048703b585dbf7dd37b5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA0_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb80d283a231b40ee7c2c9cb21ab7920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb80d283a231b40ee7c2c9cb21ab7920">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e424554b74495caee376dbf34b0317e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e424554b74495caee376dbf34b0317e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA10&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4a1c9c25a9d3fbcfd622bd393c5fbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a1c9c25a9d3fbcfd622bd393c5fbed">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA10_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA10_BITN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a394dee108d22816f3d482616b49e0638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394dee108d22816f3d482616b49e0638">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA10_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA10_M&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc82ebe1177b9ba8898554de39e6f57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc82ebe1177b9ba8898554de39e6f57c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA10_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA10_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6209a9d952080a770d023afa5ab1a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6209a9d952080a770d023afa5ab1a7e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA11&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12f3a9f657818e6c4562ae164f6f1577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12f3a9f657818e6c4562ae164f6f1577">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA11_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA11_BITN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8fde3168946bc10af449a02a2cf1047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8fde3168946bc10af449a02a2cf1047">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA11_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA11_M&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5975c4a257ae79f93fac1940470035fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5975c4a257ae79f93fac1940470035fd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA11_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA11_S&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab0e568afb00172a7fc45e8d48d3c0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab0e568afb00172a7fc45e8d48d3c0fc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA12&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e94170efd4f38ae1f4f83a33c41f515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e94170efd4f38ae1f4f83a33c41f515">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA12_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA12_BITN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4af42eb46e01da33192d4896366c4a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af42eb46e01da33192d4896366c4a4c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA12_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA12_M&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ddc1e1fb646b4a625e9ade0b6b9999f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ddc1e1fb646b4a625e9ade0b6b9999f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA12_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA12_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5cd9ab327aa5faa5f71c2500ab851c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5cd9ab327aa5faa5f71c2500ab851c1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA13&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85647478a375883741fd170a4c2f0793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85647478a375883741fd170a4c2f0793">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA13_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA13_BITN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7ba5093835fa156b99ecc71efd669dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ba5093835fa156b99ecc71efd669dd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA13_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA13_M&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb4f18677e99922e4fa70944e14409e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4f18677e99922e4fa70944e14409e6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA13_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA13_S&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ee027c1ab475176117c06469e44de8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ee027c1ab475176117c06469e44de8e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA14&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebb15f9eb78763d5d766f759fc47ddee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebb15f9eb78763d5d766f759fc47ddee">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA14_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA14_BITN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed34839b4af8ffbb6b370482a0c9fd92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed34839b4af8ffbb6b370482a0c9fd92">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA14_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA14_M&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5354c2e7f3c114ca56ca90e22a8610b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5354c2e7f3c114ca56ca90e22a8610b5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA14_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA14_S&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa9ab12d9a7cb03efd83ca523c639b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa9ab12d9a7cb03efd83ca523c639b2d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA15&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0a0b4e4d4dddb5388f81e82f6536704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0a0b4e4d4dddb5388f81e82f6536704">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA15_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA15_BITN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ebc33065d44f6ca93b178c9e0c718e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebc33065d44f6ca93b178c9e0c718e1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA15_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA15_M&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a240b751c39ffe54e3d4190446d4a5e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240b751c39ffe54e3d4190446d4a5e05">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA15_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA15_S&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d99cac62c85400d7711b6427d4a297c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d99cac62c85400d7711b6427d4a297c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA16&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c0c66e92a14b29f51569ef28ac8e7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0c66e92a14b29f51569ef28ac8e7ee">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA16_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA16_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37ae19ea8cd0788e184cac8d6a856646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ae19ea8cd0788e184cac8d6a856646">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA16_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA16_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac10cbd9530701a2037b9c3d29fe4470e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac10cbd9530701a2037b9c3d29fe4470e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA16_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA16_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab491cba817135302e69000e3fb8353ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab491cba817135302e69000e3fb8353ba">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA17&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa928dad30b6941842c927e204051b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa928dad30b6941842c927e204051b1f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA17_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA17_BITN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a545e6a34f8e2fd9c2af634fbec739c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545e6a34f8e2fd9c2af634fbec739c3b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA17_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA17_M&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33adeb09846b75be9f8b0720c36199b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33adeb09846b75be9f8b0720c36199b1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA17_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA17_S&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae72596373b9e2867bfa36de6079b7b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae72596373b9e2867bfa36de6079b7b91">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA18&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a155d1b151643d062568ee60c08f2a090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155d1b151643d062568ee60c08f2a090">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA18_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA18_BITN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4c43614274b8e1cea695aae82343f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c43614274b8e1cea695aae82343f13">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA18_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA18_M&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8be4adf5e035ea3d856228f1ea4b23cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be4adf5e035ea3d856228f1ea4b23cd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA18_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA18_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0de5f67368aabecc4822b640365dfde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0de5f67368aabecc4822b640365dfde">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA19&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21276c9e0dc81c4344446ffb48c52e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21276c9e0dc81c4344446ffb48c52e9b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA19_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA19_BITN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aad1b43c11047f8e586be487b7736ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aad1b43c11047f8e586be487b7736ae">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA19_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA19_M&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69a561cf621b3b3d9c96fd861f27d53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a561cf621b3b3d9c96fd861f27d53a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA19_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA19_S&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88af7a553ae65819843aa1a884aa1695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88af7a553ae65819843aa1a884aa1695">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA1_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA1_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07a3da9a7aca798183d4ae427f4f9377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a3da9a7aca798183d4ae427f4f9377">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA1_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acca1184363d56a516ff1e3f515a1b5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca1184363d56a516ff1e3f515a1b5ba">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA1_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA1_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a864aecf97c258907319184c75a75fff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864aecf97c258907319184c75a75fff4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5286e484418642d36333f8f0a55fe7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5286e484418642d36333f8f0a55fe7b8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA20&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4913d252db8cf21a26c6f7bb14d20dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4913d252db8cf21a26c6f7bb14d20dda">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA20_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA20_BITN&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e21f4a5d989396741019d5cab8a11cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e21f4a5d989396741019d5cab8a11cc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA20_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA20_M&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88fe7139948e02ea7f38fb8026ebf983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fe7139948e02ea7f38fb8026ebf983">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA20_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA20_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22a5f2a51ad29ca702b10bc6f3ac84ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a5f2a51ad29ca702b10bc6f3ac84ec">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA21&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51d8f15671f1de4e0b8d768849b9013c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d8f15671f1de4e0b8d768849b9013c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA21_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA21_BITN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b8d0677e9fbea0dbc7b19c1bb7d4e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8d0677e9fbea0dbc7b19c1bb7d4e6d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA21_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA21_M&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a390176750765d0010c076b0167165818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390176750765d0010c076b0167165818">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA21_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA21_S&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5372588b974a94c5c93b6930356844d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5372588b974a94c5c93b6930356844d6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA22&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad322b2a8a8194b33ef90b6d30508cded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad322b2a8a8194b33ef90b6d30508cded">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA22_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA22_BITN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab48a85ccde96ce84b13ca0853d2a8499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48a85ccde96ce84b13ca0853d2a8499">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA22_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA22_M&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a760e814c70c964eda1ebad3ba4cd40b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760e814c70c964eda1ebad3ba4cd40b3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA22_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA22_S&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a673cef310b2bfee1eaf09dffeeb8ccda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a673cef310b2bfee1eaf09dffeeb8ccda">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA23&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfbb6cf643457b74308efd7d1d11fb12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfbb6cf643457b74308efd7d1d11fb12">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA23_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA23_BITN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2837df53c81d6fcd98318dd015b58463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2837df53c81d6fcd98318dd015b58463">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA23_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA23_M&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a512efc929b8475deb54a9566d920fe85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512efc929b8475deb54a9566d920fe85">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA23_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA23_S&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af64b88e07db366e66fba16ae3e7e0f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64b88e07db366e66fba16ae3e7e0f2e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA24&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68f4e45f9c257d6dbb205f062db391e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f4e45f9c257d6dbb205f062db391e5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA24_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA24_BITN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7691be105eb62bba35618fa79788321f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7691be105eb62bba35618fa79788321f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA24_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA24_M&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2d1ebf069e4573641973aad24b69824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d1ebf069e4573641973aad24b69824">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA24_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA24_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a78fd6e1f7a4e031514a9722c91fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a78fd6e1f7a4e031514a9722c91fd97">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA25&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35f91e3729da96fa28f6a2b1f77ecb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f91e3729da96fa28f6a2b1f77ecb17">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA25_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA25_BITN&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab81f645d8e4fc87d77a546eabc8c3853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81f645d8e4fc87d77a546eabc8c3853">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA25_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA25_M&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5e04f15476946d24d7a87bf6170d2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e04f15476946d24d7a87bf6170d2fb">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA25_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA25_S&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0cc1e4c88fcc1a2cfa92c0d51141a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0cc1e4c88fcc1a2cfa92c0d51141a14">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA26&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7ca42f7f9a8630a99ff1cc6a224dd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ca42f7f9a8630a99ff1cc6a224dd55">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA26_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA26_BITN&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dcb60cc1cecb13343483bf130f7b572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dcb60cc1cecb13343483bf130f7b572">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA26_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA26_M&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cf2bd0232b5cca0550b4c2faaa0ced9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf2bd0232b5cca0550b4c2faaa0ced9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA26_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA26_S&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a020ab27272510ff9aa07f7e59d00ed08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a020ab27272510ff9aa07f7e59d00ed08">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA27&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a528a217ff8047ba8abc9547c5fce5442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528a217ff8047ba8abc9547c5fce5442">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA27_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA27_BITN&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad35a06fd6f5e52bde0fcd8351b55c805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35a06fd6f5e52bde0fcd8351b55c805">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA27_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA27_M&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e5e54ffa2a26655b3ab991c9e3c1d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5e54ffa2a26655b3ab991c9e3c1d3c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA27_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA27_S&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40603fcbc128cecc1991df73ac7f0a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40603fcbc128cecc1991df73ac7f0a4c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA28&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a731b9c0ca4c03756a90b3301542feeaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a731b9c0ca4c03756a90b3301542feeaf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA28_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA28_BITN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5110e25c1390abdcca804a7c2338993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5110e25c1390abdcca804a7c2338993">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA28_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA28_M&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae66f03a05e95ae4692a1e309291141e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66f03a05e95ae4692a1e309291141e0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA28_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA28_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f67b422470eb4c9321fde8fe3eddd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f67b422470eb4c9321fde8fe3eddd30">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA29&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71424b49068f16b53b4ad33f1d059083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71424b49068f16b53b4ad33f1d059083">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA29_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA29_BITN&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d3cdbf04ad664df3e892b9e29563df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3cdbf04ad664df3e892b9e29563df9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA29_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA29_M&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d20ece4ebdf78adde63a36851e44da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d20ece4ebdf78adde63a36851e44da5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA29_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA29_S&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1142363b87ea8aed0b48a049d285fbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1142363b87ea8aed0b48a049d285fbb0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA2_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA2_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32e3851c18a11ed9f20274f7f1ad292c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e3851c18a11ed9f20274f7f1ad292c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA2_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA2_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72de7734f70785a28a35bb7f804ffa2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72de7734f70785a28a35bb7f804ffa2a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA2_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA2_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada459ba92cca1395cb2591f1dcc4cda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada459ba92cca1395cb2591f1dcc4cda8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89f5e00e8fc3e286745a5dd6753ffdd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f5e00e8fc3e286745a5dd6753ffdd6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA30&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a192b0795a83207a28d8cde9205930a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192b0795a83207a28d8cde9205930a44">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA30_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA30_BITN&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3284ee570da1c6da4d88a14fdca4a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3284ee570da1c6da4d88a14fdca4a8d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA30_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA30_M&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab29cbab35c1772627eca2f8f6869d51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab29cbab35c1772627eca2f8f6869d51b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA30_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA30_S&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6a35c23e02dad138e05db1480a70f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a35c23e02dad138e05db1480a70f3b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab79cf414493316193e5f5fe8ad0ce4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79cf414493316193e5f5fe8ad0ce4ac">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA31_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA31_BITN&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae41dbc0699313989e92e8ff4d5084c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41dbc0699313989e92e8ff4d5084c6d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA31_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA31_M&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9aa48002464b4d87077bc0c5d118927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9aa48002464b4d87077bc0c5d118927">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA31_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA31_S&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8483d147656709d86f5b4aef8ed27471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8483d147656709d86f5b4aef8ed27471">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA3_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA3_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad01e2b7a973c0f551c2c21cf09da284e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01e2b7a973c0f551c2c21cf09da284e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA3_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA3_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cf4dd9e204f450aa003a523b3e419ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf4dd9e204f450aa003a523b3e419ab">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA3_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA3_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaf20a5f4a02aa5806a1e890d60e7499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf20a5f4a02aa5806a1e890d60e7499">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA4&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5657c5f37aba080fa83af5f8ca92c9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5657c5f37aba080fa83af5f8ca92c9d4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA4_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA4_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b7e1b033070c86a48ba2d0c0a7c6a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7e1b033070c86a48ba2d0c0a7c6a99">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA4_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA4_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f43e2a7f63dc1efe0e4a8c7b34f20ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f43e2a7f63dc1efe0e4a8c7b34f20ab">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA4_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA4_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ceec4ca2c0ff11c868633a92cade330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ceec4ca2c0ff11c868633a92cade330">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa68ccee12f63ff37084a824e34fe899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa68ccee12f63ff37084a824e34fe899">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA5_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA5_BITN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa143d7ece6e25e0b6bb368b29aa720e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa143d7ece6e25e0b6bb368b29aa720e5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA5_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA5_M&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3652bc5bce514c2f878a3cc99a75a669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3652bc5bce514c2f878a3cc99a75a669">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA5_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA5_S&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32ade4520d940c9561f697c08ecbae63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ade4520d940c9561f697c08ecbae63">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA6&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8980bfe709de6127eef541b168c7aadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8980bfe709de6127eef541b168c7aadf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA6_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA6_BITN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad71c1621691022ca85e79b5b9214a985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71c1621691022ca85e79b5b9214a985">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA6_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA6_M&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae91a018240edca7b8e0a0eae5ef4db59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae91a018240edca7b8e0a0eae5ef4db59">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA6_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA6_S&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1b35fad5e7fce0fa22b7c98418a70d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b35fad5e7fce0fa22b7c98418a70d0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA7&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2862df42f81c15b6a4f6923a441cf4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2862df42f81c15b6a4f6923a441cf4a2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA7_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA7_BITN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23720b84cb8a4702291ce5aec7dfbfee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23720b84cb8a4702291ce5aec7dfbfee">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA7_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA7_M&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f344a7e0551fd5cadcee367b9582c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f344a7e0551fd5cadcee367b9582c73">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA7_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA7_S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a592c9748c9759988d94d2b09361f5874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592c9748c9759988d94d2b09361f5874">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA8&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06ed6dd1eab8712e1a2b61ce7f453a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ed6dd1eab8712e1a2b61ce7f453a43">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA8_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA8_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12f588110f400a0559538b82f736c9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12f588110f400a0559538b82f736c9b9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA8_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA8_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ff196438ce4a7bc387436af46b94ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff196438ce4a7bc387436af46b94ba1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA8_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA8_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b1411a8f0829e3f4ce0190606fc90d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1411a8f0829e3f4ce0190606fc90d3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA9&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afffed15d41a64a41c16436c3cca0e5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afffed15d41a64a41c16436c3cca0e5dd">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA9_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA9_BITN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5578510dbe19aca38b4b865b820f6e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5578510dbe19aca38b4b865b820f6e9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA9_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA9_M&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a859245b409b0b39887cc57ec5b1c0e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859245b409b0b39887cc57ec5b1c0e4d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER0_SETENA9_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER0_SETENA9_S&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a542fce94156fde758ef0b2954cbb0272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542fce94156fde758ef0b2954cbb0272">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER1_SETENA32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER1_SETENA32&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e47a467e7ab20881296a7788788e02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e47a467e7ab20881296a7788788e02d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER1_SETENA32_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER1_SETENA32_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7ae60da7ee44d34ad4704a4dd7b644d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7ae60da7ee44d34ad4704a4dd7b644d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER1_SETENA32_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER1_SETENA32_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace5c6ad3631d02db9cf4eff72d8c0418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5c6ad3631d02db9cf4eff72d8c0418">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER1_SETENA32_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER1_SETENA32_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb1e45757da9ee3b6f2c5124f0cefdc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1e45757da9ee3b6f2c5124f0cefdc8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER1_SETENA33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER1_SETENA33&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0115ef739124d29546a637f2dc12145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0115ef739124d29546a637f2dc12145">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER1_SETENA33_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER1_SETENA33_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e8112be2200c4c2ead2d8bf8f143392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e8112be2200c4c2ead2d8bf8f143392">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER1_SETENA33_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER1_SETENA33_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7749482af89e3d482fbcaa1633ea118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7749482af89e3d482fbcaa1633ea118">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISER1_SETENA33_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISER1_SETENA33_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4dda52d7ea736c2e1e162ed42ec7f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4dda52d7ea736c2e1e162ed42ec7f41">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9efa255c3b61eac13f489e565b2ea630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9efa255c3b61eac13f489e565b2ea630">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND0_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND0_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a270df55cc711f90744ba42225cf45c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270df55cc711f90744ba42225cf45c22">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND0_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND0_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cd053c16b6140db060cb3608766427f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd053c16b6140db060cb3608766427f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND0_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5749feb8420b50a3f20fb5cfbea7994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5749feb8420b50a3f20fb5cfbea7994">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89cb7d18381a3de918b9514cfb3150c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89cb7d18381a3de918b9514cfb3150c8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND10&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a079056106a626d3f85e5cc20186cadf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079056106a626d3f85e5cc20186cadf8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND10_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND10_BITN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a062fd5d690953e443fc332ad22984218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062fd5d690953e443fc332ad22984218">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND10_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND10_M&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10574ff1f0cc36ff1dc45dd2dc5e9d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10574ff1f0cc36ff1dc45dd2dc5e9d2b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND10_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND10_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc43661b517ab5eca2480df939a9eb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc43661b517ab5eca2480df939a9eb28">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND11&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada520ee2aee5790ec29cf27b1d554239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada520ee2aee5790ec29cf27b1d554239">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND11_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND11_BITN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a466159739ca1c45c2facd11a3a7da4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466159739ca1c45c2facd11a3a7da4fc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND11_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND11_M&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac88ae6f2d02b4aab93bc49c104964e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88ae6f2d02b4aab93bc49c104964e28">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND11_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND11_S&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b7b8dd99b40754c5cbb559517d5124c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7b8dd99b40754c5cbb559517d5124c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND12&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24fd31160c8de8dce790f9185849ff82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fd31160c8de8dce790f9185849ff82">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND12_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND12_BITN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acebf17b107fdf7da8c7f4170e512b340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebf17b107fdf7da8c7f4170e512b340">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND12_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND12_M&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae23e35ace74f2160b3e843a92f2f12d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23e35ace74f2160b3e843a92f2f12d6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND12_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND12_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a0dbcd753304633564bb8c43d012b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0dbcd753304633564bb8c43d012b4a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND13&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06aa90223621221f56d0acb98d0adece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06aa90223621221f56d0acb98d0adece">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND13_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND13_BITN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92e7d0c3912afd674d5849dbb0f5f034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e7d0c3912afd674d5849dbb0f5f034">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND13_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND13_M&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32feee4de561a261a4266add1ffd010f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32feee4de561a261a4266add1ffd010f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND13_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND13_S&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc8cb6007748aeaba6ed4c8d628dba3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc8cb6007748aeaba6ed4c8d628dba3b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND14&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a965af6a2ed5bfe14595b62c691b60595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965af6a2ed5bfe14595b62c691b60595">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND14_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND14_BITN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e061509db14d32d4648372c0a9f0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e061509db14d32d4648372c0a9f0df">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND14_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND14_M&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22c88a8d857e12a8bd7cf5f98b57f01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c88a8d857e12a8bd7cf5f98b57f01a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND14_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND14_S&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad174e8494f272f0e308a7e5913d87a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad174e8494f272f0e308a7e5913d87a8d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND15&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e8c9c5dee326a647f4e037b555f0caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8c9c5dee326a647f4e037b555f0caa">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND15_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND15_BITN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50c413e2d6e463545be4520bb40ce4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c413e2d6e463545be4520bb40ce4fc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND15_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND15_M&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37d7b4c303816a9c3195208885b03408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d7b4c303816a9c3195208885b03408">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND15_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND15_S&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb3e53ce9e868a1def5508d304b54ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb3e53ce9e868a1def5508d304b54ee3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND16&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a202e02a60b47796fb088df507df592f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202e02a60b47796fb088df507df592f4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND16_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND16_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16c75f40397bb5e33527ff1df0069b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c75f40397bb5e33527ff1df0069b37">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND16_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND16_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f0e6058c9b092ae45a2f3d81e751001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0e6058c9b092ae45a2f3d81e751001">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND16_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND16_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac235331d3fb64b1cd2248fa7abfa2a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac235331d3fb64b1cd2248fa7abfa2a03">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND17&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c736fabd78471616a560e6d81c8f2cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c736fabd78471616a560e6d81c8f2cc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND17_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND17_BITN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f71224e2ec8b52af5bf7f566760b304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f71224e2ec8b52af5bf7f566760b304">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND17_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND17_M&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa569aa3def422be75a1eef3c945bf2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa569aa3def422be75a1eef3c945bf2b3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND17_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND17_S&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73371d771bdade05e3698c488e64929f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73371d771bdade05e3698c488e64929f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND18&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a048ec32bf981061e88f481c017258fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048ec32bf981061e88f481c017258fea">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND18_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND18_BITN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95367e894ab8c4d80beafe30f0d9a9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95367e894ab8c4d80beafe30f0d9a9e3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND18_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND18_M&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3c2dd081e536a89c7600ae9f515fc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c2dd081e536a89c7600ae9f515fc9d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND18_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND18_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab541835f8128638a5e92ccc2f99bf2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab541835f8128638a5e92ccc2f99bf2b7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND19&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9116624873479ee46eccce01daec0979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9116624873479ee46eccce01daec0979">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND19_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND19_BITN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaacf152917d01ce7a681d56f7bd9b009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaacf152917d01ce7a681d56f7bd9b009">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND19_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND19_M&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a195ccb58e3671ce5ac0f4fa437fa8160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195ccb58e3671ce5ac0f4fa437fa8160">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND19_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND19_S&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4966507bcaafdabea8c2ef536e704b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4966507bcaafdabea8c2ef536e704b75">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND1_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND1_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae28efbff4d40fad9d9d8d4787d8c83f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae28efbff4d40fad9d9d8d4787d8c83f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND1_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98a5f718fa23a32c6cdd5d5caa631529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a5f718fa23a32c6cdd5d5caa631529">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND1_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND1_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c73df704a2cb6e3938bae17093e6f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c73df704a2cb6e3938bae17093e6f5c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa14fb507237c480fd1b406adeaf50619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa14fb507237c480fd1b406adeaf50619">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND20&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3a9ddd9c5447f79e76ebef620af486e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a9ddd9c5447f79e76ebef620af486e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND20_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND20_BITN&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6532c8673a4726113e3c9ccaa403ba09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6532c8673a4726113e3c9ccaa403ba09">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND20_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND20_M&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaccf80bbca070ca306869739d6d2ee2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaccf80bbca070ca306869739d6d2ee2f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND20_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND20_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a373efbf15c16156d30299f25cdea5776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373efbf15c16156d30299f25cdea5776">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND21&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae59d5a28096ad326f6320d8381179148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59d5a28096ad326f6320d8381179148">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND21_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND21_BITN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af43754174e155086fa8452e1f3747b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af43754174e155086fa8452e1f3747b9e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND21_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND21_M&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fb47bf3eafdaff9141b15b92c6cbee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb47bf3eafdaff9141b15b92c6cbee3">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND21_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND21_S&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cdd422816df073c298989a5dece0a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cdd422816df073c298989a5dece0a17">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND22&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3df21a27dbad59eba1d8ea2606cd94d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df21a27dbad59eba1d8ea2606cd94d8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND22_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND22_BITN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a901d3de0db52f11142987fe7c0cc86b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901d3de0db52f11142987fe7c0cc86b0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND22_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND22_M&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67cf159396d60fe80e805c5a76bd230e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67cf159396d60fe80e805c5a76bd230e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND22_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND22_S&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a949285365929fcf29748af5457ae5a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949285365929fcf29748af5457ae5a25">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND23&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ff5a2b7c6785b70bb794bd00ce5e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ff5a2b7c6785b70bb794bd00ce5e4c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND23_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND23_BITN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa16cd9b946ca871987affa23b8f666d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa16cd9b946ca871987affa23b8f666d1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND23_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND23_M&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a662fd9a5d7601faa30b15833c84f614c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662fd9a5d7601faa30b15833c84f614c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND23_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND23_S&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff27905fae1b879047451761ac382103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff27905fae1b879047451761ac382103">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND24&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab46e8a11122c97dfe3769678c8e033fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46e8a11122c97dfe3769678c8e033fc">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND24_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND24_BITN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fac3dfae224931064a1962f25a65f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fac3dfae224931064a1962f25a65f44">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND24_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND24_M&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae63a49c416306ea97c35f15d6cfa2882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63a49c416306ea97c35f15d6cfa2882">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND24_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND24_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac772d3a55fd35641df63476e6c62339c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac772d3a55fd35641df63476e6c62339c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND25&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6480511dade216ed2aa090817c9528e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6480511dade216ed2aa090817c9528e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND25_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND25_BITN&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fc28347ca91b47cb8e9ce68cd933ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc28347ca91b47cb8e9ce68cd933ce0">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND25_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND25_M&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7763cd812de1df052d1ef2cb880d9cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7763cd812de1df052d1ef2cb880d9cd9">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND25_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND25_S&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a79982b9804c7463b7449e65a0afe11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a79982b9804c7463b7449e65a0afe11">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND26&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cefb8cfc82015534ddd032cdd1bd8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cefb8cfc82015534ddd032cdd1bd8f4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND26_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND26_BITN&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0382e1f053127250fb12aac627626413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0382e1f053127250fb12aac627626413">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND26_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND26_M&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32b0dbb407a185f5c50d821f52774d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b0dbb407a185f5c50d821f52774d04">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND26_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND26_S&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b173f331c59814968c18261be200055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b173f331c59814968c18261be200055">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND27&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad76d439f6bfa870cbe2985d35e893319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76d439f6bfa870cbe2985d35e893319">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND27_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND27_BITN&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5a64fa8921e090fef399a1ebba9a823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a64fa8921e090fef399a1ebba9a823">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND27_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND27_M&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8e386a5fff813b30d932ee893162c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8e386a5fff813b30d932ee893162c48">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND27_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND27_S&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00d8ef2a1e46ee6aa80e3443c602df85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d8ef2a1e46ee6aa80e3443c602df85">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND28&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ea5c29a7eae28cbf778a1dbec5ae85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea5c29a7eae28cbf778a1dbec5ae85a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND28_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND28_BITN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a801b36e5f2f73f8bd37b2b148260a9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801b36e5f2f73f8bd37b2b148260a9d6">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND28_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND28_M&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd783337a6ea08c21085d0c93a11289c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd783337a6ea08c21085d0c93a11289c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND28_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND28_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb6bcdcd79189c5ed799d9bfead403bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6bcdcd79189c5ed799d9bfead403bf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND29&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee6aec02599da0224ca62458fe314f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6aec02599da0224ca62458fe314f42">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND29_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND29_BITN&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90901ce64482d2258803303500faba6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90901ce64482d2258803303500faba6d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND29_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND29_M&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b0c0d1922c5de49d703b1b08546fc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0c0d1922c5de49d703b1b08546fc7e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND29_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND29_S&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3fc22a5abc4c7f0da24f8a77b2e6da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3fc22a5abc4c7f0da24f8a77b2e6da5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND2_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND2_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a2fdfae6faeda341c5dbbcd17a7088a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2fdfae6faeda341c5dbbcd17a7088a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND2_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND2_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab566692ce58d0f38367a856cde31a37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab566692ce58d0f38367a856cde31a37d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND2_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND2_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b8d51f9c1288d1602b6d507e6087f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b8d51f9c1288d1602b6d507e6087f12">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20812592d0a07af0112d8f5bdf239b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20812592d0a07af0112d8f5bdf239b11">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND30&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40db3e7cbe1faf64129fc6e77af3383a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40db3e7cbe1faf64129fc6e77af3383a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND30_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND30_BITN&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af85bb97b1a31bb32f33ab95469e6d131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85bb97b1a31bb32f33ab95469e6d131">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND30_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND30_M&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec3f339b6886675842c2c7126cb39f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec3f339b6886675842c2c7126cb39f57">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND30_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND30_S&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad46015910b66845faaa14215926dd42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46015910b66845faaa14215926dd42b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e33ea249dc726264398da1c5266bee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e33ea249dc726264398da1c5266bee5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND31_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND31_BITN&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a611b22cc246deeb128bd02b0e15bc5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611b22cc246deeb128bd02b0e15bc5a8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND31_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND31_M&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5649f0225a402dc3d604a9a6364c0463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5649f0225a402dc3d604a9a6364c0463">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND31_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND31_S&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06aa678e119889ef06e5c20327ce3cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06aa678e119889ef06e5c20327ce3cea">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND3_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND3_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6516d7f3c274153a160adb2a58f1b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6516d7f3c274153a160adb2a58f1b7e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND3_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND3_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c059dc42fb51991f597b4be8676af75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c059dc42fb51991f597b4be8676af75">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND3_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND3_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3173c534fd392eb06e62ea02373fb68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3173c534fd392eb06e62ea02373fb68b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND4&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59b5187793ac538f232c712831441911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59b5187793ac538f232c712831441911">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND4_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND4_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2baff1d8f6146e87b259f063dab56adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2baff1d8f6146e87b259f063dab56adf">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND4_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND4_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ccad2705fba0cded23c5d6ccdf8f961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ccad2705fba0cded23c5d6ccdf8f961">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND4_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND4_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe7d72f550ce2b02c82b95dab897b42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe7d72f550ce2b02c82b95dab897b42b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1feeed41b82e0d5f2b047876d3bdecc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1feeed41b82e0d5f2b047876d3bdecc8">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND5_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND5_BITN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8822b21ec5ffc683af4eab0cdaa2025f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8822b21ec5ffc683af4eab0cdaa2025f">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND5_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND5_M&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab02f1925826ebc1de650638c4b61cd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab02f1925826ebc1de650638c4b61cd90">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND5_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND5_S&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9059f88539bdaae48400e8c11ee5cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9059f88539bdaae48400e8c11ee5cd5">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND6&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdf0820d12e663dbba7e25a67fb253a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf0820d12e663dbba7e25a67fb253a2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND6_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND6_BITN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaff3296e5fa721a17f984a349b6d8a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff3296e5fa721a17f984a349b6d8a44">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND6_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND6_M&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78ac56d4e234a75b350aa66fe90e3e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ac56d4e234a75b350aa66fe90e3e1e">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND6_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND6_S&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a316724fdeb8edfeeba760c551970376c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316724fdeb8edfeeba760c551970376c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND7&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8a0edc72397a3399f3b8b1fb3962605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8a0edc72397a3399f3b8b1fb3962605">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND7_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND7_BITN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0dd7c4c928a4ed43ef2466aea7f8c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0dd7c4c928a4ed43ef2466aea7f8c05">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND7_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND7_M&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf61708f5ed59097a1711269c496c0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf61708f5ed59097a1711269c496c0f4">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND7_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND7_S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99b426dfcb8f032edb667a15b8ea47e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b426dfcb8f032edb667a15b8ea47e7">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND8&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca94ce2f9e4b22dbd992983523a18479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca94ce2f9e4b22dbd992983523a18479">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND8_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND8_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f09c506f556c05a781f1fde74affea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f09c506f556c05a781f1fde74affea2">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND8_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND8_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67c92ee01ab6470202273147fc68e035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c92ee01ab6470202273147fc68e035">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND8_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND8_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb0d17d6f4074f7e9bbc91c3aba706fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb0d17d6f4074f7e9bbc91c3aba706fe">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND9&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9d7539766bba1dd4b6d3cdae186215d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d7539766bba1dd4b6d3cdae186215d">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND9_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND9_BITN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a307f79b8bb510a4f260ef7774377ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a307f79b8bb510a4f260ef7774377ab">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND9_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND9_M&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accfbf4530825e3fb75244d9a1e290d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accfbf4530825e3fb75244d9a1e290d61">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR0_SETPEND9_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR0_SETPEND9_S&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab217c1df14d74428f29590fc24a60d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab217c1df14d74428f29590fc24a60d73">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR1_SETPEND32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR1_SETPEND32&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbb5587bb0e244658be186bba732863a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbb5587bb0e244658be186bba732863a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR1_SETPEND32_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR1_SETPEND32_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a5dacadd670a1badcbf2eb9bc2f6e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a5dacadd670a1badcbf2eb9bc2f6e0a">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR1_SETPEND32_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR1_SETPEND32_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb1bb2a021d8bc65987bb3e0a1316e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1bb2a021d8bc65987bb3e0a1316e9c">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR1_SETPEND32_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR1_SETPEND32_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09469224e8ef3de8343c1b1a052549ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09469224e8ef3de8343c1b1a052549ea">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR1_SETPEND33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR1_SETPEND33&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09299955c9e95e7610ffbfc9c134697b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09299955c9e95e7610ffbfc9c134697b">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR1_SETPEND33_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR1_SETPEND33_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8f627ec7fb0b5e0d8c99e5f3baccfea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8f627ec7fb0b5e0d8c99e5f3baccfea">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR1_SETPEND33_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR1_SETPEND33_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade5c67e275e8c2f2f154d534c98331a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5c67e275e8c2f2f154d534c98331a1">&#9670;&nbsp;</a></span>CPU_SCS_NVIC_ISPR1_SETPEND33_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_NVIC_ISPR1_SETPEND33_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6a0ee6ed21afd34a2745a667479ba75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a0ee6ed21afd34a2745a667479ba75">&#9670;&nbsp;</a></span>CPU_SCS_O_ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ACTLR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af24e0ea061dacce496694b25a2f901b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24e0ea061dacce496694b25a2f901b5">&#9670;&nbsp;</a></span>CPU_SCS_O_AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_AFSR&#160;&#160;&#160;0x00000D3C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6111ea733c802496e9876a94cc28b684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6111ea733c802496e9876a94cc28b684">&#9670;&nbsp;</a></span>CPU_SCS_O_AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_AIRCR&#160;&#160;&#160;0x00000D0C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaf26180e08e9deaebe98b1ba230452b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf26180e08e9deaebe98b1ba230452b">&#9670;&nbsp;</a></span>CPU_SCS_O_BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_BFAR&#160;&#160;&#160;0x00000D38</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb22e21f4f2a3edee0b6b71bcef47a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb22e21f4f2a3edee0b6b71bcef47a2d">&#9670;&nbsp;</a></span>CPU_SCS_O_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_CCR&#160;&#160;&#160;0x00000D14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73892f473324024d9680b78c8ad84e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73892f473324024d9680b78c8ad84e1c">&#9670;&nbsp;</a></span>CPU_SCS_O_CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_CFSR&#160;&#160;&#160;0x00000D28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa48423f5c3f68b45221ec2c17002adb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48423f5c3f68b45221ec2c17002adb4">&#9670;&nbsp;</a></span>CPU_SCS_O_CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_CPACR&#160;&#160;&#160;0x00000D88</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae09e28cc795b5b93ecae74b3c931d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae09e28cc795b5b93ecae74b3c931d3">&#9670;&nbsp;</a></span>CPU_SCS_O_CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_CPUID&#160;&#160;&#160;0x00000D00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e5250cf1883b15b814816c6c702fb80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5250cf1883b15b814816c6c702fb80">&#9670;&nbsp;</a></span>CPU_SCS_O_DCRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_DCRDR&#160;&#160;&#160;0x00000DF8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51b80c4ac4f209ebf2c6eebb84f3c0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51b80c4ac4f209ebf2c6eebb84f3c0b2">&#9670;&nbsp;</a></span>CPU_SCS_O_DCRSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_DCRSR&#160;&#160;&#160;0x00000DF4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4a53317f06830e909da35f2843addc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4a53317f06830e909da35f2843addc">&#9670;&nbsp;</a></span>CPU_SCS_O_DEMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_DEMCR&#160;&#160;&#160;0x00000DFC</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba1f24ada7b0c57d2d35b6a94d3ad12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1f24ada7b0c57d2d35b6a94d3ad12f">&#9670;&nbsp;</a></span>CPU_SCS_O_DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_DFSR&#160;&#160;&#160;0x00000D30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e9b8db33401e599f0538f38cb0b7799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e9b8db33401e599f0538f38cb0b7799">&#9670;&nbsp;</a></span>CPU_SCS_O_DHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_DHCSR&#160;&#160;&#160;0x00000DF0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3063bc59e6ae3e91a201a56204d6d8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3063bc59e6ae3e91a201a56204d6d8fd">&#9670;&nbsp;</a></span>CPU_SCS_O_HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_HFSR&#160;&#160;&#160;0x00000D2C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92c94af1309f12bb3075fe1d27e3eff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92c94af1309f12bb3075fe1d27e3eff1">&#9670;&nbsp;</a></span>CPU_SCS_O_ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ICSR&#160;&#160;&#160;0x00000D04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad969be47ca5d88774faa1f3d6c3a2d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad969be47ca5d88774faa1f3d6c3a2d76">&#9670;&nbsp;</a></span>CPU_SCS_O_ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ICTR&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2098637d059eb18daf6af17a32218f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2098637d059eb18daf6af17a32218f23">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_AFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_AFR0&#160;&#160;&#160;0x00000D4C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b88bf7b2e1eb06445a9a24074aebac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b88bf7b2e1eb06445a9a24074aebac2">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_DFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_DFR0&#160;&#160;&#160;0x00000D48</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45a2ea227756d52c8fa5f18694d3024a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45a2ea227756d52c8fa5f18694d3024a">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_ISAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_ISAR0&#160;&#160;&#160;0x00000D60</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2efb85babe18648f37ef6ce19969ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2efb85babe18648f37ef6ce19969ca1">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_ISAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_ISAR1&#160;&#160;&#160;0x00000D64</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40c9ae9ac4bc7e903fcfe2d969681759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c9ae9ac4bc7e903fcfe2d969681759">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_ISAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_ISAR2&#160;&#160;&#160;0x00000D68</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa40d11343cd87b0234daf582a0934eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40d11343cd87b0234daf582a0934eab">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_ISAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_ISAR3&#160;&#160;&#160;0x00000D6C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7869ee8606cfd47fc38350b85d507a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7869ee8606cfd47fc38350b85d507a8c">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_ISAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_ISAR4&#160;&#160;&#160;0x00000D70</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d96a81de90b7323f23d7b2fedfdc899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d96a81de90b7323f23d7b2fedfdc899">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_MMFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_MMFR0&#160;&#160;&#160;0x00000D50</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2b3441d849463f7fff96f53b082f725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b3441d849463f7fff96f53b082f725">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_MMFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_MMFR1&#160;&#160;&#160;0x00000D54</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8d4ae0cc660a15bc91d0c773c7b8a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d4ae0cc660a15bc91d0c773c7b8a63">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_MMFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_MMFR2&#160;&#160;&#160;0x00000D58</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f40f5f6e108b4a5391afafafab6e601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f40f5f6e108b4a5391afafafab6e601">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_MMFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_MMFR3&#160;&#160;&#160;0x00000D5C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a833415017c026767f85218e4b8f66971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833415017c026767f85218e4b8f66971">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_PFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_PFR0&#160;&#160;&#160;0x00000D40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3d08c09430391807a4cf2a81a4a827e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d08c09430391807a4cf2a81a4a827e">&#9670;&nbsp;</a></span>CPU_SCS_O_ID_PFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_ID_PFR1&#160;&#160;&#160;0x00000D44</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3de14cd9419fe0883366ca71f479b939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de14cd9419fe0883366ca71f479b939">&#9670;&nbsp;</a></span>CPU_SCS_O_MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_MMFAR&#160;&#160;&#160;0x00000D34</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4668c9b546f8cc88c8f3a77982a6b9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4668c9b546f8cc88c8f3a77982a6b9b7">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IABR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IABR0&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0c0a3e33edc6ebfc4b664c6f3c34695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c0a3e33edc6ebfc4b664c6f3c34695">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IABR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IABR1&#160;&#160;&#160;0x00000304</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae31811f6418ef1a57748357e5111aa6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae31811f6418ef1a57748357e5111aa6b">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_ICER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_ICER0&#160;&#160;&#160;0x00000180</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eb16f4284ac31dc93aae762926bf41b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb16f4284ac31dc93aae762926bf41b">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_ICER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_ICER1&#160;&#160;&#160;0x00000184</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac66ccd8bc76f595df36d2dfc14559a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66ccd8bc76f595df36d2dfc14559a60">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_ICPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_ICPR0&#160;&#160;&#160;0x00000280</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb3c3741b1d78d77bb17c8927930e810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3c3741b1d78d77bb17c8927930e810">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_ICPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_ICPR1&#160;&#160;&#160;0x00000284</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74ea5a2f8a7f678d625533e644629913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ea5a2f8a7f678d625533e644629913">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IPR0&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2555f2b17e4a0aca3acea39e9a6e7e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2555f2b17e4a0aca3acea39e9a6e7e66">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IPR1&#160;&#160;&#160;0x00000404</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1281857cecffe8def13aa85673a8caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1281857cecffe8def13aa85673a8caf">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IPR2&#160;&#160;&#160;0x00000408</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69f4d5b05553648963e3956b3efd2a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f4d5b05553648963e3956b3efd2a4c">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IPR3&#160;&#160;&#160;0x0000040C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1ebc312e576f4e91cfc0bb31490a8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ebc312e576f4e91cfc0bb31490a8e5">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IPR4&#160;&#160;&#160;0x00000410</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0530be26f13519428227ee7ccaf06c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0530be26f13519428227ee7ccaf06c3d">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IPR5&#160;&#160;&#160;0x00000414</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4052f8c10dc8e821e2867080e103018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4052f8c10dc8e821e2867080e103018">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IPR6&#160;&#160;&#160;0x00000418</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02dad46bb25eebab76df384bcd08b8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02dad46bb25eebab76df384bcd08b8a8">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IPR7&#160;&#160;&#160;0x0000041C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a433efceeb78addc5cdfb7fda0d007543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433efceeb78addc5cdfb7fda0d007543">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_IPR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_IPR8&#160;&#160;&#160;0x00000420</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afed5c0a7fbfff3e2b681a51f9f6931c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed5c0a7fbfff3e2b681a51f9f6931c4">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_ISER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_ISER0&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad870cccae704577456001dc16a101632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad870cccae704577456001dc16a101632">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_ISER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_ISER1&#160;&#160;&#160;0x00000104</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8301b38f135ca4392708f97df8ee9c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8301b38f135ca4392708f97df8ee9c97">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_ISPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_ISPR0&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2dca5fdf2d8214fd5d82148241dbdc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2dca5fdf2d8214fd5d82148241dbdc4">&#9670;&nbsp;</a></span>CPU_SCS_O_NVIC_ISPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_NVIC_ISPR1&#160;&#160;&#160;0x00000204</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dbe5033bd9ec4360bd8893a61b2cb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbe5033bd9ec4360bd8893a61b2cb98">&#9670;&nbsp;</a></span>CPU_SCS_O_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_SCR&#160;&#160;&#160;0x00000D10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af23b8cfe6b6b93e8e850954942c46b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23b8cfe6b6b93e8e850954942c46b84">&#9670;&nbsp;</a></span>CPU_SCS_O_SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_SHCSR&#160;&#160;&#160;0x00000D24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46d6f010820a40bfe1d932902af6fa09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d6f010820a40bfe1d932902af6fa09">&#9670;&nbsp;</a></span>CPU_SCS_O_SHPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_SHPR1&#160;&#160;&#160;0x00000D18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58f1212cebcfef3f7e40f02b57401dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f1212cebcfef3f7e40f02b57401dfa">&#9670;&nbsp;</a></span>CPU_SCS_O_SHPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_SHPR2&#160;&#160;&#160;0x00000D1C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af88cd477256f492b3307b4d85f90c1dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af88cd477256f492b3307b4d85f90c1dc">&#9670;&nbsp;</a></span>CPU_SCS_O_SHPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_SHPR3&#160;&#160;&#160;0x00000D20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e4af6d7cdd5bd8649e8fc22c1be8934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4af6d7cdd5bd8649e8fc22c1be8934">&#9670;&nbsp;</a></span>CPU_SCS_O_STCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_STCR&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aa53e981e5286afccd681640b698a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa53e981e5286afccd681640b698a6c">&#9670;&nbsp;</a></span>CPU_SCS_O_STCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_STCSR&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15fd672a57924caf090248a3615bb0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fd672a57924caf090248a3615bb0a4">&#9670;&nbsp;</a></span>CPU_SCS_O_STCVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_STCVR&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a649fda2e9942de02aa941370c93b9f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649fda2e9942de02aa941370c93b9f40">&#9670;&nbsp;</a></span>CPU_SCS_O_STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_STIR&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86327641802b133362df4af6eeab53c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86327641802b133362df4af6eeab53c9">&#9670;&nbsp;</a></span>CPU_SCS_O_STRVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_STRVR&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4cdf476ea41832de8bc2950e68a3d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4cdf476ea41832de8bc2950e68a3d5c">&#9670;&nbsp;</a></span>CPU_SCS_O_VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_O_VTOR&#160;&#160;&#160;0x00000D08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eeb0e5f5d030aac12ffe482d0f705d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eeb0e5f5d030aac12ffe482d0f705d7">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SEVONPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SEVONPEND&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3116a6c6cdf7aec6865fb25f0b04995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3116a6c6cdf7aec6865fb25f0b04995">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SEVONPEND_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SEVONPEND_BITN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58eb47082cbb472fc491ac578480fb06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58eb47082cbb472fc491ac578480fb06">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SEVONPEND_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SEVONPEND_M&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac20de3c9d9dfffff7c0e8947e1cd7b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20de3c9d9dfffff7c0e8947e1cd7b9f">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SEVONPEND_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SEVONPEND_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1033c226af4c0555766acd1fd763dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1033c226af4c0555766acd1fd763dc3">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPDEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPDEEP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a602e725bd42f65744b80689b18724527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602e725bd42f65744b80689b18724527">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPDEEP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPDEEP_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f13b3f3abd9648dd3792936e7c219cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f13b3f3abd9648dd3792936e7c219cb">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPDEEP_DEEPSLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPDEEP_DEEPSLEEP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed606ab9b12fb36b67f27802d81352dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed606ab9b12fb36b67f27802d81352dc">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPDEEP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPDEEP_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4c8331e1c98f3a01e6f60565be7bc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c8331e1c98f3a01e6f60565be7bc80">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPDEEP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPDEEP_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a956520ed4c38c92671fd3761bb6628e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a956520ed4c38c92671fd3761bb6628e1">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPDEEP_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPDEEP_SLEEP&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12d7f554b0f071d65d736c6e71bffefd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d7f554b0f071d65d736c6e71bffefd">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPONEXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPONEXIT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8557090c44505b3710c7e34f7099453c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8557090c44505b3710c7e34f7099453c">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPONEXIT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPONEXIT_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cda5359a8b6a08fd350d9001419952c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cda5359a8b6a08fd350d9001419952c">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPONEXIT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPONEXIT_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a404e0a418bf034e0a94bf9ca3441d108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a404e0a418bf034e0a94bf9ca3441d108">&#9670;&nbsp;</a></span>CPU_SCS_SCR_SLEEPONEXIT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SCR_SLEEPONEXIT_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a151945add6eab6c25a8ef6cb3228592f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151945add6eab6c25a8ef6cb3228592f">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTACT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84fdee9c7f54137ece4e1f329c7a3be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84fdee9c7f54137ece4e1f329c7a3be0">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTACT_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTACT_ACTIVE&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71df010f9ddd7212ac184d9d2dc32636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71df010f9ddd7212ac184d9d2dc32636">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTACT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTACT_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b8f6e5404c95a6e147ee2f752060da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8f6e5404c95a6e147ee2f752060da2">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTACT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTACT_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8fcc5b6bb85d73bd0fafdb9d71b2f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8fcc5b6bb85d73bd0fafdb9d71b2f26">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTACT_NOTACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTACT_NOTACTIVE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81c54998ba80c655bb41833df3037a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c54998ba80c655bb41833df3037a1a">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTACT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTACT_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e779a005a600a8faa1bc6a750121a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e779a005a600a8faa1bc6a750121a73">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTENA&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a307453d60652d469ef02eaacb4b7dee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a307453d60652d469ef02eaacb4b7dee2">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTENA_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTENA_BITN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad52388ad487f2dcd58c87bacb52d668e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52388ad487f2dcd58c87bacb52d668e">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTENA_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTENA_DIS&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21c7a44a3ba9b1903099c20b2013a455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c7a44a3ba9b1903099c20b2013a455">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTENA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTENA_EN&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4ab4ba1a61d6c2d6f05038f5091c159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ab4ba1a61d6c2d6f05038f5091c159">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTENA_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTENA_M&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b7ebec62e94cc2db94b50900d6e88e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7ebec62e94cc2db94b50900d6e88e4">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTENA_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTENA_S&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a091a3440363b61903e38b0713fa87a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091a3440363b61903e38b0713fa87a58">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTPENDED&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af36a3effb1e4319dbc3c267b15ad9b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36a3effb1e4319dbc3c267b15ad9b85">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTPENDED_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTPENDED_BITN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56db24997f044508fb66c38458987552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56db24997f044508fb66c38458987552">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTPENDED_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTPENDED_M&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ef26be34520e990299409a1399c12e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef26be34520e990299409a1399c12e1">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTPENDED_NOTPENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTPENDED_NOTPENDING&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50df021f2f300b90c9287d7e2aa1c177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50df021f2f300b90c9287d7e2aa1c177">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTPENDED_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTPENDED_PENDING&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89d92ac54e57a1304e7e4304cb64daf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d92ac54e57a1304e7e4304cb64daf5">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_BUSFAULTPENDED_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_BUSFAULTPENDED_S&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0230c4e34d53cca8c72ab8dbb8ba0728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0230c4e34d53cca8c72ab8dbb8ba0728">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTACT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0d08b103604feee2d4aea06946f3a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d08b103604feee2d4aea06946f3a2b">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTACT_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTACT_ACTIVE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbd0d9cf1b0b6d525ecba51b019effa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbd0d9cf1b0b6d525ecba51b019effa0">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTACT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTACT_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a628b0f9dee31980c390c263f653b9637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628b0f9dee31980c390c263f653b9637">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTACT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTACT_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75d8fe913b6ebc87690c5544355326cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d8fe913b6ebc87690c5544355326cc">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTACT_NOTACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTACT_NOTACTIVE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adeb0a8a88e4bde6ddd3523bd8443cffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeb0a8a88e4bde6ddd3523bd8443cffc">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTACT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTACT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93e66512c25d7a28431e424813a03fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e66512c25d7a28431e424813a03fe3">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTENA&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dfcde6c25e0c5cdee29e6561f9c00cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dfcde6c25e0c5cdee29e6561f9c00cf">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTENA_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTENA_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a516461eebf05b2fc33bb5af8a7a954e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516461eebf05b2fc33bb5af8a7a954e7">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTENA_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTENA_DIS&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc50501d6d4512eb9bdcfcd0fa36bb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc50501d6d4512eb9bdcfcd0fa36bb15">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTENA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTENA_EN&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeb2fb44a40ef7219de23d380e17b8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeb2fb44a40ef7219de23d380e17b8c6">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTENA_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTENA_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2c505ff9c3da96b731ef322575772f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c505ff9c3da96b731ef322575772f1">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTENA_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTENA_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf0e5aa489446e412f3bd1ff8d9c78ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf0e5aa489446e412f3bd1ff8d9c78ed">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTPENDED&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c633af034026ffd0887124ba4cd08bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c633af034026ffd0887124ba4cd08bc">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTPENDED_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTPENDED_BITN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bd619aa9cc4526fd164d6991fdbdf45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd619aa9cc4526fd164d6991fdbdf45">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTPENDED_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTPENDED_M&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac447815af88595c13b5916f33da1e566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac447815af88595c13b5916f33da1e566">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTPENDED_NOTPENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTPENDED_NOTPENDING&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3558b28560e36df060c324f42b99389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3558b28560e36df060c324f42b99389">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTPENDED_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTPENDED_PENDING&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27c4ffb58144ed310077affc5b05a587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c4ffb58144ed310077affc5b05a587">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MEMFAULTPENDED_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MEMFAULTPENDED_S&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a666f88cabea00cc97609181a54c59232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666f88cabea00cc97609181a54c59232">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MONITORACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MONITORACT&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b106277dd551cf168579f05c62c7f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b106277dd551cf168579f05c62c7f77">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MONITORACT_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MONITORACT_ACTIVE&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2e090ec601b17047cbbe61a74755663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e090ec601b17047cbbe61a74755663">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MONITORACT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MONITORACT_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a392c46ef4aa54162a712ba5c13ba0c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392c46ef4aa54162a712ba5c13ba0c5e">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MONITORACT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MONITORACT_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53dcaf7345928faa9fead277cf7f598d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53dcaf7345928faa9fead277cf7f598d">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MONITORACT_NOTACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MONITORACT_NOTACTIVE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91253cdd80089e00deca154b380d4f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91253cdd80089e00deca154b380d4f96">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_MONITORACT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_MONITORACT_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac257284414cf3ceb004a1e420974959d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac257284414cf3ceb004a1e420974959d">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_PENDSVACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_PENDSVACT&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15b793622e23bcad45b6d9ec7bebcfb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b793622e23bcad45b6d9ec7bebcfb8">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_PENDSVACT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_PENDSVACT_BITN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76e4f78ca13aeb082eeeaa53f0c5f6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e4f78ca13aeb082eeeaa53f0c5f6ad">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_PENDSVACT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_PENDSVACT_M&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa53623317afa2c9b09dbafdfbc184abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53623317afa2c9b09dbafdfbc184abf">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_PENDSVACT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_PENDSVACT_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe765c6ddab2e44670b6922a0fc12e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe765c6ddab2e44670b6922a0fc12e5b">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLACT&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af18ecf2fce732a5c3040a7b30796e0d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af18ecf2fce732a5c3040a7b30796e0d2">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLACT_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLACT_ACTIVE&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5f424e556678dfc3953ab73146837e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5f424e556678dfc3953ab73146837e4">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLACT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLACT_BITN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63f81ab07f62c71cd96e0c7a707c3c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f81ab07f62c71cd96e0c7a707c3c22">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLACT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLACT_M&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4173331736cc36059f69bbbec0d2b8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4173331736cc36059f69bbbec0d2b8b7">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLACT_NOTACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLACT_NOTACTIVE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7389e15c51e7220ebcf951e3cd838e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7389e15c51e7220ebcf951e3cd838e25">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLACT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLACT_S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4d7f55f8c35743bbde626f1d655ba94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4d7f55f8c35743bbde626f1d655ba94">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLPENDED&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8572f37c2c5f1e892d68d058fc3138d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8572f37c2c5f1e892d68d058fc3138d2">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLPENDED_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLPENDED_BITN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e51845acd2787701879933fa004b29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e51845acd2787701879933fa004b29a">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLPENDED_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLPENDED_M&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab902a2c307bfc955a7689856147f8f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab902a2c307bfc955a7689856147f8f75">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLPENDED_NOTPENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLPENDED_NOTPENDING&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4902c1bc953d681bcac8972a425979f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4902c1bc953d681bcac8972a425979f3">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLPENDED_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLPENDED_PENDING&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a358cc2098efd913298b02cea729de231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a358cc2098efd913298b02cea729de231">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SVCALLPENDED_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SVCALLPENDED_S&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4e4085585668b956abcdc956326be10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e4085585668b956abcdc956326be10">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SYSTICKACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SYSTICKACT&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae925751a9e99749b066c720a9ea4daff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae925751a9e99749b066c720a9ea4daff">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SYSTICKACT_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SYSTICKACT_ACTIVE&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa0820215029d14013e100ae52c2216d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0820215029d14013e100ae52c2216d">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SYSTICKACT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SYSTICKACT_BITN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3a7e6fecf8e30e7683acb0d0f9c68d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a7e6fecf8e30e7683acb0d0f9c68d0">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SYSTICKACT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SYSTICKACT_M&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dfce44e1dd3192dd49562b2a1b93877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfce44e1dd3192dd49562b2a1b93877">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SYSTICKACT_NOTACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SYSTICKACT_NOTACTIVE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a640266de144428811437f3a7c5679625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640266de144428811437f3a7c5679625">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_SYSTICKACT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_SYSTICKACT_S&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1795f99a1dca0087816a59320391a803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1795f99a1dca0087816a59320391a803">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTACT&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bc0d70be9217df46bf5a5bca76c947a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc0d70be9217df46bf5a5bca76c947a">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTACT_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTACT_ACTIVE&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76a66f5824e967a284b8dddb9b448d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a66f5824e967a284b8dddb9b448d49">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTACT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTACT_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fcdfd8ee9581e8bed90d68305a51fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fcdfd8ee9581e8bed90d68305a51fa1">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTACT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTACT_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5069996849a9c1cde7ce42bf2da6fef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5069996849a9c1cde7ce42bf2da6fef1">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTACT_NOTACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTACT_NOTACTIVE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94083efdf635da462b74df8d795e0a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94083efdf635da462b74df8d795e0a4c">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTACT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTACT_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61b4b7a2ca323de6d651a9d2ae50878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61b4b7a2ca323de6d651a9d2ae50878">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTENA&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aced30562934a0c20ae198597fc4b39f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced30562934a0c20ae198597fc4b39f2">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTENA_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTENA_BITN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4fce53e898cf99ff58873ccfba93263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4fce53e898cf99ff58873ccfba93263">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTENA_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTENA_DIS&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbcac979939ca0eb446b1051eb97c63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbcac979939ca0eb446b1051eb97c63d">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTENA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTENA_EN&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf9fe7e03679c86628c2b23cb4b46d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf9fe7e03679c86628c2b23cb4b46d9a">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTENA_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTENA_M&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a926a1fbdefc80878d8a29f08fc756dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a926a1fbdefc80878d8a29f08fc756dc4">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTENA_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTENA_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa710a0bfa52d332f0bbb321e7be55d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa710a0bfa52d332f0bbb321e7be55d33">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTPENDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTPENDED&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a510d2aef50669607931197d442bb493f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a510d2aef50669607931197d442bb493f">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTPENDED_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTPENDED_BITN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4c22b680ff89e73cdffaf2e36a09cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c22b680ff89e73cdffaf2e36a09cda">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTPENDED_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTPENDED_M&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a146c3abe390624aaad8e3b1166178735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146c3abe390624aaad8e3b1166178735">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTPENDED_NOTPENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTPENDED_NOTPENDING&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac867ef33198dec482e4d1efd668ef17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac867ef33198dec482e4d1efd668ef17">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTPENDED_PENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTPENDED_PENDING&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a060dea195c667a8afd4c3dd946dec428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a060dea195c667a8afd4c3dd946dec428">&#9670;&nbsp;</a></span>CPU_SCS_SHCSR_USGFAULTPENDED_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHCSR_USGFAULTPENDED_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d84429d0b01cb5487d41d3022f62e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d84429d0b01cb5487d41d3022f62e34">&#9670;&nbsp;</a></span>CPU_SCS_SHPR1_PRI_4_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR1_PRI_4_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38401caf84182970f68d3438da15ec6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38401caf84182970f68d3438da15ec6e">&#9670;&nbsp;</a></span>CPU_SCS_SHPR1_PRI_4_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR1_PRI_4_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa46241e9118f28525d0988d4fec0661a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa46241e9118f28525d0988d4fec0661a">&#9670;&nbsp;</a></span>CPU_SCS_SHPR1_PRI_4_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR1_PRI_4_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abded349f75c3a2d8b543d0457cc0e2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abded349f75c3a2d8b543d0457cc0e2ef">&#9670;&nbsp;</a></span>CPU_SCS_SHPR1_PRI_5_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR1_PRI_5_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ca1a9960365b4b03d3bf64079f1132c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca1a9960365b4b03d3bf64079f1132c">&#9670;&nbsp;</a></span>CPU_SCS_SHPR1_PRI_5_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR1_PRI_5_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0011df0c872b886a1a13f1c5e3b80332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0011df0c872b886a1a13f1c5e3b80332">&#9670;&nbsp;</a></span>CPU_SCS_SHPR1_PRI_5_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR1_PRI_5_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28c79abc1142dd11abf8ea6d1564f092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c79abc1142dd11abf8ea6d1564f092">&#9670;&nbsp;</a></span>CPU_SCS_SHPR1_PRI_6_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR1_PRI_6_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98dcd11cbadd98715d3fcf70f6c4db2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98dcd11cbadd98715d3fcf70f6c4db2d">&#9670;&nbsp;</a></span>CPU_SCS_SHPR1_PRI_6_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR1_PRI_6_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb091fe70753349ea846af9cc5b95f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb091fe70753349ea846af9cc5b95f24">&#9670;&nbsp;</a></span>CPU_SCS_SHPR1_PRI_6_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR1_PRI_6_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa324ff13266722796eb6c0dd46e84c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa324ff13266722796eb6c0dd46e84c26">&#9670;&nbsp;</a></span>CPU_SCS_SHPR2_PRI_11_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR2_PRI_11_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af520281a901f240168eee9efb2fd9c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af520281a901f240168eee9efb2fd9c9c">&#9670;&nbsp;</a></span>CPU_SCS_SHPR2_PRI_11_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR2_PRI_11_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa0e59f75de725632b6aaa89ca215128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0e59f75de725632b6aaa89ca215128">&#9670;&nbsp;</a></span>CPU_SCS_SHPR2_PRI_11_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR2_PRI_11_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae3d53b6dfd9cf97c1db605da6e8e471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae3d53b6dfd9cf97c1db605da6e8e471">&#9670;&nbsp;</a></span>CPU_SCS_SHPR3_PRI_12_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR3_PRI_12_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5ee2532cee69a41a49b009847d81e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ee2532cee69a41a49b009847d81e4b">&#9670;&nbsp;</a></span>CPU_SCS_SHPR3_PRI_12_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR3_PRI_12_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65c58fb59d834e4b97631bc8326d5e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c58fb59d834e4b97631bc8326d5e1a">&#9670;&nbsp;</a></span>CPU_SCS_SHPR3_PRI_12_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR3_PRI_12_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d6705b77bbc53d41e80a356d263f842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d6705b77bbc53d41e80a356d263f842">&#9670;&nbsp;</a></span>CPU_SCS_SHPR3_PRI_14_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR3_PRI_14_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85b5b5cf0f5a5085c64d9d6730db0feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b5b5cf0f5a5085c64d9d6730db0feb">&#9670;&nbsp;</a></span>CPU_SCS_SHPR3_PRI_14_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR3_PRI_14_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a121db053ccb63ff69bee375b0311aafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a121db053ccb63ff69bee375b0311aafe">&#9670;&nbsp;</a></span>CPU_SCS_SHPR3_PRI_14_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR3_PRI_14_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd48dac6fd9d6610bf16a861da6cff81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd48dac6fd9d6610bf16a861da6cff81">&#9670;&nbsp;</a></span>CPU_SCS_SHPR3_PRI_15_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR3_PRI_15_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc18de781f584e7760eb18f46884238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc18de781f584e7760eb18f46884238">&#9670;&nbsp;</a></span>CPU_SCS_SHPR3_PRI_15_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR3_PRI_15_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4e29ba4e850fe6ee4041579b25d31dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e29ba4e850fe6ee4041579b25d31dd">&#9670;&nbsp;</a></span>CPU_SCS_SHPR3_PRI_15_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_SHPR3_PRI_15_W&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07af40b81728a842d9a38b06b986101a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07af40b81728a842d9a38b06b986101a">&#9670;&nbsp;</a></span>CPU_SCS_STCR_NOREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_NOREF&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf897c1d7b7ea261ac634d838a1f9e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf897c1d7b7ea261ac634d838a1f9e54">&#9670;&nbsp;</a></span>CPU_SCS_STCR_NOREF_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_NOREF_BITN&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92074e17188f825f0b3f5b6cdc015b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92074e17188f825f0b3f5b6cdc015b4b">&#9670;&nbsp;</a></span>CPU_SCS_STCR_NOREF_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_NOREF_M&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbe6c2f2b260d34e7e9214f7d6db70e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe6c2f2b260d34e7e9214f7d6db70e8">&#9670;&nbsp;</a></span>CPU_SCS_STCR_NOREF_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_NOREF_S&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60afb740828ec263897ecc28a7bee497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60afb740828ec263897ecc28a7bee497">&#9670;&nbsp;</a></span>CPU_SCS_STCR_SKEW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_SKEW&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a053e1f79289bce16285aca4e4b0914ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053e1f79289bce16285aca4e4b0914ae">&#9670;&nbsp;</a></span>CPU_SCS_STCR_SKEW_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_SKEW_BITN&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a148d8e9106fe3fc5b28150be4ab23da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148d8e9106fe3fc5b28150be4ab23da9">&#9670;&nbsp;</a></span>CPU_SCS_STCR_SKEW_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_SKEW_M&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4602ce84788b2da88123fc3a71401ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4602ce84788b2da88123fc3a71401ff">&#9670;&nbsp;</a></span>CPU_SCS_STCR_SKEW_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_SKEW_S&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94877c20499f622c533741baa6cd5a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94877c20499f622c533741baa6cd5a1a">&#9670;&nbsp;</a></span>CPU_SCS_STCR_TENMS_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_TENMS_M&#160;&#160;&#160;0x00FFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ecc1c0f22ad217c2c2c88d47fb07573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ecc1c0f22ad217c2c2c88d47fb07573">&#9670;&nbsp;</a></span>CPU_SCS_STCR_TENMS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_TENMS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c6b4122393a5d449ebe7bdba80cc292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6b4122393a5d449ebe7bdba80cc292">&#9670;&nbsp;</a></span>CPU_SCS_STCR_TENMS_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCR_TENMS_W&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66f2ddca8fe1c285c2907a8c0cdfbb18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f2ddca8fe1c285c2907a8c0cdfbb18">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_CLKSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_CLKSOURCE&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63ca1b548c6b1815655d67a5fad4c62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ca1b548c6b1815655d67a5fad4c62a">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_CLKSOURCE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_CLKSOURCE_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9749f9c685ddc445d6802c7547551ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9749f9c685ddc445d6802c7547551ba">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_CLKSOURCE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_CLKSOURCE_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80348e8a3cec7088e00869d09fe2dc9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80348e8a3cec7088e00869d09fe2dc9e">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_CLKSOURCE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_CLKSOURCE_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1057acff544c3b87000c0ac2f64f3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1057acff544c3b87000c0ac2f64f3ea">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_COUNTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_COUNTFLAG&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3165b65b8531bda99d3569071864d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3165b65b8531bda99d3569071864d9e">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_COUNTFLAG_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_COUNTFLAG_BITN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11e5028b4a0b68fa5da9e0729f51f836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e5028b4a0b68fa5da9e0729f51f836">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_COUNTFLAG_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_COUNTFLAG_M&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a674b2c23844c3653ba3cd007cd0ccf05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674b2c23844c3653ba3cd007cd0ccf05">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_COUNTFLAG_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_COUNTFLAG_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0dda6de1618dc28a3d5e833adf80a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0dda6de1618dc28a3d5e833adf80a18">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_ENABLE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72673f380fe7160f30a7da7c58fdc954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72673f380fe7160f30a7da7c58fdc954">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_ENABLE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_ENABLE_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f8d5d6cdcf99443ac9b4f09609701ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8d5d6cdcf99443ac9b4f09609701ab">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_ENABLE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_ENABLE_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62ea67784e2a2a7e191b5134869044ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62ea67784e2a2a7e191b5134869044ee">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_ENABLE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_ENABLE_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca875153caaf184b483bb63fdbdc5f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca875153caaf184b483bb63fdbdc5f06">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_TICKINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_TICKINT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91254b0ea13944470fc252a4964c8268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91254b0ea13944470fc252a4964c8268">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_TICKINT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_TICKINT_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a1362beb224e029a4656a749262b106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1362beb224e029a4656a749262b106">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_TICKINT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_TICKINT_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6a3b2cc16fb7655056c948ad65a114b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a3b2cc16fb7655056c948ad65a114b">&#9670;&nbsp;</a></span>CPU_SCS_STCSR_TICKINT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCSR_TICKINT_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6afc6d0526fd648f552e3cf222775a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6afc6d0526fd648f552e3cf222775a58">&#9670;&nbsp;</a></span>CPU_SCS_STCVR_CURRENT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCVR_CURRENT_M&#160;&#160;&#160;0x00FFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a814cebf17e3018ec88f36c0ec9a24a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a814cebf17e3018ec88f36c0ec9a24a50">&#9670;&nbsp;</a></span>CPU_SCS_STCVR_CURRENT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCVR_CURRENT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80f605f1487865a4b5566ea23b55a103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f605f1487865a4b5566ea23b55a103">&#9670;&nbsp;</a></span>CPU_SCS_STCVR_CURRENT_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STCVR_CURRENT_W&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cf2324823ecd01d82d2b5cd9b3ac9f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf2324823ecd01d82d2b5cd9b3ac9f2">&#9670;&nbsp;</a></span>CPU_SCS_STIR_INTID_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STIR_INTID_M&#160;&#160;&#160;0x000001FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a238d0d47c9546c7f0f904023a6835111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238d0d47c9546c7f0f904023a6835111">&#9670;&nbsp;</a></span>CPU_SCS_STIR_INTID_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STIR_INTID_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8267df9ee2af271b65befcc192b86176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8267df9ee2af271b65befcc192b86176">&#9670;&nbsp;</a></span>CPU_SCS_STIR_INTID_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STIR_INTID_W&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afde0620de6ae336c64b398cd82ecee68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde0620de6ae336c64b398cd82ecee68">&#9670;&nbsp;</a></span>CPU_SCS_STRVR_RELOAD_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STRVR_RELOAD_M&#160;&#160;&#160;0x00FFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac774d0850bbef4b14ba8580b8c83e985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac774d0850bbef4b14ba8580b8c83e985">&#9670;&nbsp;</a></span>CPU_SCS_STRVR_RELOAD_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STRVR_RELOAD_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a569d063322c1575214ce31c4652ca3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a569d063322c1575214ce31c4652ca3a6">&#9670;&nbsp;</a></span>CPU_SCS_STRVR_RELOAD_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_STRVR_RELOAD_W&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac838b4d23d2db761a9058f5c7ef709e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac838b4d23d2db761a9058f5c7ef709e9">&#9670;&nbsp;</a></span>CPU_SCS_VTOR_TBLOFF_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_VTOR_TBLOFF_M&#160;&#160;&#160;0x3FFFFF80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39fb45b60fe4d51f6530bafc69ebf136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fb45b60fe4d51f6530bafc69ebf136">&#9670;&nbsp;</a></span>CPU_SCS_VTOR_TBLOFF_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_VTOR_TBLOFF_S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc9106f5b7a1d044b6826497c242565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc9106f5b7a1d044b6826497c242565">&#9670;&nbsp;</a></span>CPU_SCS_VTOR_TBLOFF_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SCS_VTOR_TBLOFF_W&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:04 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
