// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "08/02/2018 11:36:50"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	BusA,
	BusB,
	BusC,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
output 	[61:56] BusA;
output 	[86:76] BusB;
output 	[99:95] BusC;
output 	led;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \BusA[56]~2 ;
wire \BusA[58]~4 ;
wire \BusB[84]~9 ;
wire \BusB[86]~10 ;
wire \BusC[97]~3 ;
wire \BusC[99]~4 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_27 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_28 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_29 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_30 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_31 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_32 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_33 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_34 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_35 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux6~2_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|rx_data_temp[1]~1_combout ;
wire \my_uart_rx|rx_data_temp[7]~3_combout ;
wire \my_uart_rx|rx_data_temp[7]~4_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \my_uart_rx|rx_data_temp[0]~0_combout ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Current.WAIT~regout ;
wire \Equal8~0 ;
wire \Equal10~0 ;
wire \Equal2~0 ;
wire \Equal5~1 ;
wire \Equal2~1 ;
wire \Equal2~2 ;
wire \Equal5~0 ;
wire \Equal6~0 ;
wire \Equal6~1_combout ;
wire \Equal10~1 ;
wire \Equal10~2_combout ;
wire \Equal6~2 ;
wire \Equal6~3_combout ;
wire \Selector40~0_combout ;
wire \Equal3~0 ;
wire \Equal2~3 ;
wire \Equal3~1_combout ;
wire \Equal2~4 ;
wire \Equal2~5 ;
wire \Equal2~6_combout ;
wire \Equal5~2 ;
wire \Equal5~3_combout ;
wire \Equal5~4_combout ;
wire \WideOr1~0_combout ;
wire \Equal3~2_combout ;
wire \Equal6~4_combout ;
wire \WideNor1~0_combout ;
wire \Equal8~1 ;
wire \Equal8~2_combout ;
wire \led~reg0_regout ;
wire \WideOr1~1_combout ;
wire \WideOr3~0_combout ;
wire \spi_rd_rst~regout ;
wire \spi_ctrl_reduced_instance|clk_count[0]~15 ;
wire \spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17 ;
wire \spi_ctrl_reduced_instance|clk_count[1]~13 ;
wire \spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18 ;
wire \spi_ctrl_reduced_instance|clk_count[2]~1 ;
wire \spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19 ;
wire \spi_ctrl_reduced_instance|clk_count[3]~3 ;
wire \spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20 ;
wire \spi_ctrl_reduced_instance|clk_count[4]~5 ;
wire \spi_ctrl_reduced_instance|clk_count[5]~9 ;
wire \spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ;
wire \spi_ctrl_reduced_instance|clk_count[6]~7 ;
wire \spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22 ;
wire \spi_ctrl_reduced_instance|LessThan0~0_combout ;
wire \spi_ctrl_reduced_instance|LessThan0~1_combout ;
wire \spi_ctrl_reduced_instance|spi_clk~regout ;
wire \spi_ctrl_reduced_instance|rst_count[1]~13 ;
wire \spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16 ;
wire \spi_ctrl_reduced_instance|rst_count[2]~1 ;
wire \spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17 ;
wire \spi_ctrl_reduced_instance|rst_count[3]~3 ;
wire \spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18 ;
wire \spi_ctrl_reduced_instance|rst_count[4]~5 ;
wire \spi_ctrl_reduced_instance|rst_count[5]~7 ;
wire \spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 ;
wire \spi_ctrl_reduced_instance|rst_count[6]~9 ;
wire \spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20 ;
wire \spi_ctrl_reduced_instance|LessThan1~0_combout ;
wire \spi_ctrl_reduced_instance|LessThan1~1_combout ;
wire \spi_ctrl_reduced_instance|rst_flag~regout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1COUT1_12 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7COUT1_15 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout ;
wire \linkSPM~regout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~regout ;
wire \spi_ctrl_reduced_instance|cs_n~regout ;
wire \spi_rd_slave_rst_b2b~regout ;
wire \linkSPS~regout ;
wire \spi_slave_b2b_instance_reduced|curr~regout ;
wire \spi_slave_b2b_instance_reduced|last~regout ;
wire \spi_slave_b2b_instance_reduced|sselr~regout ;
wire \spi_slave_b2b_instance_reduced|always2~0_combout ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3COUT1_19 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5COUT1_20 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7COUT1_21 ;
wire \spi_slave_b2b_instance_reduced|Equal0~0_combout ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9COUT1_22 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13COUT1_23 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15 ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15COUT1_24 ;
wire \spi_slave_b2b_instance_reduced|Equal0~1_combout ;
wire \spi_slave_b2b_instance_reduced|Equal0~2_combout ;
wire \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ;
wire \spi_slave_b2b_instance_reduced|Equal1~0_combout ;
wire \spi_slave_b2b_instance_reduced|Equal1~1_combout ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent~16_combout ;
wire \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ;
wire \WideOr2~0_combout ;
wire \Equal4~0_combout ;
wire \WideOr2~1_combout ;
wire \enable_pwm_out~regout ;
wire \pwm_out|count_reg[0]~63 ;
wire \pwm_out|count_reg[1]~61 ;
wire \pwm_out|count_reg[1]~61COUT1_65 ;
wire \pwm_out|count_reg[2]~59 ;
wire \pwm_out|count_reg[2]~59COUT1_66 ;
wire \pwm_out|count_reg[3]~57 ;
wire \pwm_out|count_reg[3]~57COUT1_67 ;
wire \pwm_out|count_reg[4]~1 ;
wire \pwm_out|count_reg[4]~1COUT1_68 ;
wire \pwm_out|count_reg[5]~3 ;
wire \pwm_out|count_reg[6]~5 ;
wire \pwm_out|count_reg[6]~5COUT1_69 ;
wire \pwm_out|count_reg[7]~7 ;
wire \pwm_out|count_reg[7]~7COUT1_70 ;
wire \pwm_out|count_reg[8]~15 ;
wire \pwm_out|count_reg[8]~15COUT1_71 ;
wire \pwm_out|count_reg[9]~9 ;
wire \pwm_out|count_reg[9]~9COUT1_72 ;
wire \pwm_out|count_reg[10]~11 ;
wire \pwm_out|count_reg[11]~13 ;
wire \pwm_out|count_reg[11]~13COUT1_73 ;
wire \pwm_out|count_reg[12]~17 ;
wire \pwm_out|count_reg[12]~17COUT1_74 ;
wire \pwm_out|count_reg[13]~19 ;
wire \pwm_out|count_reg[13]~19COUT1_75 ;
wire \pwm_out|LessThan1~1_combout ;
wire \pwm_out|LessThan0~1_combout ;
wire \pwm_out|LessThan0~2_combout ;
wire \pwm_out|count_reg[14]~21 ;
wire \pwm_out|count_reg[14]~21COUT1_76 ;
wire \pwm_out|count_reg[15]~23 ;
wire \pwm_out|count_reg[16]~25 ;
wire \pwm_out|count_reg[16]~25COUT1_77 ;
wire \pwm_out|count_reg[17]~27 ;
wire \pwm_out|count_reg[17]~27COUT1_78 ;
wire \pwm_out|LessThan0~0_combout ;
wire \pwm_out|LessThan0~3_combout ;
wire \pwm_out|count_reg[18]~55 ;
wire \pwm_out|count_reg[18]~55COUT1_79 ;
wire \pwm_out|count_reg[19]~29 ;
wire \pwm_out|count_reg[19]~29COUT1_80 ;
wire \pwm_out|count_reg[20]~31 ;
wire \pwm_out|count_reg[21]~33 ;
wire \pwm_out|count_reg[21]~33COUT1_81 ;
wire \pwm_out|count_reg[22]~35 ;
wire \pwm_out|count_reg[22]~35COUT1_82 ;
wire \pwm_out|count_reg[23]~37 ;
wire \pwm_out|count_reg[23]~37COUT1_83 ;
wire \pwm_out|count_reg[24]~39 ;
wire \pwm_out|count_reg[24]~39COUT1_84 ;
wire \pwm_out|count_reg[25]~41 ;
wire \pwm_out|count_reg[26]~43 ;
wire \pwm_out|count_reg[26]~43COUT1_85 ;
wire \pwm_out|count_reg[27]~45 ;
wire \pwm_out|count_reg[27]~45COUT1_86 ;
wire \pwm_out|count_reg[28]~47 ;
wire \pwm_out|count_reg[28]~47COUT1_87 ;
wire \pwm_out|count_reg[29]~49 ;
wire \pwm_out|count_reg[29]~49COUT1_88 ;
wire \pwm_out|count_reg[30]~51 ;
wire \pwm_out|LessThan1~7_combout ;
wire \pwm_out|LessThan1~6_combout ;
wire \pwm_out|LessThan1~5_combout ;
wire \pwm_out|LessThan1~8_combout ;
wire \pwm_out|LessThan1~3_combout ;
wire \pwm_out|LessThan1~0_combout ;
wire \pwm_out|LessThan1~2_combout ;
wire \pwm_out|LessThan1~4_combout ;
wire \pwm_out|pwm_reg~regout ;
wire \linkGPC~regout ;
wire \linkPWM~regout ;
wire \linkGLO~regout ;
wire \BusB[82]~22_combout ;
wire \BusB[82]~23_combout ;
wire \WideOr7~0_combout ;
wire \i2c_rd_rst~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ;
wire \I2C_MASTER_reduced_instance|Equal5~6_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ;
wire \I2C_MASTER_reduced_instance|Equal5~1_combout ;
wire \I2C_MASTER_reduced_instance|Equal5~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0_combout ;
wire \I2C_MASTER_reduced_instance|Equal5~0_combout ;
wire \Equal7~0_combout ;
wire \RD_EN~regout ;
wire \Equal9~0_combout ;
wire \WR_EN~regout ;
wire \I2C_MASTER_reduced_instance|RD~1_combout ;
wire \I2C_MASTER_reduced_instance|Equal5~4_combout ;
wire \I2C_MASTER_reduced_instance|write_status_reg~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0_combout ;
wire \I2C_MASTER_reduced_instance|always0~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0_combout ;
wire \I2C_MASTER_reduced_instance|always0~0_combout ;
wire \I2C_MASTER_reduced_instance|Equal5~5_combout ;
wire \I2C_MASTER_reduced_instance|data_reg[6]~16_combout ;
wire \I2C_MASTER_reduced_instance|data_reg[6]~17_combout ;
wire \I2C_MASTER_reduced_instance|data_reg[0]~9 ;
wire \I2C_MASTER_reduced_instance|data_reg[0]~9COUT1_19 ;
wire \I2C_MASTER_reduced_instance|data_reg[1]~11 ;
wire \I2C_MASTER_reduced_instance|data_reg[1]~11COUT1_20 ;
wire \I2C_MASTER_reduced_instance|data_reg[2]~13 ;
wire \I2C_MASTER_reduced_instance|data_reg[2]~13COUT1_21 ;
wire \I2C_MASTER_reduced_instance|always0~3_combout ;
wire \I2C_MASTER_reduced_instance|data_reg[3]~15 ;
wire \I2C_MASTER_reduced_instance|data_reg[3]~15COUT1_22 ;
wire \I2C_MASTER_reduced_instance|data_reg[4]~3 ;
wire \I2C_MASTER_reduced_instance|data_reg[5]~1 ;
wire \I2C_MASTER_reduced_instance|data_reg[5]~1COUT1_23 ;
wire \I2C_MASTER_reduced_instance|data_reg[6]~5 ;
wire \I2C_MASTER_reduced_instance|data_reg[6]~5COUT1_24 ;
wire \I2C_MASTER_reduced_instance|always0~2_combout ;
wire \I2C_MASTER_reduced_instance|always0~4_combout ;
wire \I2C_MASTER_reduced_instance|write_status_reg~regout ;
wire \I2C_MASTER_reduced_instance|WR~0_combout ;
wire \I2C_MASTER_reduced_instance|WR~1_combout ;
wire \I2C_MASTER_reduced_instance|WR~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11COUT1_23 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1COUT1_24 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3COUT1_25 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15COUT1_26 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7COUT1_27 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9COUT1_28 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3_combout ;
wire \I2C_MASTER_reduced_instance|Equal5~3_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2COUT1_36 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7COUT1_37 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12COUT1_38 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17COUT1_39 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22COUT1_40 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8_combout ;
wire \I2C_MASTER_reduced_instance|RD~0_combout ;
wire \I2C_MASTER_reduced_instance|RD~2_combout ;
wire \I2C_MASTER_reduced_instance|read_status_reg~regout ;
wire \I2C_MASTER_reduced_instance|RD~3_combout ;
wire \I2C_MASTER_reduced_instance|RD~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1COUT1_18 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3COUT1_19 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5COUT1_20 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15COUT1_21 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9COUT1_22 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11COUT1_23 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~21 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~11 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~17 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~13 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~1 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~6 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~4 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~8 ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7_combout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ;
wire \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0_combout ;
wire \WideOr5~combout ;
wire \i2c_rst_slv_rd~regout ;
wire \i2c_slave_reduced_instance|clk~regout ;
wire \linkICS~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1COUT1_19 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3COUT1_20 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5COUT1_21 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7COUT1_22 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11COUT1_23 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13COUT1_24 ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12_combout ;
wire \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~regout ;
wire \i2c_slave_reduced_instance|sda~1_combout ;
wire \linkICW~regout ;
wire \linkICR~regout ;
wire \BusC[99]~9_combout ;
wire [7:0] \I2C_MASTER_reduced_instance|data_reg ;
wire [23:0] Rx_cmd;
wire [7:0] \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db ;
wire [31:0] Buff_temp;
wire [7:0] \spi_slave_b2b_instance_reduced|byte_data_sent ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [4:0] \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 ;
wire [7:0] \spi_slave_b2b_instance_reduced|last_byte_data_sent ;
wire [31:0] \pwm_out|count_reg ;
wire [3:0] \my_uart_rx|rx_count ;
wire [3:0] \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state ;
wire [7:0] \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg ;
wire [6:0] \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg ;
wire [7:0] \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg ;
wire [4:0] \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state ;
wire [7:0] \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg ;
wire [1:0] \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg ;
wire [12:0] \speed_select|cnt_rx ;
wire [7:0] \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [7:0] \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count ;
wire [7:0] \spi_ctrl_reduced_instance|clk_count ;
wire [7:0] \spi_ctrl_reduced_instance|rst_count ;
wire [3:0] \i2c_slave_reduced_instance|clk_count ;


// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[56]~I (
	.datain(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout ),
	.oe(\linkSPM~regout ),
	.combout(\BusA[56]~2 ),
	.padio(BusA[56]));
// synopsys translate_off
defparam \BusA[56]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[58]~I (
	.datain(!\spi_ctrl_reduced_instance|cs_n~regout ),
	.oe(\linkSPM~regout ),
	.combout(\BusA[58]~4 ),
	.padio(BusA[58]));
// synopsys translate_off
defparam \BusA[58]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[84]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[84]~9 ),
	.padio(BusB[84]));
// synopsys translate_off
defparam \BusB[84]~I .open_drain_output = "true";
defparam \BusB[84]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[86]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[86]~10 ),
	.padio(BusB[86]));
// synopsys translate_off
defparam \BusB[86]~I .open_drain_output = "true";
defparam \BusB[86]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[97]~I (
	.datain(\i2c_slave_reduced_instance|sda~1_combout ),
	.oe(vcc),
	.combout(\BusC[97]~3 ),
	.padio(BusC[97]));
// synopsys translate_off
defparam \BusC[97]~I .open_drain_output = "true";
defparam \BusC[97]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[99]~I (
	.datain(\BusC[99]~9_combout ),
	.oe(vcc),
	.combout(\BusC[99]~4 ),
	.padio(BusC[99]));
// synopsys translate_off
defparam \BusC[99]~I .open_drain_output = "true";
defparam \BusC[99]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_27  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_27 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS((\speed_select|cnt_rx [2] $ ((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_27 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY(((\speed_select|cnt_rx [2] & !\speed_select|cnt_rx[1]~23 )))
// \speed_select|cnt_rx[2]~25COUT1_28  = CARRY(((\speed_select|cnt_rx [2] & !\speed_select|cnt_rx[1]~23COUT1_27 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_28 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_28 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_29  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_28 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_29 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_29 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_30  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_30 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_30 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_30 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_31  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_31 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_31 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_32  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_31 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_32 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "0f07";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_32 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_33  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_33 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_33 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_34  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_33 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_34 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS((\speed_select|cnt_rx [10] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_34 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY(((\speed_select|cnt_rx [10] & !\speed_select|cnt_rx[9]~1COUT1_34 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_35  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_35 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS(\speed_select|cnt_rx [12] $ ((((!(!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_35 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "a5a5";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS((\my_uart_rx|rx_count [1] $ (((\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "f30c";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] & \my_uart_rx|rx_count [1])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "9ccc";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [2]) # ((\my_uart_rx|rx_count [1]) # (!\my_uart_rx|rx_count [0])))) # (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [0] & 
// \my_uart_rx|rx_count [1]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "ea8a";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "a587";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\rst_n~combout ))) # (!\my_uart_rx|rx_enable_reg~regout )

	.clk(gnd),
	.dataa(\my_uart_rx|rx_enable_reg~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst_n~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "55ff";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_reg[7]~0_combout  & !\my_uart_rx|rx_count [1]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_complete_reg~regout ),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "ccdc";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout )) # (!\rst_n~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_n~combout ),
	.datac(vcc),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff33";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (!\speed_select|cnt_rx [9] & (((\my_uart_rx|rx_enable_reg~regout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "5500";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [12] & (!\speed_select|cnt_rx [11] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(\speed_select|cnt_rx [12]),
	.datac(\speed_select|cnt_rx [11]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [2]),
	.datac(\speed_select|cnt_rx [0]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "feec";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [4] & (((\speed_select|cnt_rx [3] & \speed_select|always2~2_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [4] & (\speed_select|cnt_rx [3] & (\speed_select|always2~2_combout  & 
// !\speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [3]),
	.datab(\speed_select|cnt_rx [4]),
	.datac(\speed_select|always2~2_combout ),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "80ec";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [6] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [6] & ((\speed_select|cnt_rx [7]) # ((\speed_select|cnt_rx [5]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [6]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|cnt_rx [5]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "777e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS(((!\speed_select|cnt_rx [8] & (\speed_select|always2~1_combout  & \speed_select|always2~4_combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|always2~1_combout ),
	.datad(\speed_select|always2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "3000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = ((!\my_uart_rx|rx_count [1] & (\rs232_rx~combout  & \my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\rs232_rx~combout ),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "3000";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [3])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_data_temp [3]),
	.datac(\my_uart_rx|Mux2~0_combout ),
	.datad(\my_uart_rx|Mux8~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "f080";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_enable_reg~regout  & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_enable_reg~regout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "0400";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \my_uart_rx|rx_data_reg [3] = DFFEAS((((\my_uart_rx|rx_data_temp [3]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [1] & (((\my_uart_rx|rx_data_temp [5] & 
// \my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "d8a0";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS((!\my_uart_rx|rx_count [3] & (((\my_uart_rx|Mux6~2_combout  & \my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(vcc),
	.datac(\my_uart_rx|Mux6~2_combout ),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "5000";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_temp [4])))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [1] & 
// (\my_uart_rx|rx_data_temp [4])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "e860";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "0330";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~3_combout  & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux7~2_combout , , 
// , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|Mux7~3_combout ),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "1020";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [4], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[1]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~1_combout  = ((\rs232_rx~combout  & (\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~1 .lut_mask = "c0c0";
defparam \my_uart_rx|rx_data_temp[1]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_data_temp[1]~1_combout ))) # (!\my_uart_rx|rx_data_reg[7]~0_combout  & (\my_uart_rx|rx_data_temp [1])))) # (!\my_uart_rx|rx_count 
// [0] & (\my_uart_rx|rx_data_temp [1])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [1]),
	.datab(\my_uart_rx|rx_data_temp[1]~1_combout ),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "caaa";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [2] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|rx_data_temp [2]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|Mux7~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "ea00";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[7]~3 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~3_combout  = (\my_uart_rx|rx_count [3] & (\rs232_rx~combout  & (!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~3 .lut_mask = "0008";
defparam \my_uart_rx|rx_data_temp[7]~3 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~3 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~3 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[7]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~4_combout  = (((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~4 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_temp[7]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~3_combout ) # ((\my_uart_rx|rx_data_temp [7] & !\my_uart_rx|rx_data_temp[7]~4_combout )))) # (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_data_temp [7])))), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[7]~3_combout ),
	.datab(\my_uart_rx|rx_data_temp [7]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_temp[7]~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "acec";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = (\my_uart_rx|rx_count [3] $ ((\my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "3c3c";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~3_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[7]~4_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (\my_uart_rx|rx_data_temp 
// [6])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [6]),
	.datab(\my_uart_rx|rx_data_temp[7]~3_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~4_combout ),
	.datad(\my_uart_rx|Mux5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "ceaa";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [6], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!D1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [4] & (!\my_uart_rx|rx_data_reg [1] & (D1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [4]),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [3] & (!\my_uart_rx|rx_data_reg [0] & (D1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [3]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \my_uart_rx|rx_data_temp[0]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~0_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [1] $ (!\my_uart_rx|rx_count [0])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_data_temp [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~0 .lut_mask = "82aa";
defparam \my_uart_rx|rx_data_temp[0]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~0_combout ) # ((!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_reg[7]~0_combout  & \my_uart_rx|rx_data_temp[1]~1_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[1]~1_combout ),
	.datad(\my_uart_rx|rx_data_temp[0]~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff40";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \Equal1~0  = (!\my_uart_rx|rx_data_reg [5] & (\my_uart_rx|rx_data_reg [3] & (D1_rx_data_reg[0] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [0] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [0], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [5]),
	.datab(\my_uart_rx|rx_data_reg [3]),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "4000";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # ((\Equal0~2 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Equal0~2 ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "3232";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , \rst_n~combout , , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.WAIT~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), \rst_n~combout , , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (!\Equal1~0  & ((\Selector1~0 )))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((!\Equal1~0  & \Selector1~0 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Equal1~0 ),
	.datac(\Equal0~2 ),
	.datad(\Selector1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "7350";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\Flag_temp~regout  $ (\flag_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "0ff0";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\always2~0_combout  & \Equal1~0 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Current.IDLE~regout ),
	.datac(\always2~0_combout ),
	.datad(\Equal1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "4000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Flag_temp~regout ),
	.datac(\flag_reg~regout ),
	.datad(\Current.IDLE~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "4100";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((Buff_temp[3] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [3] & \Current.S1~regout )))) # (!Buff_temp[3] & (((\my_uart_rx|rx_data_reg [3] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.WAIT~regout ),
	.datac(\my_uart_rx|rx_data_reg [3]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "f888";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// Rx_cmd[3] = DFFEAS((((Buff_temp[3]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "ff00";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_only";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "datac";
defparam \Rx_cmd[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\my_uart_rx|rx_data_reg [0] & ((\Current.S1~regout ) # ((Buff_temp[0] & \Current.WAIT~regout )))) # (!\my_uart_rx|rx_data_reg [0] & (((Buff_temp[0] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[0]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "f888";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((\Current.S1~regout  & ((Buff_temp[0]) # ((Buff_temp[8] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[8] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[0]),
	.datac(Buff_temp[8]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "f888";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// Rx_cmd[8] = DFFEAS((((Buff_temp[8]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "ff00";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_only";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "datac";
defparam \Rx_cmd[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [1]) # ((Buff_temp[1] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[1] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[1]),
	.datac(\my_uart_rx|rx_data_reg [1]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eca0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[9] & ((\Current.WAIT~regout ) # ((Buff_temp[1] & \Current.S1~regout )))) # (!Buff_temp[9] & (Buff_temp[1] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(Buff_temp[1]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "eac0";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[17] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[9])))) # (!Buff_temp[17] & (((\Current.S1~regout  & Buff_temp[9])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[17]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "f888";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal8~0  = ((Rx_cmd[8] & (Rx_cmd[9])))
// Rx_cmd[9] = DFFEAS(\Equal8~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[8]),
	.datac(Buff_temp[9]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~0 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "c0c0";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal5~1  = (Rx_cmd[16] & (!Rx_cmd[8] & (Rx_cmd[17] & !Rx_cmd[9])))
// Rx_cmd[17] = DFFEAS(\Equal5~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[8]),
	.datac(Buff_temp[17]),
	.datad(Rx_cmd[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "0020";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((\Current.S1~regout  & ((Buff_temp[8]) # ((Buff_temp[16] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[16] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[16]),
	.datac(Buff_temp[8]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "eca0";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((Buff_temp[4] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [4] & \Current.S1~regout )))) # (!Buff_temp[4] & (((\my_uart_rx|rx_data_reg [4] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(\Current.WAIT~regout ),
	.datac(\my_uart_rx|rx_data_reg [4]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "f888";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal10~0  = (!Rx_cmd[3] & (!Rx_cmd[10] & (Rx_cmd[4] & \Equal8~0 )))
// Rx_cmd[4] = DFFEAS(\Equal10~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[10]),
	.datac(Buff_temp[4]),
	.datad(\Equal8~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~0 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "1000";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal10~1  = (!Rx_cmd[0] & (Rx_cmd[17] & (!Rx_cmd[16] & \Equal10~0 )))
// Rx_cmd[16] = DFFEAS(\Equal10~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[16]),
	.datad(\Equal10~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~1 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "0400";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[2]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [2])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [2])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[2]),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "f888";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[10]) # ((Buff_temp[2] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[2] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[2]),
	.datac(Buff_temp[10]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "eca0";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// \Equal8~1  = (!Rx_cmd[16] & (!Rx_cmd[17] & (Rx_cmd[10] & \Equal8~0 )))
// Rx_cmd[10] = DFFEAS(\Equal8~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[10]),
	.datad(\Equal8~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~1 ),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "1000";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_and_comb";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// \Equal5~2  = (!Rx_cmd[4] & (Rx_cmd[3] & (Rx_cmd[0])))
// Rx_cmd[0] = DFFEAS(\Equal5~2 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~2 ),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "4040";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_and_comb";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((Buff_temp[10] & ((\Current.S1~regout ) # ((Buff_temp[18] & \Current.WAIT~regout )))) # (!Buff_temp[10] & (Buff_temp[18] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[10]),
	.datab(Buff_temp[18]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "eac0";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((\Current.S1~regout  & ((Buff_temp[4]) # ((Buff_temp[12] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[12] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[12]),
	.datac(Buff_temp[4]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "eca0";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal3~0  = (!Rx_cmd[11] & (!Rx_cmd[3] & (Rx_cmd[12] & !Rx_cmd[10])))
// Rx_cmd[12] = DFFEAS(\Equal3~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[11]),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[12]),
	.datad(Rx_cmd[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "0010";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal5~0  = (Rx_cmd[20] & (Rx_cmd[12] & (Rx_cmd[2] & !Rx_cmd[19])))
// Rx_cmd[2] = DFFEAS(\Equal5~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[12]),
	.datac(Buff_temp[2]),
	.datad(Rx_cmd[19]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "0080";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((Buff_temp[11] & ((\Current.WAIT~regout ) # ((Buff_temp[3] & \Current.S1~regout )))) # (!Buff_temp[11] & (((Buff_temp[3] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[11]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[3]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "f888";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal2~5  = (Rx_cmd[2] & (Rx_cmd[3] & (Rx_cmd[11] & Rx_cmd[10])))
// Rx_cmd[11] = DFFEAS(\Equal2~5 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[11]),
	.datad(Rx_cmd[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "8000";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_and_comb";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal6~0  = (((!Rx_cmd[18] & !Rx_cmd[11])))
// Rx_cmd[18] = DFFEAS(\Equal6~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[18]),
	.datad(Rx_cmd[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~0 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "000f";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_and_comb";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[20] & ((\Current.WAIT~regout ) # ((Buff_temp[12] & \Current.S1~regout )))) # (!Buff_temp[20] & (Buff_temp[12] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[20]),
	.datab(Buff_temp[12]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "eca0";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// \Equal2~4  = (Rx_cmd[18] & (((!Rx_cmd[20] & !Rx_cmd[4]))))
// Rx_cmd[20] = DFFEAS(\Equal2~4 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[18]),
	.datab(vcc),
	.datac(Buff_temp[20]),
	.datad(Rx_cmd[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4 ),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "000a";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_and_comb";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((Buff_temp[11] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[19])))) # (!Buff_temp[11] & (\Current.WAIT~regout  & (Buff_temp[19]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[11]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[19]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "eac0";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// \Equal6~2  = (!Rx_cmd[20] & (Rx_cmd[16] & (Rx_cmd[19] & !Rx_cmd[17])))
// Rx_cmd[19] = DFFEAS(\Equal6~2 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[16]),
	.datac(Buff_temp[19]),
	.datad(Rx_cmd[17]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~2 ),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "0040";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_and_comb";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[5]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[5]),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "f888";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[13]) # ((Buff_temp[5] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[5] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[5]),
	.datac(Buff_temp[13]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "eca0";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((Buff_temp[21] & ((\Current.WAIT~regout ) # ((Buff_temp[13] & \Current.S1~regout )))) # (!Buff_temp[21] & (Buff_temp[13] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[21]),
	.datab(Buff_temp[13]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "eac0";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[21]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "0000";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [7]) # ((Buff_temp[7] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[7] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[7]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "eac0";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((\Current.S1~regout  & ((Buff_temp[7]) # ((Buff_temp[15] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[15] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[7]),
	.datac(Buff_temp[15]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "f888";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[15]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "0000";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[6]) # ((\my_uart_rx|rx_data_reg [6] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((\my_uart_rx|rx_data_reg [6] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[6]),
	.datac(\my_uart_rx|rx_data_reg [6]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "f888";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[14]) # ((Buff_temp[6] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[6] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[14]),
	.datac(Buff_temp[6]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "f888";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[22]) # ((Buff_temp[14] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[14] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[14]),
	.datac(Buff_temp[22]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eca0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.S1~regout  & ((Buff_temp[15]) # ((Buff_temp[23] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[23] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[23]),
	.datac(Buff_temp[15]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "eca0";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS((((Buff_temp[23]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "ff00";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[21] & (!Rx_cmd[15] & (Rx_cmd[22] & !Rx_cmd[23])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[21]),
	.datab(Rx_cmd[15]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[7]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "0000";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS((((Buff_temp[13]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "ff00";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// Rx_cmd[6] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[6]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "0000";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "reg_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "datac";
defparam \Rx_cmd[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[7] & (!Rx_cmd[13] & (Rx_cmd[14] & Rx_cmd[6])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[7]),
	.datab(Rx_cmd[13]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "1000";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// \Equal2~2  = (\Equal2~0  & (\Equal5~1  & (!Rx_cmd[5] & \Equal2~1 )))
// Rx_cmd[5] = DFFEAS(\Equal2~2 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal2~0 ),
	.datab(\Equal5~1 ),
	.datac(Buff_temp[5]),
	.datad(\Equal2~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "0800";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_and_comb";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal2~3  = (Rx_cmd[0] & (!Rx_cmd[19] & (Rx_cmd[1] & \Equal2~2 )))
// Rx_cmd[1] = DFFEAS(\Equal2~3 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[19]),
	.datac(Buff_temp[1]),
	.datad(\Equal2~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "2000";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_and_comb";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!Rx_cmd[5] & (\Equal6~0  & (\Equal2~0  & \Equal2~1 )))

	.clk(gnd),
	.dataa(Rx_cmd[5]),
	.datab(\Equal6~0 ),
	.datac(\Equal2~0 ),
	.datad(\Equal2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = "4000";
defparam \Equal6~1 .operation_mode = "normal";
defparam \Equal6~1 .output_mode = "comb_only";
defparam \Equal6~1 .register_cascade_mode = "off";
defparam \Equal6~1 .sum_lutc_input = "datac";
defparam \Equal6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \Equal10~2 (
// Equation(s):
// \Equal10~2_combout  = (!Rx_cmd[1] & (\Equal5~0  & (\Equal6~1_combout  & \Equal10~1 )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal5~0 ),
	.datac(\Equal6~1_combout ),
	.datad(\Equal10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~2 .lut_mask = "4000";
defparam \Equal10~2 .operation_mode = "normal";
defparam \Equal10~2 .output_mode = "comb_only";
defparam \Equal10~2 .register_cascade_mode = "off";
defparam \Equal10~2 .sum_lutc_input = "datac";
defparam \Equal10~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = (Rx_cmd[1] & (!Rx_cmd[12] & (\Equal10~0  & \Equal6~2 )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(Rx_cmd[12]),
	.datac(\Equal10~0 ),
	.datad(\Equal6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~3 .lut_mask = "2000";
defparam \Equal6~3 .operation_mode = "normal";
defparam \Equal6~3 .output_mode = "comb_only";
defparam \Equal6~3 .register_cascade_mode = "off";
defparam \Equal6~3 .sum_lutc_input = "datac";
defparam \Equal6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ((Rx_cmd[0] $ (Rx_cmd[2])) # (!\Equal6~3_combout )) # (!\Equal6~1_combout )

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[2]),
	.datac(\Equal6~1_combout ),
	.datad(\Equal6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector40~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = "6fff";
defparam \Selector40~0 .operation_mode = "normal";
defparam \Selector40~0 .output_mode = "comb_only";
defparam \Selector40~0 .register_cascade_mode = "off";
defparam \Selector40~0 .sum_lutc_input = "datac";
defparam \Selector40~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!Rx_cmd[2] & (((\Equal3~0  & \Equal2~3 ))))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(vcc),
	.datac(\Equal3~0 ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = "5000";
defparam \Equal3~1 .operation_mode = "normal";
defparam \Equal3~1 .output_mode = "comb_only";
defparam \Equal3~1 .register_cascade_mode = "off";
defparam \Equal3~1 .sum_lutc_input = "datac";
defparam \Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (!Rx_cmd[12] & (\Equal2~5  & (\Equal2~4  & \Equal2~3 )))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(\Equal2~5 ),
	.datac(\Equal2~4 ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = "4000";
defparam \Equal2~6 .operation_mode = "normal";
defparam \Equal2~6 .output_mode = "comb_only";
defparam \Equal2~6 .register_cascade_mode = "off";
defparam \Equal2~6 .sum_lutc_input = "datac";
defparam \Equal2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = (!Rx_cmd[1] & (\Equal5~0  & (\Equal5~2  & \Equal6~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal5~0 ),
	.datac(\Equal5~2 ),
	.datad(\Equal6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = "4000";
defparam \Equal5~3 .operation_mode = "normal";
defparam \Equal5~3 .output_mode = "comb_only";
defparam \Equal5~3 .register_cascade_mode = "off";
defparam \Equal5~3 .sum_lutc_input = "datac";
defparam \Equal5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = ((!Rx_cmd[10] & (\Equal5~1  & \Equal5~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[10]),
	.datac(\Equal5~1 ),
	.datad(\Equal5~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = "3000";
defparam \Equal5~4 .operation_mode = "normal";
defparam \Equal5~4 .output_mode = "comb_only";
defparam \Equal5~4 .register_cascade_mode = "off";
defparam \Equal5~4 .sum_lutc_input = "datac";
defparam \Equal5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (!\Equal2~6_combout  & (!\Equal5~4_combout  & ((!\Equal2~4 ) # (!\Equal3~1_combout ))))

	.clk(gnd),
	.dataa(\Equal3~1_combout ),
	.datab(\Equal2~4 ),
	.datac(\Equal2~6_combout ),
	.datad(\Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = "0007";
defparam \WideOr1~0 .operation_mode = "normal";
defparam \WideOr1~0 .output_mode = "comb_only";
defparam \WideOr1~0 .register_cascade_mode = "off";
defparam \WideOr1~0 .sum_lutc_input = "datac";
defparam \WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (Rx_cmd[4] & (!Rx_cmd[18] & (Rx_cmd[20] & \Equal3~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[18]),
	.datac(Rx_cmd[20]),
	.datad(\Equal3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = "2000";
defparam \Equal3~2 .operation_mode = "normal";
defparam \Equal3~2 .output_mode = "comb_only";
defparam \Equal3~2 .register_cascade_mode = "off";
defparam \Equal3~2 .sum_lutc_input = "datac";
defparam \Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = (Rx_cmd[0] & (!Rx_cmd[2] & (\Equal6~1_combout  & \Equal6~3_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[2]),
	.datac(\Equal6~1_combout ),
	.datad(\Equal6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~4 .lut_mask = "2000";
defparam \Equal6~4 .operation_mode = "normal";
defparam \Equal6~4 .output_mode = "comb_only";
defparam \Equal6~4 .register_cascade_mode = "off";
defparam \Equal6~4 .sum_lutc_input = "datac";
defparam \Equal6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (\WideOr1~0_combout  & (((!\Equal3~2_combout  & !\Equal6~4_combout ))))

	.clk(gnd),
	.dataa(\WideOr1~0_combout ),
	.datab(vcc),
	.datac(\Equal3~2_combout ),
	.datad(\Equal6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = "000a";
defparam \WideNor1~0 .operation_mode = "normal";
defparam \WideNor1~0 .output_mode = "comb_only";
defparam \WideNor1~0 .register_cascade_mode = "off";
defparam \WideNor1~0 .sum_lutc_input = "datac";
defparam \WideNor1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = ((\Equal8~1  & ((\Equal5~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal8~1 ),
	.datac(vcc),
	.datad(\Equal5~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~2 .lut_mask = "cc00";
defparam \Equal8~2 .operation_mode = "normal";
defparam \Equal8~2 .output_mode = "comb_only";
defparam \Equal8~2 .register_cascade_mode = "off";
defparam \Equal8~2 .sum_lutc_input = "datac";
defparam \Equal8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((!\Equal10~2_combout  & (((\Equal8~2_combout ) # (!\WideNor1~0_combout )) # (!\Selector40~0_combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal10~2_combout ),
	.datab(\Selector40~0_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\Equal8~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "5515";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (\Selector40~0_combout  & (!\Equal6~4_combout  & ((!\Equal5~3_combout ) # (!\Equal8~1 ))))

	.clk(gnd),
	.dataa(\Equal8~1 ),
	.datab(\Selector40~0_combout ),
	.datac(\Equal5~3_combout ),
	.datad(\Equal6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = "004c";
defparam \WideOr1~1 .operation_mode = "normal";
defparam \WideOr1~1 .output_mode = "comb_only";
defparam \WideOr1~1 .register_cascade_mode = "off";
defparam \WideOr1~1 .sum_lutc_input = "datac";
defparam \WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (!\Equal3~2_combout  & (\WideOr1~1_combout  & ((!\Equal2~4 ) # (!\Equal3~1_combout ))))

	.clk(gnd),
	.dataa(\Equal3~1_combout ),
	.datab(\Equal2~4 ),
	.datac(\Equal3~2_combout ),
	.datad(\WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = "0700";
defparam \WideOr3~0 .operation_mode = "normal";
defparam \WideOr3~0 .output_mode = "comb_only";
defparam \WideOr3~0 .register_cascade_mode = "off";
defparam \WideOr3~0 .sum_lutc_input = "datac";
defparam \WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell spi_rd_rst(
// Equation(s):
// \spi_rd_rst~regout  = DFFEAS((\Equal5~4_combout ) # ((\spi_rd_rst~regout  & ((\Equal2~6_combout ) # (!\WideOr3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~6_combout ),
	.datab(\spi_rd_rst~regout ),
	.datac(\Equal5~4_combout ),
	.datad(\WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_rd_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_rd_rst.lut_mask = "f8fc";
defparam spi_rd_rst.operation_mode = "normal";
defparam spi_rd_rst.output_mode = "reg_only";
defparam spi_rd_rst.register_cascade_mode = "off";
defparam spi_rd_rst.sum_lutc_input = "datac";
defparam spi_rd_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \spi_ctrl_reduced_instance|clk_count[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [0] = DFFEAS(((!\spi_ctrl_reduced_instance|clk_count [0])), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[0]~15  = CARRY(((\spi_ctrl_reduced_instance|clk_count [0])))
// \spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17  = CARRY(((\spi_ctrl_reduced_instance|clk_count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [0]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[0]~15 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[0] .lut_mask = "33cc";
defparam \spi_ctrl_reduced_instance|clk_count[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|clk_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \spi_ctrl_reduced_instance|clk_count[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [1] = DFFEAS((\spi_ctrl_reduced_instance|clk_count [1] $ ((\spi_ctrl_reduced_instance|clk_count[0]~15 ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[1]~13  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[0]~15 ) # (!\spi_ctrl_reduced_instance|clk_count [1])))
// \spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17 ) # (!\spi_ctrl_reduced_instance|clk_count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|clk_count[0]~15 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[1]~13 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[1] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[1] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[1] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|clk_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \spi_ctrl_reduced_instance|clk_count[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [2] = DFFEAS((\spi_ctrl_reduced_instance|clk_count [2] $ ((!\spi_ctrl_reduced_instance|clk_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[2]~1  = CARRY(((\spi_ctrl_reduced_instance|clk_count [2] & !\spi_ctrl_reduced_instance|clk_count[1]~13 )))
// \spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19  = CARRY(((\spi_ctrl_reduced_instance|clk_count [2] & !\spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|clk_count[1]~13 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[2]~1 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[2] .lut_mask = "c30c";
defparam \spi_ctrl_reduced_instance|clk_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \spi_ctrl_reduced_instance|clk_count[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [3] = DFFEAS(\spi_ctrl_reduced_instance|clk_count [3] $ ((((\spi_ctrl_reduced_instance|clk_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[3]~3  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[2]~1 )) # (!\spi_ctrl_reduced_instance|clk_count [3]))
// \spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19 )) # (!\spi_ctrl_reduced_instance|clk_count [3]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|clk_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|clk_count[2]~1 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[3]~3 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[3] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|clk_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \spi_ctrl_reduced_instance|clk_count[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [4] = DFFEAS((\spi_ctrl_reduced_instance|clk_count [4] $ ((!\spi_ctrl_reduced_instance|clk_count[3]~3 ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[4]~5  = CARRY(((\spi_ctrl_reduced_instance|clk_count [4] & !\spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|clk_count[3]~3 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [4]),
	.cout(\spi_ctrl_reduced_instance|clk_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[4] .lut_mask = "c30c";
defparam \spi_ctrl_reduced_instance|clk_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \spi_ctrl_reduced_instance|clk_count[5] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [5] = DFFEAS(\spi_ctrl_reduced_instance|clk_count [5] $ ((((\spi_ctrl_reduced_instance|clk_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[5]~9  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[4]~5 )) # (!\spi_ctrl_reduced_instance|clk_count [5]))
// \spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[4]~5 )) # (!\spi_ctrl_reduced_instance|clk_count [5]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|clk_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_reduced_instance|clk_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [5]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[5]~9 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[5] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[5] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|clk_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \spi_ctrl_reduced_instance|clk_count[6] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [6] = DFFEAS(\spi_ctrl_reduced_instance|clk_count [6] $ ((((!(!\spi_ctrl_reduced_instance|clk_count[4]~5  & \spi_ctrl_reduced_instance|clk_count[5]~9 ) # (\spi_ctrl_reduced_instance|clk_count[4]~5  & 
// \spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ))))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[6]~7  = CARRY((\spi_ctrl_reduced_instance|clk_count [6] & ((!\spi_ctrl_reduced_instance|clk_count[5]~9 ))))
// \spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22  = CARRY((\spi_ctrl_reduced_instance|clk_count [6] & ((!\spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|clk_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_reduced_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_reduced_instance|clk_count[5]~9 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [6]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[6]~7 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[6] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[6] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[6] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[6] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|clk_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \spi_ctrl_reduced_instance|clk_count[7] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [7] = DFFEAS((\spi_ctrl_reduced_instance|clk_count [7] $ (((!\spi_ctrl_reduced_instance|clk_count[4]~5  & \spi_ctrl_reduced_instance|clk_count[6]~7 ) # (\spi_ctrl_reduced_instance|clk_count[4]~5  & 
// \spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_reduced_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_reduced_instance|clk_count[6]~7 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[7] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[7] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[7] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[7] .lut_mask = "3c3c";
defparam \spi_ctrl_reduced_instance|clk_count[7] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|clk_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \spi_ctrl_reduced_instance|LessThan0~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|LessThan0~0_combout  = ((!\spi_ctrl_reduced_instance|clk_count [2] & (!\spi_ctrl_reduced_instance|clk_count [4] & !\spi_ctrl_reduced_instance|clk_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [2]),
	.datac(\spi_ctrl_reduced_instance|clk_count [4]),
	.datad(\spi_ctrl_reduced_instance|clk_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|LessThan0~0 .lut_mask = "0003";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \spi_ctrl_reduced_instance|LessThan0~1 (
// Equation(s):
// \spi_ctrl_reduced_instance|LessThan0~1_combout  = (\spi_ctrl_reduced_instance|clk_count [7]) # ((\spi_ctrl_reduced_instance|clk_count [6] & (\spi_ctrl_reduced_instance|clk_count [5] & !\spi_ctrl_reduced_instance|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|clk_count [6]),
	.datab(\spi_ctrl_reduced_instance|clk_count [7]),
	.datac(\spi_ctrl_reduced_instance|clk_count [5]),
	.datad(\spi_ctrl_reduced_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|LessThan0~1 .lut_mask = "ccec";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \spi_ctrl_reduced_instance|spi_clk (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_clk~regout  = DFFEAS((\spi_ctrl_reduced_instance|spi_clk~regout  $ (((\spi_ctrl_reduced_instance|LessThan0~1_combout )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.datac(vcc),
	.datad(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_clk .lut_mask = "33cc";
defparam \spi_ctrl_reduced_instance|spi_clk .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_clk .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_clk .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_clk .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \spi_ctrl_reduced_instance|rst_count[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [0] = DFFEAS((\spi_ctrl_reduced_instance|rst_count [0] $ (((\spi_ctrl_reduced_instance|LessThan1~1_combout )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|rst_count [0]),
	.datac(vcc),
	.datad(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[0] .lut_mask = "33cc";
defparam \spi_ctrl_reduced_instance|rst_count[0] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|rst_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|rst_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \spi_ctrl_reduced_instance|rst_count[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [1] = DFFEAS(\spi_ctrl_reduced_instance|rst_count [0] $ ((\spi_ctrl_reduced_instance|rst_count [1])), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[1]~13  = CARRY((\spi_ctrl_reduced_instance|rst_count [0] & (\spi_ctrl_reduced_instance|rst_count [1])))
// \spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16  = CARRY((\spi_ctrl_reduced_instance|rst_count [0] & (\spi_ctrl_reduced_instance|rst_count [1])))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_count [0]),
	.datab(\spi_ctrl_reduced_instance|rst_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[1]~13 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[1] .lut_mask = "6688";
defparam \spi_ctrl_reduced_instance|rst_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|rst_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \spi_ctrl_reduced_instance|rst_count[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [2] = DFFEAS((\spi_ctrl_reduced_instance|rst_count [2] $ ((\spi_ctrl_reduced_instance|rst_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[2]~1  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[1]~13 ) # (!\spi_ctrl_reduced_instance|rst_count [2])))
// \spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16 ) # (!\spi_ctrl_reduced_instance|rst_count [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|rst_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|rst_count[1]~13 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[2]~1 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|rst_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \spi_ctrl_reduced_instance|rst_count[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [3] = DFFEAS(\spi_ctrl_reduced_instance|rst_count [3] $ ((((!\spi_ctrl_reduced_instance|rst_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[3]~3  = CARRY((\spi_ctrl_reduced_instance|rst_count [3] & ((!\spi_ctrl_reduced_instance|rst_count[2]~1 ))))
// \spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18  = CARRY((\spi_ctrl_reduced_instance|rst_count [3] & ((!\spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|rst_count[2]~1 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[3]~3 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|rst_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \spi_ctrl_reduced_instance|rst_count[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [4] = DFFEAS((\spi_ctrl_reduced_instance|rst_count [4] $ ((\spi_ctrl_reduced_instance|rst_count[3]~3 ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[4]~5  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18 ) # (!\spi_ctrl_reduced_instance|rst_count [4])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|rst_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|rst_count[3]~3 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [4]),
	.cout(\spi_ctrl_reduced_instance|rst_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[4] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|rst_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \spi_ctrl_reduced_instance|rst_count[5] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [5] = DFFEAS(\spi_ctrl_reduced_instance|rst_count [5] $ ((((!\spi_ctrl_reduced_instance|rst_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[5]~7  = CARRY((\spi_ctrl_reduced_instance|rst_count [5] & ((!\spi_ctrl_reduced_instance|rst_count[4]~5 ))))
// \spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19  = CARRY((\spi_ctrl_reduced_instance|rst_count [5] & ((!\spi_ctrl_reduced_instance|rst_count[4]~5 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_reduced_instance|rst_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [5]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[5]~7 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[5] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|rst_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \spi_ctrl_reduced_instance|rst_count[6] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [6] = DFFEAS(\spi_ctrl_reduced_instance|rst_count [6] $ (((((!\spi_ctrl_reduced_instance|rst_count[4]~5  & \spi_ctrl_reduced_instance|rst_count[5]~7 ) # (\spi_ctrl_reduced_instance|rst_count[4]~5  & 
// \spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 ))))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[6]~9  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[5]~7 )) # (!\spi_ctrl_reduced_instance|rst_count [6]))
// \spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 )) # (!\spi_ctrl_reduced_instance|rst_count [6]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_reduced_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_reduced_instance|rst_count[5]~7 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [6]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[6]~9 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[6] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[6] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[6] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|rst_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \spi_ctrl_reduced_instance|rst_count[7] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [7] = DFFEAS((\spi_ctrl_reduced_instance|rst_count [7] $ ((!(!\spi_ctrl_reduced_instance|rst_count[4]~5  & \spi_ctrl_reduced_instance|rst_count[6]~9 ) # (\spi_ctrl_reduced_instance|rst_count[4]~5  & 
// \spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|rst_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_reduced_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_reduced_instance|rst_count[6]~9 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[7] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[7] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[7] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_reduced_instance|rst_count[7] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|rst_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \spi_ctrl_reduced_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|LessThan1~0_combout  = (((!\spi_ctrl_reduced_instance|rst_count [2] & !\spi_ctrl_reduced_instance|rst_count [3])) # (!\spi_ctrl_reduced_instance|rst_count [4]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|rst_count [2]),
	.datac(\spi_ctrl_reduced_instance|rst_count [4]),
	.datad(\spi_ctrl_reduced_instance|rst_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|LessThan1~0 .lut_mask = "0f3f";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \spi_ctrl_reduced_instance|LessThan1~1 (
// Equation(s):
// \spi_ctrl_reduced_instance|LessThan1~1_combout  = (!\spi_ctrl_reduced_instance|rst_count [6] & (!\spi_ctrl_reduced_instance|rst_count [7] & (!\spi_ctrl_reduced_instance|rst_count [5] & \spi_ctrl_reduced_instance|LessThan1~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|rst_count [6]),
	.datab(\spi_ctrl_reduced_instance|rst_count [7]),
	.datac(\spi_ctrl_reduced_instance|rst_count [5]),
	.datad(\spi_ctrl_reduced_instance|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|LessThan1~1 .lut_mask = "0100";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \spi_ctrl_reduced_instance|rst_flag (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_flag~regout  = DFFEAS((\spi_ctrl_reduced_instance|rst_flag~regout ) # (((!\spi_ctrl_reduced_instance|LessThan1~1_combout ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_flag~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_flag .lut_mask = "aaff";
defparam \spi_ctrl_reduced_instance|rst_flag .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|rst_flag .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_flag .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_flag .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|rst_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0] = DFFEAS(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0])), GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1COUT1_12  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1COUT1_12 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .lut_mask = "33cc";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] $ ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1COUT1_12 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~1COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] $ ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 )))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13 )))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .lut_mask = "c30c";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3] $ ((((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7COUT1_15  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7COUT1_15 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] $ ((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .lut_mask = "a5a5";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout  = ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .lut_mask = "c000";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] $ (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout  & 
// (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4])))), GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , 
// , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0]),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .lut_mask = "7f80";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] $ ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1])), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .lut_mask = "6688";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2] $ ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3] $ ((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 ))))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17 ))))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4] $ ((((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4]),
	.cout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5] $ ((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ))))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ))))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6] $ (((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 ) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 ))))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7] $ ((!(!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1 ) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout  = ((\spi_rd_rst~regout  & (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_rd_rst~regout ),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .lut_mask = "000c";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout  = (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] & \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout )) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datab(vcc),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10 .lut_mask = "a0ff";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]) # ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]) # 
// ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0]) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1])))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .lut_mask = "fffe";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout  = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout  $ (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout  $ 
// ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]))), GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout ),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .lut_mask = "9696";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell linkSPM(
// Equation(s):
// \linkSPM~regout  = DFFEAS((\Equal5~4_combout ) # ((\linkSPM~regout  & ((\Equal2~6_combout ) # (!\WideOr3~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~6_combout ),
	.datab(\Equal5~4_combout ),
	.datac(\linkSPM~regout ),
	.datad(\WideOr3~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPM.lut_mask = "ecfc";
defparam linkSPM.operation_mode = "normal";
defparam linkSPM.output_mode = "reg_only";
defparam linkSPM.register_cascade_mode = "off";
defparam linkSPM.sum_lutc_input = "datac";
defparam linkSPM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0] = DFFEAS(\spi_rd_rst~regout  $ ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0])), GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), 
// \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7  = CARRY((\spi_rd_rst~regout  & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19  = CARRY((\spi_rd_rst~regout  & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_rd_rst~regout ),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .lut_mask = "6688";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1] $ ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2] $ ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 )))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20 )))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .lut_mask = "c30c";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3] $ ((((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2])))) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1])) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3])))))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .lut_mask = "e3e0";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout  & 
// (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0])) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout  & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2]))))) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .lut_mask = "bbc0";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4] $ ((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22 ))))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4]),
	.cout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5] $ ((((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6] $ ((((!(!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ))))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ))))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ))))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7] $ (((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11 ) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .lut_mask = "3c3c";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6]) # 
// ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2])))) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & (((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7]))))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .lut_mask = "cbc8";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout  & 
// (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4])) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout  & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]))))) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .lut_mask = "dda0";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout  = ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout )) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout )))) # (!\spi_rd_rst~regout )

	.clk(gnd),
	.dataa(\spi_rd_rst~regout ),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout ),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .lut_mask = "f7d5";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~regout  = DFFEAS((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout ),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .lut_mask = "000f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \spi_ctrl_reduced_instance|cs_n (
// Equation(s):
// \spi_ctrl_reduced_instance|cs_n~regout  = DFFEAS(VCC, GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|cs_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|cs_n .lut_mask = "ffff";
defparam \spi_ctrl_reduced_instance|cs_n .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|cs_n .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|cs_n .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|cs_n .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|cs_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell spi_rd_slave_rst_b2b(
// Equation(s):
// \spi_rd_slave_rst_b2b~regout  = DFFEAS((\Equal3~2_combout ) # ((\spi_rd_slave_rst_b2b~regout  & ((!\WideOr1~1_combout ) # (!\WideOr1~0_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_rd_slave_rst_b2b~regout ),
	.datab(\Equal3~2_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(\WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_rd_slave_rst_b2b~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_rd_slave_rst_b2b.lut_mask = "ceee";
defparam spi_rd_slave_rst_b2b.operation_mode = "normal";
defparam spi_rd_slave_rst_b2b.output_mode = "reg_only";
defparam spi_rd_slave_rst_b2b.register_cascade_mode = "off";
defparam spi_rd_slave_rst_b2b.sum_lutc_input = "datac";
defparam spi_rd_slave_rst_b2b.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell linkSPS(
// Equation(s):
// \linkSPS~regout  = DFFEAS((\Equal3~2_combout ) # ((\linkSPS~regout  & ((!\WideOr1~0_combout ) # (!\WideOr1~1_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr1~1_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\linkSPS~regout ),
	.datad(\WideOr1~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPS.lut_mask = "dcfc";
defparam linkSPS.operation_mode = "normal";
defparam linkSPS.output_mode = "reg_only";
defparam linkSPS.register_cascade_mode = "off";
defparam linkSPS.sum_lutc_input = "datac";
defparam linkSPS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \spi_slave_b2b_instance_reduced|curr (
// Equation(s):
// \spi_slave_b2b_instance_reduced|curr~regout  = DFFEAS(((\spi_rd_slave_rst_b2b~regout  & ((\BusA[56]~2 ) # (!\linkSPS~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\BusA[56]~2 ),
	.datab(vcc),
	.datac(\spi_rd_slave_rst_b2b~regout ),
	.datad(\linkSPS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|curr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|curr .lut_mask = "a0f0";
defparam \spi_slave_b2b_instance_reduced|curr .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|curr .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|curr .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|curr .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|curr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \spi_slave_b2b_instance_reduced|last (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last~regout  = DFFEAS((((\spi_rd_slave_rst_b2b~regout  & \spi_slave_b2b_instance_reduced|curr~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_rd_slave_rst_b2b~regout ),
	.datad(\spi_slave_b2b_instance_reduced|curr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|last~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last .lut_mask = "f000";
defparam \spi_slave_b2b_instance_reduced|last .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|last .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|last .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|last .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \spi_slave_b2b_instance_reduced|sselr (
// Equation(s):
// \spi_slave_b2b_instance_reduced|sselr~regout  = DFFEAS((((\linkSPS~regout  & !\BusA[58]~4 ))), GLOBAL(\clk~combout ), \spi_rd_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkSPS~regout ),
	.datad(\BusA[58]~4 ),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|sselr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|sselr .lut_mask = "00f0";
defparam \spi_slave_b2b_instance_reduced|sselr .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|sselr .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|sselr .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|sselr .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|sselr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \spi_slave_b2b_instance_reduced|always2~0 (
// Equation(s):
// \spi_slave_b2b_instance_reduced|always2~0_combout  = (!\spi_slave_b2b_instance_reduced|curr~regout  & (((\spi_slave_b2b_instance_reduced|last~regout  & \spi_slave_b2b_instance_reduced|sselr~regout ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance_reduced|curr~regout ),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance_reduced|last~regout ),
	.datad(\spi_slave_b2b_instance_reduced|sselr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|always2~0 .lut_mask = "5000";
defparam \spi_slave_b2b_instance_reduced|always2~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|always2~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance_reduced|always2~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|always2~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent[0] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent [0] = DFFEAS(((!\spi_slave_b2b_instance_reduced|last_byte_data_sent [0])), GLOBAL(\clk~combout ), \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout , , , 
// \spi_slave_b2b_instance_reduced|always2~0_combout , )
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3  = CARRY(((\spi_slave_b2b_instance_reduced|last_byte_data_sent [0])))
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3COUT1_19  = CARRY(((\spi_slave_b2b_instance_reduced|last_byte_data_sent [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance_reduced|last_byte_data_sent [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|last_byte_data_sent [0]),
	.cout(),
	.cout0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3 ),
	.cout1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3COUT1_19 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[0] .lut_mask = "33cc";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[0] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent[1] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent [1] = DFFEAS((\spi_slave_b2b_instance_reduced|last_byte_data_sent [1] $ ((\spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3 ))), GLOBAL(\clk~combout ), \spi_rd_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout , , , \spi_slave_b2b_instance_reduced|always2~0_combout , )
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5  = CARRY(((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3 ) # (!\spi_slave_b2b_instance_reduced|last_byte_data_sent [1])))
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5COUT1_20  = CARRY(((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3COUT1_19 ) # (!\spi_slave_b2b_instance_reduced|last_byte_data_sent [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance_reduced|last_byte_data_sent [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3 ),
	.cin1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[0]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|last_byte_data_sent [1]),
	.cout(),
	.cout0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5 ),
	.cout1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5COUT1_20 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[1] .cin0_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[1] .cin1_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[1] .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[1] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[1] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent[2] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent [2] = DFFEAS((\spi_slave_b2b_instance_reduced|last_byte_data_sent [2] $ ((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5 ))), GLOBAL(\clk~combout ), \spi_rd_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout , , , \spi_slave_b2b_instance_reduced|always2~0_combout , )
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7  = CARRY(((\spi_slave_b2b_instance_reduced|last_byte_data_sent [2] & !\spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5 )))
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7COUT1_21  = CARRY(((\spi_slave_b2b_instance_reduced|last_byte_data_sent [2] & !\spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5COUT1_20 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance_reduced|last_byte_data_sent [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5 ),
	.cin1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[1]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|last_byte_data_sent [2]),
	.cout(),
	.cout0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7 ),
	.cout1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7COUT1_21 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[2] .cin0_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[2] .cin1_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[2] .lut_mask = "c30c";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[2] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[2] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent[3] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent [3] = DFFEAS(\spi_slave_b2b_instance_reduced|last_byte_data_sent [3] $ ((((\spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7 )))), GLOBAL(\clk~combout ), \spi_rd_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout , , , \spi_slave_b2b_instance_reduced|always2~0_combout , )
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9  = CARRY(((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7 )) # (!\spi_slave_b2b_instance_reduced|last_byte_data_sent [3]))
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9COUT1_22  = CARRY(((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7COUT1_21 )) # (!\spi_slave_b2b_instance_reduced|last_byte_data_sent [3]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|last_byte_data_sent [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7 ),
	.cin1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[2]~7COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|last_byte_data_sent [3]),
	.cout(),
	.cout0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9 ),
	.cout1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9COUT1_22 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[3] .cin0_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[3] .cin1_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[3] .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[3] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[3] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[3] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \spi_slave_b2b_instance_reduced|Equal0~0 (
// Equation(s):
// \spi_slave_b2b_instance_reduced|Equal0~0_combout  = (((\spi_slave_b2b_instance_reduced|last_byte_data_sent [1] & \spi_slave_b2b_instance_reduced|last_byte_data_sent [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance_reduced|last_byte_data_sent [1]),
	.datad(\spi_slave_b2b_instance_reduced|last_byte_data_sent [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance_reduced|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|Equal0~0 .lut_mask = "f000";
defparam \spi_slave_b2b_instance_reduced|Equal0~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|Equal0~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance_reduced|Equal0~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|Equal0~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent[4] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent [4] = DFFEAS(\spi_slave_b2b_instance_reduced|last_byte_data_sent [4] $ ((((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9 )))), GLOBAL(\clk~combout ), \spi_rd_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout , , , \spi_slave_b2b_instance_reduced|always2~0_combout , )
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11  = CARRY((\spi_slave_b2b_instance_reduced|last_byte_data_sent [4] & ((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9COUT1_22 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|last_byte_data_sent [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9 ),
	.cin1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[3]~9COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|last_byte_data_sent [4]),
	.cout(\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[4] .cin0_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[4] .cin1_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[4] .lut_mask = "a50a";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[4] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[4] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent[5] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent [5] = DFFEAS(\spi_slave_b2b_instance_reduced|last_byte_data_sent [5] $ ((((\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11 )))), GLOBAL(\clk~combout ), \spi_rd_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout , , , \spi_slave_b2b_instance_reduced|always2~0_combout , )
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13  = CARRY(((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11 )) # (!\spi_slave_b2b_instance_reduced|last_byte_data_sent [5]))
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13COUT1_23  = CARRY(((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11 )) # (!\spi_slave_b2b_instance_reduced|last_byte_data_sent [5]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|last_byte_data_sent [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ),
	.cin(\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|last_byte_data_sent [5]),
	.cout(),
	.cout0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13 ),
	.cout1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13COUT1_23 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[5] .cin_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[5] .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[5] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[5] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent [6] = DFFEAS(\spi_slave_b2b_instance_reduced|last_byte_data_sent [6] $ ((((!(!\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11  & \spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13 ) # 
// (\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11  & \spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13COUT1_23 ))))), GLOBAL(\clk~combout ), \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout , 
// , , \spi_slave_b2b_instance_reduced|always2~0_combout , )
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15  = CARRY((\spi_slave_b2b_instance_reduced|last_byte_data_sent [6] & ((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13 ))))
// \spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15COUT1_24  = CARRY((\spi_slave_b2b_instance_reduced|last_byte_data_sent [6] & ((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13COUT1_23 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|last_byte_data_sent [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ),
	.cin(\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11 ),
	.cin0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13 ),
	.cin1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[5]~13COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|last_byte_data_sent [6]),
	.cout(),
	.cout0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15 ),
	.cout1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15COUT1_24 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] .cin0_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] .cin1_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] .cin_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] .lut_mask = "a50a";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent [7] = DFFEAS((\spi_slave_b2b_instance_reduced|last_byte_data_sent [7] $ (((!\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11  & \spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15 ) # 
// (\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11  & \spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15COUT1_24 )))), GLOBAL(\clk~combout ), \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout , 
// , , \spi_slave_b2b_instance_reduced|always2~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance_reduced|last_byte_data_sent [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ),
	.cin(\spi_slave_b2b_instance_reduced|last_byte_data_sent[4]~11 ),
	.cin0(\spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15 ),
	.cin1(\spi_slave_b2b_instance_reduced|last_byte_data_sent[6]~15COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|last_byte_data_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] .cin0_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] .cin1_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] .cin_used = "true";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] .lut_mask = "3c3c";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \spi_slave_b2b_instance_reduced|Equal0~1 (
// Equation(s):
// \spi_slave_b2b_instance_reduced|Equal0~1_combout  = (\spi_slave_b2b_instance_reduced|last_byte_data_sent [5] & (!\spi_slave_b2b_instance_reduced|last_byte_data_sent [7] & (!\spi_slave_b2b_instance_reduced|last_byte_data_sent [6] & 
// \spi_slave_b2b_instance_reduced|last_byte_data_sent [4])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance_reduced|last_byte_data_sent [5]),
	.datab(\spi_slave_b2b_instance_reduced|last_byte_data_sent [7]),
	.datac(\spi_slave_b2b_instance_reduced|last_byte_data_sent [6]),
	.datad(\spi_slave_b2b_instance_reduced|last_byte_data_sent [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance_reduced|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|Equal0~1 .lut_mask = "0200";
defparam \spi_slave_b2b_instance_reduced|Equal0~1 .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|Equal0~1 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance_reduced|Equal0~1 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|Equal0~1 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \spi_slave_b2b_instance_reduced|Equal0~2 (
// Equation(s):
// \spi_slave_b2b_instance_reduced|Equal0~2_combout  = (\spi_slave_b2b_instance_reduced|last_byte_data_sent [3] & (\spi_slave_b2b_instance_reduced|last_byte_data_sent [2] & (\spi_slave_b2b_instance_reduced|Equal0~0_combout  & 
// \spi_slave_b2b_instance_reduced|Equal0~1_combout )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance_reduced|last_byte_data_sent [3]),
	.datab(\spi_slave_b2b_instance_reduced|last_byte_data_sent [2]),
	.datac(\spi_slave_b2b_instance_reduced|Equal0~0_combout ),
	.datad(\spi_slave_b2b_instance_reduced|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance_reduced|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|Equal0~2 .lut_mask = "8000";
defparam \spi_slave_b2b_instance_reduced|Equal0~2 .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|Equal0~2 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance_reduced|Equal0~2 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|Equal0~2 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10 (
// Equation(s):
// \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout  = (!\spi_slave_b2b_instance_reduced|curr~regout  & (\spi_slave_b2b_instance_reduced|sselr~regout  & (\spi_slave_b2b_instance_reduced|last~regout  & 
// !\spi_slave_b2b_instance_reduced|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance_reduced|curr~regout ),
	.datab(\spi_slave_b2b_instance_reduced|sselr~regout ),
	.datac(\spi_slave_b2b_instance_reduced|last~regout ),
	.datad(\spi_slave_b2b_instance_reduced|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10 .lut_mask = "0040";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10 .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \spi_slave_b2b_instance_reduced|byte_data_sent[0] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|byte_data_sent [0] = DFFEAS((\spi_slave_b2b_instance_reduced|last_byte_data_sent [0]) # (((!\spi_slave_b2b_instance_reduced|byte_data_sent [7]) # (!\spi_slave_b2b_instance_reduced|Equal1~1_combout ))), GLOBAL(\clk~combout 
// ), \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|last_byte_data_sent [0]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.datad(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|byte_data_sent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[0] .lut_mask = "afff";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \spi_slave_b2b_instance_reduced|byte_data_sent[1] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|byte_data_sent [1] = DFFEAS((\spi_slave_b2b_instance_reduced|Equal1~1_combout  & ((\spi_slave_b2b_instance_reduced|byte_data_sent [7] & ((\spi_slave_b2b_instance_reduced|last_byte_data_sent [1]))) # 
// (!\spi_slave_b2b_instance_reduced|byte_data_sent [7] & (\spi_slave_b2b_instance_reduced|byte_data_sent [0])))) # (!\spi_slave_b2b_instance_reduced|Equal1~1_combout  & (\spi_slave_b2b_instance_reduced|byte_data_sent [0])), GLOBAL(\clk~combout ), 
// \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|byte_data_sent [0]),
	.datab(\spi_slave_b2b_instance_reduced|last_byte_data_sent [1]),
	.datac(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.datad(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|byte_data_sent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[1] .lut_mask = "caaa";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \spi_slave_b2b_instance_reduced|byte_data_sent[2] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|byte_data_sent [2] = DFFEAS((\spi_slave_b2b_instance_reduced|byte_data_sent [7] & ((\spi_slave_b2b_instance_reduced|Equal1~1_combout  & ((\spi_slave_b2b_instance_reduced|last_byte_data_sent [2]))) # 
// (!\spi_slave_b2b_instance_reduced|Equal1~1_combout  & (\spi_slave_b2b_instance_reduced|byte_data_sent [1])))) # (!\spi_slave_b2b_instance_reduced|byte_data_sent [7] & (\spi_slave_b2b_instance_reduced|byte_data_sent [1])), GLOBAL(\clk~combout ), 
// \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.datab(\spi_slave_b2b_instance_reduced|byte_data_sent [1]),
	.datac(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.datad(\spi_slave_b2b_instance_reduced|last_byte_data_sent [2]),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|byte_data_sent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[2] .lut_mask = "ec4c";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[2] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \spi_slave_b2b_instance_reduced|byte_data_sent[3] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|byte_data_sent [3] = DFFEAS((\spi_slave_b2b_instance_reduced|byte_data_sent [7] & ((\spi_slave_b2b_instance_reduced|Equal1~1_combout  & ((\spi_slave_b2b_instance_reduced|last_byte_data_sent [3]))) # 
// (!\spi_slave_b2b_instance_reduced|Equal1~1_combout  & (\spi_slave_b2b_instance_reduced|byte_data_sent [2])))) # (!\spi_slave_b2b_instance_reduced|byte_data_sent [7] & (\spi_slave_b2b_instance_reduced|byte_data_sent [2])), GLOBAL(\clk~combout ), 
// \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.datab(\spi_slave_b2b_instance_reduced|byte_data_sent [2]),
	.datac(\spi_slave_b2b_instance_reduced|last_byte_data_sent [3]),
	.datad(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|byte_data_sent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[3] .lut_mask = "e4cc";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[3] .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[3] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[3] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \spi_slave_b2b_instance_reduced|byte_data_sent[4] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|byte_data_sent [4] = DFFEAS((\spi_slave_b2b_instance_reduced|byte_data_sent [7] & ((\spi_slave_b2b_instance_reduced|Equal1~1_combout  & (\spi_slave_b2b_instance_reduced|last_byte_data_sent [4])) # 
// (!\spi_slave_b2b_instance_reduced|Equal1~1_combout  & ((\spi_slave_b2b_instance_reduced|byte_data_sent [3]))))) # (!\spi_slave_b2b_instance_reduced|byte_data_sent [7] & (((\spi_slave_b2b_instance_reduced|byte_data_sent [3])))), GLOBAL(\clk~combout ), 
// \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.datab(\spi_slave_b2b_instance_reduced|last_byte_data_sent [4]),
	.datac(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.datad(\spi_slave_b2b_instance_reduced|byte_data_sent [3]),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|byte_data_sent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[4] .lut_mask = "df80";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[4] .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[4] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \spi_slave_b2b_instance_reduced|Equal1~0 (
// Equation(s):
// \spi_slave_b2b_instance_reduced|Equal1~0_combout  = (\spi_slave_b2b_instance_reduced|byte_data_sent [3] & (\spi_slave_b2b_instance_reduced|byte_data_sent [6] & (\spi_slave_b2b_instance_reduced|byte_data_sent [4] & 
// \spi_slave_b2b_instance_reduced|byte_data_sent [5])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance_reduced|byte_data_sent [3]),
	.datab(\spi_slave_b2b_instance_reduced|byte_data_sent [6]),
	.datac(\spi_slave_b2b_instance_reduced|byte_data_sent [4]),
	.datad(\spi_slave_b2b_instance_reduced|byte_data_sent [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance_reduced|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|Equal1~0 .lut_mask = "8000";
defparam \spi_slave_b2b_instance_reduced|Equal1~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|Equal1~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance_reduced|Equal1~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|Equal1~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \spi_slave_b2b_instance_reduced|Equal1~1 (
// Equation(s):
// \spi_slave_b2b_instance_reduced|Equal1~1_combout  = (\spi_slave_b2b_instance_reduced|byte_data_sent [0] & (\spi_slave_b2b_instance_reduced|byte_data_sent [1] & (\spi_slave_b2b_instance_reduced|byte_data_sent [2] & 
// \spi_slave_b2b_instance_reduced|Equal1~0_combout )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance_reduced|byte_data_sent [0]),
	.datab(\spi_slave_b2b_instance_reduced|byte_data_sent [1]),
	.datac(\spi_slave_b2b_instance_reduced|byte_data_sent [2]),
	.datad(\spi_slave_b2b_instance_reduced|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|Equal1~1 .lut_mask = "8000";
defparam \spi_slave_b2b_instance_reduced|Equal1~1 .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|Equal1~1 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance_reduced|Equal1~1 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|Equal1~1 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent~16 (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent~16_combout  = (\spi_slave_b2b_instance_reduced|curr~regout  & (\spi_slave_b2b_instance_reduced|sselr~regout  & (!\spi_slave_b2b_instance_reduced|last~regout  & 
// !\spi_slave_b2b_instance_reduced|byte_data_sent [7])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance_reduced|curr~regout ),
	.datab(\spi_slave_b2b_instance_reduced|sselr~regout ),
	.datac(\spi_slave_b2b_instance_reduced|last~regout ),
	.datad(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance_reduced|last_byte_data_sent~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~16 .lut_mask = "0008";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~16 .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~16 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~16 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~16 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \spi_slave_b2b_instance_reduced|last_byte_data_sent~17 (
// Equation(s):
// \spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout  = (\spi_slave_b2b_instance_reduced|always2~0_combout  & ((\spi_slave_b2b_instance_reduced|Equal0~2_combout ) # ((\spi_slave_b2b_instance_reduced|Equal1~1_combout  & 
// \spi_slave_b2b_instance_reduced|last_byte_data_sent~16_combout )))) # (!\spi_slave_b2b_instance_reduced|always2~0_combout  & (\spi_slave_b2b_instance_reduced|Equal1~1_combout  & (\spi_slave_b2b_instance_reduced|last_byte_data_sent~16_combout )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance_reduced|always2~0_combout ),
	.datab(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.datac(\spi_slave_b2b_instance_reduced|last_byte_data_sent~16_combout ),
	.datad(\spi_slave_b2b_instance_reduced|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance_reduced|last_byte_data_sent~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~17 .lut_mask = "eac0";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~17 .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~17 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~17 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~17 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|last_byte_data_sent~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \spi_slave_b2b_instance_reduced|byte_data_sent[5] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|byte_data_sent [5] = DFFEAS((\spi_slave_b2b_instance_reduced|Equal1~1_combout  & ((\spi_slave_b2b_instance_reduced|byte_data_sent [7] & (\spi_slave_b2b_instance_reduced|last_byte_data_sent [5])) # 
// (!\spi_slave_b2b_instance_reduced|byte_data_sent [7] & ((\spi_slave_b2b_instance_reduced|byte_data_sent [4]))))) # (!\spi_slave_b2b_instance_reduced|Equal1~1_combout  & (((\spi_slave_b2b_instance_reduced|byte_data_sent [4])))), GLOBAL(\clk~combout ), 
// \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|last_byte_data_sent [5]),
	.datab(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.datac(\spi_slave_b2b_instance_reduced|byte_data_sent [4]),
	.datad(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|byte_data_sent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[5] .lut_mask = "b8f0";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[5] .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[5] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \spi_slave_b2b_instance_reduced|byte_data_sent[6] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|byte_data_sent [6] = DFFEAS((\spi_slave_b2b_instance_reduced|byte_data_sent [7] & ((\spi_slave_b2b_instance_reduced|Equal1~1_combout  & ((\spi_slave_b2b_instance_reduced|last_byte_data_sent [6]))) # 
// (!\spi_slave_b2b_instance_reduced|Equal1~1_combout  & (\spi_slave_b2b_instance_reduced|byte_data_sent [5])))) # (!\spi_slave_b2b_instance_reduced|byte_data_sent [7] & (\spi_slave_b2b_instance_reduced|byte_data_sent [5])), GLOBAL(\clk~combout ), 
// \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.datab(\spi_slave_b2b_instance_reduced|byte_data_sent [5]),
	.datac(\spi_slave_b2b_instance_reduced|last_byte_data_sent [6]),
	.datad(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|byte_data_sent [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[6] .lut_mask = "e4cc";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[6] .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[6] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \spi_slave_b2b_instance_reduced|byte_data_sent[7] (
// Equation(s):
// \spi_slave_b2b_instance_reduced|byte_data_sent [7] = DFFEAS((\spi_slave_b2b_instance_reduced|byte_data_sent [7] & ((\spi_slave_b2b_instance_reduced|Equal1~1_combout  & ((\spi_slave_b2b_instance_reduced|last_byte_data_sent [7]))) # 
// (!\spi_slave_b2b_instance_reduced|Equal1~1_combout  & (\spi_slave_b2b_instance_reduced|byte_data_sent [6])))) # (!\spi_slave_b2b_instance_reduced|byte_data_sent [7] & (\spi_slave_b2b_instance_reduced|byte_data_sent [6])), GLOBAL(\clk~combout ), 
// \spi_rd_slave_rst_b2b~regout , , \spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.datab(\spi_slave_b2b_instance_reduced|byte_data_sent [6]),
	.datac(\spi_slave_b2b_instance_reduced|last_byte_data_sent [7]),
	.datad(\spi_slave_b2b_instance_reduced|Equal1~1_combout ),
	.aclr(!\spi_rd_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance_reduced|byte_data_sent[7]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7] .lut_mask = "e4cc";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance_reduced|byte_data_sent[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (!\Equal2~6_combout  & ((Rx_cmd[10]) # ((!\Equal5~3_combout ) # (!\Equal5~1 ))))

	.clk(gnd),
	.dataa(Rx_cmd[10]),
	.datab(\Equal5~1 ),
	.datac(\Equal2~6_combout ),
	.datad(\Equal5~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = "0b0f";
defparam \WideOr2~0 .operation_mode = "normal";
defparam \WideOr2~0 .output_mode = "comb_only";
defparam \WideOr2~0 .register_cascade_mode = "off";
defparam \WideOr2~0 .sum_lutc_input = "datac";
defparam \WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (\Equal3~0  & (!Rx_cmd[2] & (\Equal2~4  & \Equal2~3 )))

	.clk(gnd),
	.dataa(\Equal3~0 ),
	.datab(Rx_cmd[2]),
	.datac(\Equal2~4 ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = "2000";
defparam \Equal4~0 .operation_mode = "normal";
defparam \Equal4~0 .output_mode = "comb_only";
defparam \Equal4~0 .register_cascade_mode = "off";
defparam \Equal4~0 .sum_lutc_input = "datac";
defparam \Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = (!\Equal6~4_combout  & (\Selector40~0_combout  & (!\Equal8~2_combout  & !\Equal3~2_combout )))

	.clk(gnd),
	.dataa(\Equal6~4_combout ),
	.datab(\Selector40~0_combout ),
	.datac(\Equal8~2_combout ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~1 .lut_mask = "0004";
defparam \WideOr2~1 .operation_mode = "normal";
defparam \WideOr2~1 .output_mode = "comb_only";
defparam \WideOr2~1 .register_cascade_mode = "off";
defparam \WideOr2~1 .sum_lutc_input = "datac";
defparam \WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell enable_pwm_out(
// Equation(s):
// \enable_pwm_out~regout  = DFFEAS((\Equal4~0_combout ) # ((\enable_pwm_out~regout  & ((!\WideOr2~1_combout ) # (!\WideOr2~0_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\enable_pwm_out~regout ),
	.datab(\WideOr2~0_combout ),
	.datac(\Equal4~0_combout ),
	.datad(\WideOr2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enable_pwm_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam enable_pwm_out.lut_mask = "f2fa";
defparam enable_pwm_out.operation_mode = "normal";
defparam enable_pwm_out.output_mode = "reg_only";
defparam enable_pwm_out.register_cascade_mode = "off";
defparam enable_pwm_out.sum_lutc_input = "datac";
defparam enable_pwm_out.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \pwm_out|count_reg[0] (
// Equation(s):
// \pwm_out|count_reg [0] = DFFEAS((!\pwm_out|count_reg [0]), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[0]~63  = CARRY((\pwm_out|count_reg [0]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [0]),
	.cout(\pwm_out|count_reg[0]~63 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[0] .lut_mask = "55aa";
defparam \pwm_out|count_reg[0] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[0] .output_mode = "reg_only";
defparam \pwm_out|count_reg[0] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[0] .sum_lutc_input = "datac";
defparam \pwm_out|count_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \pwm_out|count_reg[1] (
// Equation(s):
// \pwm_out|count_reg [1] = DFFEAS(\pwm_out|count_reg [1] $ ((((\pwm_out|count_reg[0]~63 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[1]~61  = CARRY(((!\pwm_out|count_reg[0]~63 )) # (!\pwm_out|count_reg [1]))
// \pwm_out|count_reg[1]~61COUT1_65  = CARRY(((!\pwm_out|count_reg[0]~63 )) # (!\pwm_out|count_reg [1]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [1]),
	.cout(),
	.cout0(\pwm_out|count_reg[1]~61 ),
	.cout1(\pwm_out|count_reg[1]~61COUT1_65 ));
// synopsys translate_off
defparam \pwm_out|count_reg[1] .cin_used = "true";
defparam \pwm_out|count_reg[1] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[1] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[1] .output_mode = "reg_only";
defparam \pwm_out|count_reg[1] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[1] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \pwm_out|count_reg[2] (
// Equation(s):
// \pwm_out|count_reg [2] = DFFEAS(\pwm_out|count_reg [2] $ ((((!(!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[1]~61 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[1]~61COUT1_65 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout 
// , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[2]~59  = CARRY((\pwm_out|count_reg [2] & ((!\pwm_out|count_reg[1]~61 ))))
// \pwm_out|count_reg[2]~59COUT1_66  = CARRY((\pwm_out|count_reg [2] & ((!\pwm_out|count_reg[1]~61COUT1_65 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[1]~61 ),
	.cin1(\pwm_out|count_reg[1]~61COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [2]),
	.cout(),
	.cout0(\pwm_out|count_reg[2]~59 ),
	.cout1(\pwm_out|count_reg[2]~59COUT1_66 ));
// synopsys translate_off
defparam \pwm_out|count_reg[2] .cin0_used = "true";
defparam \pwm_out|count_reg[2] .cin1_used = "true";
defparam \pwm_out|count_reg[2] .cin_used = "true";
defparam \pwm_out|count_reg[2] .lut_mask = "a50a";
defparam \pwm_out|count_reg[2] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[2] .output_mode = "reg_only";
defparam \pwm_out|count_reg[2] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[2] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \pwm_out|count_reg[3] (
// Equation(s):
// \pwm_out|count_reg [3] = DFFEAS((\pwm_out|count_reg [3] $ (((!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[2]~59 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[2]~59COUT1_66 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , 
// , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[3]~57  = CARRY(((!\pwm_out|count_reg[2]~59 ) # (!\pwm_out|count_reg [3])))
// \pwm_out|count_reg[3]~57COUT1_67  = CARRY(((!\pwm_out|count_reg[2]~59COUT1_66 ) # (!\pwm_out|count_reg [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[2]~59 ),
	.cin1(\pwm_out|count_reg[2]~59COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [3]),
	.cout(),
	.cout0(\pwm_out|count_reg[3]~57 ),
	.cout1(\pwm_out|count_reg[3]~57COUT1_67 ));
// synopsys translate_off
defparam \pwm_out|count_reg[3] .cin0_used = "true";
defparam \pwm_out|count_reg[3] .cin1_used = "true";
defparam \pwm_out|count_reg[3] .cin_used = "true";
defparam \pwm_out|count_reg[3] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[3] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[3] .output_mode = "reg_only";
defparam \pwm_out|count_reg[3] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[3] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \pwm_out|count_reg[4] (
// Equation(s):
// \pwm_out|count_reg [4] = DFFEAS(\pwm_out|count_reg [4] $ ((((!(!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[3]~57 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[3]~57COUT1_67 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout 
// , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[4]~1  = CARRY((\pwm_out|count_reg [4] & ((!\pwm_out|count_reg[3]~57 ))))
// \pwm_out|count_reg[4]~1COUT1_68  = CARRY((\pwm_out|count_reg [4] & ((!\pwm_out|count_reg[3]~57COUT1_67 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[3]~57 ),
	.cin1(\pwm_out|count_reg[3]~57COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [4]),
	.cout(),
	.cout0(\pwm_out|count_reg[4]~1 ),
	.cout1(\pwm_out|count_reg[4]~1COUT1_68 ));
// synopsys translate_off
defparam \pwm_out|count_reg[4] .cin0_used = "true";
defparam \pwm_out|count_reg[4] .cin1_used = "true";
defparam \pwm_out|count_reg[4] .cin_used = "true";
defparam \pwm_out|count_reg[4] .lut_mask = "a50a";
defparam \pwm_out|count_reg[4] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[4] .output_mode = "reg_only";
defparam \pwm_out|count_reg[4] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[4] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \pwm_out|count_reg[5] (
// Equation(s):
// \pwm_out|count_reg [5] = DFFEAS((\pwm_out|count_reg [5] $ (((!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[4]~1 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[4]~1COUT1_68 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , 
// \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[5]~3  = CARRY(((!\pwm_out|count_reg[4]~1COUT1_68 ) # (!\pwm_out|count_reg [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[4]~1 ),
	.cin1(\pwm_out|count_reg[4]~1COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [5]),
	.cout(\pwm_out|count_reg[5]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[5] .cin0_used = "true";
defparam \pwm_out|count_reg[5] .cin1_used = "true";
defparam \pwm_out|count_reg[5] .cin_used = "true";
defparam \pwm_out|count_reg[5] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[5] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[5] .output_mode = "reg_only";
defparam \pwm_out|count_reg[5] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[5] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \pwm_out|count_reg[6] (
// Equation(s):
// \pwm_out|count_reg [6] = DFFEAS((\pwm_out|count_reg [6] $ ((!\pwm_out|count_reg[5]~3 ))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[6]~5  = CARRY(((\pwm_out|count_reg [6] & !\pwm_out|count_reg[5]~3 )))
// \pwm_out|count_reg[6]~5COUT1_69  = CARRY(((\pwm_out|count_reg [6] & !\pwm_out|count_reg[5]~3 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [6]),
	.cout(),
	.cout0(\pwm_out|count_reg[6]~5 ),
	.cout1(\pwm_out|count_reg[6]~5COUT1_69 ));
// synopsys translate_off
defparam \pwm_out|count_reg[6] .cin_used = "true";
defparam \pwm_out|count_reg[6] .lut_mask = "c30c";
defparam \pwm_out|count_reg[6] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[6] .output_mode = "reg_only";
defparam \pwm_out|count_reg[6] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[6] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \pwm_out|count_reg[7] (
// Equation(s):
// \pwm_out|count_reg [7] = DFFEAS((\pwm_out|count_reg [7] $ (((!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[6]~5 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[6]~5COUT1_69 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , 
// \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[7]~7  = CARRY(((!\pwm_out|count_reg[6]~5 ) # (!\pwm_out|count_reg [7])))
// \pwm_out|count_reg[7]~7COUT1_70  = CARRY(((!\pwm_out|count_reg[6]~5COUT1_69 ) # (!\pwm_out|count_reg [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[6]~5 ),
	.cin1(\pwm_out|count_reg[6]~5COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [7]),
	.cout(),
	.cout0(\pwm_out|count_reg[7]~7 ),
	.cout1(\pwm_out|count_reg[7]~7COUT1_70 ));
// synopsys translate_off
defparam \pwm_out|count_reg[7] .cin0_used = "true";
defparam \pwm_out|count_reg[7] .cin1_used = "true";
defparam \pwm_out|count_reg[7] .cin_used = "true";
defparam \pwm_out|count_reg[7] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[7] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[7] .output_mode = "reg_only";
defparam \pwm_out|count_reg[7] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[7] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \pwm_out|count_reg[8] (
// Equation(s):
// \pwm_out|count_reg [8] = DFFEAS((\pwm_out|count_reg [8] $ ((!(!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[7]~7 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[7]~7COUT1_70 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , 
// \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[8]~15  = CARRY(((\pwm_out|count_reg [8] & !\pwm_out|count_reg[7]~7 )))
// \pwm_out|count_reg[8]~15COUT1_71  = CARRY(((\pwm_out|count_reg [8] & !\pwm_out|count_reg[7]~7COUT1_70 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[7]~7 ),
	.cin1(\pwm_out|count_reg[7]~7COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [8]),
	.cout(),
	.cout0(\pwm_out|count_reg[8]~15 ),
	.cout1(\pwm_out|count_reg[8]~15COUT1_71 ));
// synopsys translate_off
defparam \pwm_out|count_reg[8] .cin0_used = "true";
defparam \pwm_out|count_reg[8] .cin1_used = "true";
defparam \pwm_out|count_reg[8] .cin_used = "true";
defparam \pwm_out|count_reg[8] .lut_mask = "c30c";
defparam \pwm_out|count_reg[8] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[8] .output_mode = "reg_only";
defparam \pwm_out|count_reg[8] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[8] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \pwm_out|count_reg[9] (
// Equation(s):
// \pwm_out|count_reg [9] = DFFEAS(\pwm_out|count_reg [9] $ (((((!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[8]~15 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[8]~15COUT1_71 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , 
// , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[9]~9  = CARRY(((!\pwm_out|count_reg[8]~15 )) # (!\pwm_out|count_reg [9]))
// \pwm_out|count_reg[9]~9COUT1_72  = CARRY(((!\pwm_out|count_reg[8]~15COUT1_71 )) # (!\pwm_out|count_reg [9]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[8]~15 ),
	.cin1(\pwm_out|count_reg[8]~15COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [9]),
	.cout(),
	.cout0(\pwm_out|count_reg[9]~9 ),
	.cout1(\pwm_out|count_reg[9]~9COUT1_72 ));
// synopsys translate_off
defparam \pwm_out|count_reg[9] .cin0_used = "true";
defparam \pwm_out|count_reg[9] .cin1_used = "true";
defparam \pwm_out|count_reg[9] .cin_used = "true";
defparam \pwm_out|count_reg[9] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[9] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[9] .output_mode = "reg_only";
defparam \pwm_out|count_reg[9] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[9] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \pwm_out|count_reg[10] (
// Equation(s):
// \pwm_out|count_reg [10] = DFFEAS(\pwm_out|count_reg [10] $ ((((!(!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[9]~9 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[9]~9COUT1_72 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , 
// , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[10]~11  = CARRY((\pwm_out|count_reg [10] & ((!\pwm_out|count_reg[9]~9COUT1_72 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[9]~9 ),
	.cin1(\pwm_out|count_reg[9]~9COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [10]),
	.cout(\pwm_out|count_reg[10]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[10] .cin0_used = "true";
defparam \pwm_out|count_reg[10] .cin1_used = "true";
defparam \pwm_out|count_reg[10] .cin_used = "true";
defparam \pwm_out|count_reg[10] .lut_mask = "a50a";
defparam \pwm_out|count_reg[10] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[10] .output_mode = "reg_only";
defparam \pwm_out|count_reg[10] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[10] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \pwm_out|count_reg[11] (
// Equation(s):
// \pwm_out|count_reg [11] = DFFEAS(\pwm_out|count_reg [11] $ ((((\pwm_out|count_reg[10]~11 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[11]~13  = CARRY(((!\pwm_out|count_reg[10]~11 )) # (!\pwm_out|count_reg [11]))
// \pwm_out|count_reg[11]~13COUT1_73  = CARRY(((!\pwm_out|count_reg[10]~11 )) # (!\pwm_out|count_reg [11]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [11]),
	.cout(),
	.cout0(\pwm_out|count_reg[11]~13 ),
	.cout1(\pwm_out|count_reg[11]~13COUT1_73 ));
// synopsys translate_off
defparam \pwm_out|count_reg[11] .cin_used = "true";
defparam \pwm_out|count_reg[11] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[11] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[11] .output_mode = "reg_only";
defparam \pwm_out|count_reg[11] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[11] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \pwm_out|count_reg[12] (
// Equation(s):
// \pwm_out|count_reg [12] = DFFEAS(\pwm_out|count_reg [12] $ ((((!(!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[11]~13 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[11]~13COUT1_73 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[12]~17  = CARRY((\pwm_out|count_reg [12] & ((!\pwm_out|count_reg[11]~13 ))))
// \pwm_out|count_reg[12]~17COUT1_74  = CARRY((\pwm_out|count_reg [12] & ((!\pwm_out|count_reg[11]~13COUT1_73 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[11]~13 ),
	.cin1(\pwm_out|count_reg[11]~13COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [12]),
	.cout(),
	.cout0(\pwm_out|count_reg[12]~17 ),
	.cout1(\pwm_out|count_reg[12]~17COUT1_74 ));
// synopsys translate_off
defparam \pwm_out|count_reg[12] .cin0_used = "true";
defparam \pwm_out|count_reg[12] .cin1_used = "true";
defparam \pwm_out|count_reg[12] .cin_used = "true";
defparam \pwm_out|count_reg[12] .lut_mask = "a50a";
defparam \pwm_out|count_reg[12] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[12] .output_mode = "reg_only";
defparam \pwm_out|count_reg[12] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[12] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \pwm_out|count_reg[13] (
// Equation(s):
// \pwm_out|count_reg [13] = DFFEAS((\pwm_out|count_reg [13] $ (((!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[12]~17 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[12]~17COUT1_74 )))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[13]~19  = CARRY(((!\pwm_out|count_reg[12]~17 ) # (!\pwm_out|count_reg [13])))
// \pwm_out|count_reg[13]~19COUT1_75  = CARRY(((!\pwm_out|count_reg[12]~17COUT1_74 ) # (!\pwm_out|count_reg [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[12]~17 ),
	.cin1(\pwm_out|count_reg[12]~17COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [13]),
	.cout(),
	.cout0(\pwm_out|count_reg[13]~19 ),
	.cout1(\pwm_out|count_reg[13]~19COUT1_75 ));
// synopsys translate_off
defparam \pwm_out|count_reg[13] .cin0_used = "true";
defparam \pwm_out|count_reg[13] .cin1_used = "true";
defparam \pwm_out|count_reg[13] .cin_used = "true";
defparam \pwm_out|count_reg[13] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[13] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[13] .output_mode = "reg_only";
defparam \pwm_out|count_reg[13] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[13] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \pwm_out|count_reg[14] (
// Equation(s):
// \pwm_out|count_reg [14] = DFFEAS(\pwm_out|count_reg [14] $ ((((!(!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[13]~19 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[13]~19COUT1_75 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[14]~21  = CARRY((\pwm_out|count_reg [14] & ((!\pwm_out|count_reg[13]~19 ))))
// \pwm_out|count_reg[14]~21COUT1_76  = CARRY((\pwm_out|count_reg [14] & ((!\pwm_out|count_reg[13]~19COUT1_75 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[13]~19 ),
	.cin1(\pwm_out|count_reg[13]~19COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [14]),
	.cout(),
	.cout0(\pwm_out|count_reg[14]~21 ),
	.cout1(\pwm_out|count_reg[14]~21COUT1_76 ));
// synopsys translate_off
defparam \pwm_out|count_reg[14] .cin0_used = "true";
defparam \pwm_out|count_reg[14] .cin1_used = "true";
defparam \pwm_out|count_reg[14] .cin_used = "true";
defparam \pwm_out|count_reg[14] .lut_mask = "a50a";
defparam \pwm_out|count_reg[14] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[14] .output_mode = "reg_only";
defparam \pwm_out|count_reg[14] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[14] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \pwm_out|LessThan1~1 (
// Equation(s):
// \pwm_out|LessThan1~1_combout  = ((!\pwm_out|count_reg [11] & (!\pwm_out|count_reg [10] & !\pwm_out|count_reg [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [11]),
	.datac(\pwm_out|count_reg [10]),
	.datad(\pwm_out|count_reg [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~1 .lut_mask = "0003";
defparam \pwm_out|LessThan1~1 .operation_mode = "normal";
defparam \pwm_out|LessThan1~1 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~1 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~1 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \pwm_out|LessThan0~1 (
// Equation(s):
// \pwm_out|LessThan0~1_combout  = ((!\pwm_out|count_reg [6] & (!\pwm_out|count_reg [7] & !\pwm_out|count_reg [5]))) # (!\pwm_out|count_reg [8])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [6]),
	.datab(\pwm_out|count_reg [7]),
	.datac(\pwm_out|count_reg [8]),
	.datad(\pwm_out|count_reg [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~1 .lut_mask = "0f1f";
defparam \pwm_out|LessThan0~1 .operation_mode = "normal";
defparam \pwm_out|LessThan0~1 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~1 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~1 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \pwm_out|LessThan0~2 (
// Equation(s):
// \pwm_out|LessThan0~2_combout  = ((!\pwm_out|count_reg [12] & (\pwm_out|LessThan1~1_combout  & \pwm_out|LessThan0~1_combout ))) # (!\pwm_out|count_reg [13])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [12]),
	.datab(\pwm_out|count_reg [13]),
	.datac(\pwm_out|LessThan1~1_combout ),
	.datad(\pwm_out|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~2 .lut_mask = "7333";
defparam \pwm_out|LessThan0~2 .operation_mode = "normal";
defparam \pwm_out|LessThan0~2 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~2 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~2 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \pwm_out|count_reg[15] (
// Equation(s):
// \pwm_out|count_reg [15] = DFFEAS((\pwm_out|count_reg [15] $ (((!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[14]~21 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[14]~21COUT1_76 )))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[15]~23  = CARRY(((!\pwm_out|count_reg[14]~21COUT1_76 ) # (!\pwm_out|count_reg [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[14]~21 ),
	.cin1(\pwm_out|count_reg[14]~21COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [15]),
	.cout(\pwm_out|count_reg[15]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[15] .cin0_used = "true";
defparam \pwm_out|count_reg[15] .cin1_used = "true";
defparam \pwm_out|count_reg[15] .cin_used = "true";
defparam \pwm_out|count_reg[15] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[15] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[15] .output_mode = "reg_only";
defparam \pwm_out|count_reg[15] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[15] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \pwm_out|count_reg[16] (
// Equation(s):
// \pwm_out|count_reg [16] = DFFEAS((\pwm_out|count_reg [16] $ ((!\pwm_out|count_reg[15]~23 ))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[16]~25  = CARRY(((\pwm_out|count_reg [16] & !\pwm_out|count_reg[15]~23 )))
// \pwm_out|count_reg[16]~25COUT1_77  = CARRY(((\pwm_out|count_reg [16] & !\pwm_out|count_reg[15]~23 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [16]),
	.cout(),
	.cout0(\pwm_out|count_reg[16]~25 ),
	.cout1(\pwm_out|count_reg[16]~25COUT1_77 ));
// synopsys translate_off
defparam \pwm_out|count_reg[16] .cin_used = "true";
defparam \pwm_out|count_reg[16] .lut_mask = "c30c";
defparam \pwm_out|count_reg[16] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[16] .output_mode = "reg_only";
defparam \pwm_out|count_reg[16] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[16] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \pwm_out|count_reg[17] (
// Equation(s):
// \pwm_out|count_reg [17] = DFFEAS((\pwm_out|count_reg [17] $ (((!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[16]~25 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[16]~25COUT1_77 )))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[17]~27  = CARRY(((!\pwm_out|count_reg[16]~25 ) # (!\pwm_out|count_reg [17])))
// \pwm_out|count_reg[17]~27COUT1_78  = CARRY(((!\pwm_out|count_reg[16]~25COUT1_77 ) # (!\pwm_out|count_reg [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[16]~25 ),
	.cin1(\pwm_out|count_reg[16]~25COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [17]),
	.cout(),
	.cout0(\pwm_out|count_reg[17]~27 ),
	.cout1(\pwm_out|count_reg[17]~27COUT1_78 ));
// synopsys translate_off
defparam \pwm_out|count_reg[17] .cin0_used = "true";
defparam \pwm_out|count_reg[17] .cin1_used = "true";
defparam \pwm_out|count_reg[17] .cin_used = "true";
defparam \pwm_out|count_reg[17] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[17] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[17] .output_mode = "reg_only";
defparam \pwm_out|count_reg[17] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[17] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \pwm_out|count_reg[18] (
// Equation(s):
// \pwm_out|count_reg [18] = DFFEAS((\pwm_out|count_reg [18] $ ((!(!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[17]~27 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[17]~27COUT1_78 )))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[18]~55  = CARRY(((\pwm_out|count_reg [18] & !\pwm_out|count_reg[17]~27 )))
// \pwm_out|count_reg[18]~55COUT1_79  = CARRY(((\pwm_out|count_reg [18] & !\pwm_out|count_reg[17]~27COUT1_78 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[17]~27 ),
	.cin1(\pwm_out|count_reg[17]~27COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [18]),
	.cout(),
	.cout0(\pwm_out|count_reg[18]~55 ),
	.cout1(\pwm_out|count_reg[18]~55COUT1_79 ));
// synopsys translate_off
defparam \pwm_out|count_reg[18] .cin0_used = "true";
defparam \pwm_out|count_reg[18] .cin1_used = "true";
defparam \pwm_out|count_reg[18] .cin_used = "true";
defparam \pwm_out|count_reg[18] .lut_mask = "c30c";
defparam \pwm_out|count_reg[18] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[18] .output_mode = "reg_only";
defparam \pwm_out|count_reg[18] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[18] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \pwm_out|LessThan0~0 (
// Equation(s):
// \pwm_out|LessThan0~0_combout  = (((!\pwm_out|count_reg [16]) # (!\pwm_out|count_reg [17])) # (!\pwm_out|count_reg [18])) # (!\pwm_out|count_reg [15])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [15]),
	.datab(\pwm_out|count_reg [18]),
	.datac(\pwm_out|count_reg [17]),
	.datad(\pwm_out|count_reg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~0 .lut_mask = "7fff";
defparam \pwm_out|LessThan0~0 .operation_mode = "normal";
defparam \pwm_out|LessThan0~0 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~0 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~0 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \pwm_out|LessThan0~3 (
// Equation(s):
// \pwm_out|LessThan0~3_combout  = ((!\pwm_out|LessThan0~0_combout  & ((\pwm_out|count_reg [14]) # (!\pwm_out|LessThan0~2_combout )))) # (!\pwm_out|LessThan1~8_combout )

	.clk(gnd),
	.dataa(\pwm_out|count_reg [14]),
	.datab(\pwm_out|LessThan1~8_combout ),
	.datac(\pwm_out|LessThan0~2_combout ),
	.datad(\pwm_out|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~3 .lut_mask = "33bf";
defparam \pwm_out|LessThan0~3 .operation_mode = "normal";
defparam \pwm_out|LessThan0~3 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~3 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~3 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \pwm_out|count_reg[19] (
// Equation(s):
// \pwm_out|count_reg [19] = DFFEAS(\pwm_out|count_reg [19] $ (((((!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[18]~55 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[18]~55COUT1_79 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[19]~29  = CARRY(((!\pwm_out|count_reg[18]~55 )) # (!\pwm_out|count_reg [19]))
// \pwm_out|count_reg[19]~29COUT1_80  = CARRY(((!\pwm_out|count_reg[18]~55COUT1_79 )) # (!\pwm_out|count_reg [19]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[18]~55 ),
	.cin1(\pwm_out|count_reg[18]~55COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [19]),
	.cout(),
	.cout0(\pwm_out|count_reg[19]~29 ),
	.cout1(\pwm_out|count_reg[19]~29COUT1_80 ));
// synopsys translate_off
defparam \pwm_out|count_reg[19] .cin0_used = "true";
defparam \pwm_out|count_reg[19] .cin1_used = "true";
defparam \pwm_out|count_reg[19] .cin_used = "true";
defparam \pwm_out|count_reg[19] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[19] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[19] .output_mode = "reg_only";
defparam \pwm_out|count_reg[19] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[19] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \pwm_out|count_reg[20] (
// Equation(s):
// \pwm_out|count_reg [20] = DFFEAS(\pwm_out|count_reg [20] $ ((((!(!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[19]~29 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[19]~29COUT1_80 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[20]~31  = CARRY((\pwm_out|count_reg [20] & ((!\pwm_out|count_reg[19]~29COUT1_80 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[19]~29 ),
	.cin1(\pwm_out|count_reg[19]~29COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [20]),
	.cout(\pwm_out|count_reg[20]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[20] .cin0_used = "true";
defparam \pwm_out|count_reg[20] .cin1_used = "true";
defparam \pwm_out|count_reg[20] .cin_used = "true";
defparam \pwm_out|count_reg[20] .lut_mask = "a50a";
defparam \pwm_out|count_reg[20] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[20] .output_mode = "reg_only";
defparam \pwm_out|count_reg[20] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[20] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \pwm_out|count_reg[21] (
// Equation(s):
// \pwm_out|count_reg [21] = DFFEAS(\pwm_out|count_reg [21] $ ((((\pwm_out|count_reg[20]~31 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[21]~33  = CARRY(((!\pwm_out|count_reg[20]~31 )) # (!\pwm_out|count_reg [21]))
// \pwm_out|count_reg[21]~33COUT1_81  = CARRY(((!\pwm_out|count_reg[20]~31 )) # (!\pwm_out|count_reg [21]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [21]),
	.cout(),
	.cout0(\pwm_out|count_reg[21]~33 ),
	.cout1(\pwm_out|count_reg[21]~33COUT1_81 ));
// synopsys translate_off
defparam \pwm_out|count_reg[21] .cin_used = "true";
defparam \pwm_out|count_reg[21] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[21] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[21] .output_mode = "reg_only";
defparam \pwm_out|count_reg[21] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[21] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \pwm_out|count_reg[22] (
// Equation(s):
// \pwm_out|count_reg [22] = DFFEAS(\pwm_out|count_reg [22] $ ((((!(!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[21]~33 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[21]~33COUT1_81 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[22]~35  = CARRY((\pwm_out|count_reg [22] & ((!\pwm_out|count_reg[21]~33 ))))
// \pwm_out|count_reg[22]~35COUT1_82  = CARRY((\pwm_out|count_reg [22] & ((!\pwm_out|count_reg[21]~33COUT1_81 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[21]~33 ),
	.cin1(\pwm_out|count_reg[21]~33COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [22]),
	.cout(),
	.cout0(\pwm_out|count_reg[22]~35 ),
	.cout1(\pwm_out|count_reg[22]~35COUT1_82 ));
// synopsys translate_off
defparam \pwm_out|count_reg[22] .cin0_used = "true";
defparam \pwm_out|count_reg[22] .cin1_used = "true";
defparam \pwm_out|count_reg[22] .cin_used = "true";
defparam \pwm_out|count_reg[22] .lut_mask = "a50a";
defparam \pwm_out|count_reg[22] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[22] .output_mode = "reg_only";
defparam \pwm_out|count_reg[22] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[22] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \pwm_out|count_reg[23] (
// Equation(s):
// \pwm_out|count_reg [23] = DFFEAS((\pwm_out|count_reg [23] $ (((!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[22]~35 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[22]~35COUT1_82 )))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[23]~37  = CARRY(((!\pwm_out|count_reg[22]~35 ) # (!\pwm_out|count_reg [23])))
// \pwm_out|count_reg[23]~37COUT1_83  = CARRY(((!\pwm_out|count_reg[22]~35COUT1_82 ) # (!\pwm_out|count_reg [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[22]~35 ),
	.cin1(\pwm_out|count_reg[22]~35COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [23]),
	.cout(),
	.cout0(\pwm_out|count_reg[23]~37 ),
	.cout1(\pwm_out|count_reg[23]~37COUT1_83 ));
// synopsys translate_off
defparam \pwm_out|count_reg[23] .cin0_used = "true";
defparam \pwm_out|count_reg[23] .cin1_used = "true";
defparam \pwm_out|count_reg[23] .cin_used = "true";
defparam \pwm_out|count_reg[23] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[23] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[23] .output_mode = "reg_only";
defparam \pwm_out|count_reg[23] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[23] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \pwm_out|count_reg[24] (
// Equation(s):
// \pwm_out|count_reg [24] = DFFEAS(\pwm_out|count_reg [24] $ ((((!(!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[23]~37 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[23]~37COUT1_83 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[24]~39  = CARRY((\pwm_out|count_reg [24] & ((!\pwm_out|count_reg[23]~37 ))))
// \pwm_out|count_reg[24]~39COUT1_84  = CARRY((\pwm_out|count_reg [24] & ((!\pwm_out|count_reg[23]~37COUT1_83 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[23]~37 ),
	.cin1(\pwm_out|count_reg[23]~37COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [24]),
	.cout(),
	.cout0(\pwm_out|count_reg[24]~39 ),
	.cout1(\pwm_out|count_reg[24]~39COUT1_84 ));
// synopsys translate_off
defparam \pwm_out|count_reg[24] .cin0_used = "true";
defparam \pwm_out|count_reg[24] .cin1_used = "true";
defparam \pwm_out|count_reg[24] .cin_used = "true";
defparam \pwm_out|count_reg[24] .lut_mask = "a50a";
defparam \pwm_out|count_reg[24] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[24] .output_mode = "reg_only";
defparam \pwm_out|count_reg[24] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[24] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \pwm_out|count_reg[25] (
// Equation(s):
// \pwm_out|count_reg [25] = DFFEAS((\pwm_out|count_reg [25] $ (((!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[24]~39 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[24]~39COUT1_84 )))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[25]~41  = CARRY(((!\pwm_out|count_reg[24]~39COUT1_84 ) # (!\pwm_out|count_reg [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[24]~39 ),
	.cin1(\pwm_out|count_reg[24]~39COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [25]),
	.cout(\pwm_out|count_reg[25]~41 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[25] .cin0_used = "true";
defparam \pwm_out|count_reg[25] .cin1_used = "true";
defparam \pwm_out|count_reg[25] .cin_used = "true";
defparam \pwm_out|count_reg[25] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[25] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[25] .output_mode = "reg_only";
defparam \pwm_out|count_reg[25] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[25] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \pwm_out|count_reg[26] (
// Equation(s):
// \pwm_out|count_reg [26] = DFFEAS((\pwm_out|count_reg [26] $ ((!\pwm_out|count_reg[25]~41 ))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[26]~43  = CARRY(((\pwm_out|count_reg [26] & !\pwm_out|count_reg[25]~41 )))
// \pwm_out|count_reg[26]~43COUT1_85  = CARRY(((\pwm_out|count_reg [26] & !\pwm_out|count_reg[25]~41 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [26]),
	.cout(),
	.cout0(\pwm_out|count_reg[26]~43 ),
	.cout1(\pwm_out|count_reg[26]~43COUT1_85 ));
// synopsys translate_off
defparam \pwm_out|count_reg[26] .cin_used = "true";
defparam \pwm_out|count_reg[26] .lut_mask = "c30c";
defparam \pwm_out|count_reg[26] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[26] .output_mode = "reg_only";
defparam \pwm_out|count_reg[26] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[26] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \pwm_out|count_reg[27] (
// Equation(s):
// \pwm_out|count_reg [27] = DFFEAS((\pwm_out|count_reg [27] $ (((!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[26]~43 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[26]~43COUT1_85 )))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[27]~45  = CARRY(((!\pwm_out|count_reg[26]~43 ) # (!\pwm_out|count_reg [27])))
// \pwm_out|count_reg[27]~45COUT1_86  = CARRY(((!\pwm_out|count_reg[26]~43COUT1_85 ) # (!\pwm_out|count_reg [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[26]~43 ),
	.cin1(\pwm_out|count_reg[26]~43COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [27]),
	.cout(),
	.cout0(\pwm_out|count_reg[27]~45 ),
	.cout1(\pwm_out|count_reg[27]~45COUT1_86 ));
// synopsys translate_off
defparam \pwm_out|count_reg[27] .cin0_used = "true";
defparam \pwm_out|count_reg[27] .cin1_used = "true";
defparam \pwm_out|count_reg[27] .cin_used = "true";
defparam \pwm_out|count_reg[27] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[27] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[27] .output_mode = "reg_only";
defparam \pwm_out|count_reg[27] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[27] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \pwm_out|count_reg[28] (
// Equation(s):
// \pwm_out|count_reg [28] = DFFEAS((\pwm_out|count_reg [28] $ ((!(!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[27]~45 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[27]~45COUT1_86 )))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[28]~47  = CARRY(((\pwm_out|count_reg [28] & !\pwm_out|count_reg[27]~45 )))
// \pwm_out|count_reg[28]~47COUT1_87  = CARRY(((\pwm_out|count_reg [28] & !\pwm_out|count_reg[27]~45COUT1_86 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[27]~45 ),
	.cin1(\pwm_out|count_reg[27]~45COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [28]),
	.cout(),
	.cout0(\pwm_out|count_reg[28]~47 ),
	.cout1(\pwm_out|count_reg[28]~47COUT1_87 ));
// synopsys translate_off
defparam \pwm_out|count_reg[28] .cin0_used = "true";
defparam \pwm_out|count_reg[28] .cin1_used = "true";
defparam \pwm_out|count_reg[28] .cin_used = "true";
defparam \pwm_out|count_reg[28] .lut_mask = "c30c";
defparam \pwm_out|count_reg[28] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[28] .output_mode = "reg_only";
defparam \pwm_out|count_reg[28] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[28] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \pwm_out|count_reg[29] (
// Equation(s):
// \pwm_out|count_reg [29] = DFFEAS(\pwm_out|count_reg [29] $ (((((!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[28]~47 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[28]~47COUT1_87 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[29]~49  = CARRY(((!\pwm_out|count_reg[28]~47 )) # (!\pwm_out|count_reg [29]))
// \pwm_out|count_reg[29]~49COUT1_88  = CARRY(((!\pwm_out|count_reg[28]~47COUT1_87 )) # (!\pwm_out|count_reg [29]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[28]~47 ),
	.cin1(\pwm_out|count_reg[28]~47COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [29]),
	.cout(),
	.cout0(\pwm_out|count_reg[29]~49 ),
	.cout1(\pwm_out|count_reg[29]~49COUT1_88 ));
// synopsys translate_off
defparam \pwm_out|count_reg[29] .cin0_used = "true";
defparam \pwm_out|count_reg[29] .cin1_used = "true";
defparam \pwm_out|count_reg[29] .cin_used = "true";
defparam \pwm_out|count_reg[29] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[29] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[29] .output_mode = "reg_only";
defparam \pwm_out|count_reg[29] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[29] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \pwm_out|count_reg[30] (
// Equation(s):
// \pwm_out|count_reg [30] = DFFEAS(\pwm_out|count_reg [30] $ ((((!(!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[29]~49 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[29]~49COUT1_88 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[30]~51  = CARRY((\pwm_out|count_reg [30] & ((!\pwm_out|count_reg[29]~49COUT1_88 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[29]~49 ),
	.cin1(\pwm_out|count_reg[29]~49COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [30]),
	.cout(\pwm_out|count_reg[30]~51 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[30] .cin0_used = "true";
defparam \pwm_out|count_reg[30] .cin1_used = "true";
defparam \pwm_out|count_reg[30] .cin_used = "true";
defparam \pwm_out|count_reg[30] .lut_mask = "a50a";
defparam \pwm_out|count_reg[30] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[30] .output_mode = "reg_only";
defparam \pwm_out|count_reg[30] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[30] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \pwm_out|count_reg[31] (
// Equation(s):
// \pwm_out|count_reg [31] = DFFEAS(\pwm_out|count_reg [31] $ ((((\pwm_out|count_reg[30]~51 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[30]~51 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[31] .cin_used = "true";
defparam \pwm_out|count_reg[31] .lut_mask = "5a5a";
defparam \pwm_out|count_reg[31] .operation_mode = "normal";
defparam \pwm_out|count_reg[31] .output_mode = "reg_only";
defparam \pwm_out|count_reg[31] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[31] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \pwm_out|LessThan1~7 (
// Equation(s):
// \pwm_out|LessThan1~7_combout  = (!\pwm_out|count_reg [29] & (!\pwm_out|count_reg [27] & (!\pwm_out|count_reg [30] & !\pwm_out|count_reg [28])))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [29]),
	.datab(\pwm_out|count_reg [27]),
	.datac(\pwm_out|count_reg [30]),
	.datad(\pwm_out|count_reg [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~7 .lut_mask = "0001";
defparam \pwm_out|LessThan1~7 .operation_mode = "normal";
defparam \pwm_out|LessThan1~7 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~7 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~7 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \pwm_out|LessThan1~6 (
// Equation(s):
// \pwm_out|LessThan1~6_combout  = (!\pwm_out|count_reg [24] & (!\pwm_out|count_reg [23] & (!\pwm_out|count_reg [26] & !\pwm_out|count_reg [25])))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [24]),
	.datab(\pwm_out|count_reg [23]),
	.datac(\pwm_out|count_reg [26]),
	.datad(\pwm_out|count_reg [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~6 .lut_mask = "0001";
defparam \pwm_out|LessThan1~6 .operation_mode = "normal";
defparam \pwm_out|LessThan1~6 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~6 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~6 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \pwm_out|LessThan1~5 (
// Equation(s):
// \pwm_out|LessThan1~5_combout  = (!\pwm_out|count_reg [21] & (!\pwm_out|count_reg [22] & (!\pwm_out|count_reg [20] & !\pwm_out|count_reg [19])))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [21]),
	.datab(\pwm_out|count_reg [22]),
	.datac(\pwm_out|count_reg [20]),
	.datad(\pwm_out|count_reg [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~5 .lut_mask = "0001";
defparam \pwm_out|LessThan1~5 .operation_mode = "normal";
defparam \pwm_out|LessThan1~5 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~5 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~5 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \pwm_out|LessThan1~8 (
// Equation(s):
// \pwm_out|LessThan1~8_combout  = (!\pwm_out|count_reg [31] & (\pwm_out|LessThan1~7_combout  & (\pwm_out|LessThan1~6_combout  & \pwm_out|LessThan1~5_combout )))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [31]),
	.datab(\pwm_out|LessThan1~7_combout ),
	.datac(\pwm_out|LessThan1~6_combout ),
	.datad(\pwm_out|LessThan1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~8 .lut_mask = "4000";
defparam \pwm_out|LessThan1~8 .operation_mode = "normal";
defparam \pwm_out|LessThan1~8 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~8 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~8 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \pwm_out|LessThan1~3 (
// Equation(s):
// \pwm_out|LessThan1~3_combout  = (\pwm_out|count_reg [17] & (((\pwm_out|count_reg [15] & \pwm_out|count_reg [16]))))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [17]),
	.datab(vcc),
	.datac(\pwm_out|count_reg [15]),
	.datad(\pwm_out|count_reg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~3 .lut_mask = "a000";
defparam \pwm_out|LessThan1~3 .operation_mode = "normal";
defparam \pwm_out|LessThan1~3 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~3 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~3 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \pwm_out|LessThan1~0 (
// Equation(s):
// \pwm_out|LessThan1~0_combout  = ((!\pwm_out|count_reg [6] & (!\pwm_out|count_reg [4] & !\pwm_out|count_reg [5]))) # (!\pwm_out|count_reg [7])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [6]),
	.datab(\pwm_out|count_reg [7]),
	.datac(\pwm_out|count_reg [4]),
	.datad(\pwm_out|count_reg [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~0 .lut_mask = "3337";
defparam \pwm_out|LessThan1~0 .operation_mode = "normal";
defparam \pwm_out|LessThan1~0 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~0 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~0 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \pwm_out|LessThan1~2 (
// Equation(s):
// \pwm_out|LessThan1~2_combout  = ((\pwm_out|LessThan1~1_combout  & (!\pwm_out|count_reg [8] & \pwm_out|LessThan1~0_combout ))) # (!\pwm_out|count_reg [12])

	.clk(gnd),
	.dataa(\pwm_out|LessThan1~1_combout ),
	.datab(\pwm_out|count_reg [8]),
	.datac(\pwm_out|count_reg [12]),
	.datad(\pwm_out|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~2 .lut_mask = "2f0f";
defparam \pwm_out|LessThan1~2 .operation_mode = "normal";
defparam \pwm_out|LessThan1~2 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~2 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~2 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \pwm_out|LessThan1~4 (
// Equation(s):
// \pwm_out|LessThan1~4_combout  = (((!\pwm_out|count_reg [13] & \pwm_out|LessThan1~2_combout )) # (!\pwm_out|LessThan1~3_combout )) # (!\pwm_out|count_reg [14])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [14]),
	.datab(\pwm_out|count_reg [13]),
	.datac(\pwm_out|LessThan1~3_combout ),
	.datad(\pwm_out|LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~4 .lut_mask = "7f5f";
defparam \pwm_out|LessThan1~4 .operation_mode = "normal";
defparam \pwm_out|LessThan1~4 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~4 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~4 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \pwm_out|pwm_reg (
// Equation(s):
// \pwm_out|pwm_reg~regout  = DFFEAS(((\pwm_out|LessThan1~8_combout  & (!\pwm_out|count_reg [18] & \pwm_out|LessThan1~4_combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_pwm_out~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|LessThan1~8_combout ),
	.datac(\pwm_out|count_reg [18]),
	.datad(\pwm_out|LessThan1~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|pwm_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|pwm_reg .lut_mask = "0c00";
defparam \pwm_out|pwm_reg .operation_mode = "normal";
defparam \pwm_out|pwm_reg .output_mode = "reg_only";
defparam \pwm_out|pwm_reg .register_cascade_mode = "off";
defparam \pwm_out|pwm_reg .sum_lutc_input = "datac";
defparam \pwm_out|pwm_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell linkGPC(
// Equation(s):
// \linkGPC~regout  = DFFEAS((\Equal4~0_combout ) # ((\linkGPC~regout  & ((!\WideOr2~1_combout ) # (!\WideOr2~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkGPC~regout ),
	.datab(\WideOr2~0_combout ),
	.datac(\Equal4~0_combout ),
	.datad(\WideOr2~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGPC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGPC.lut_mask = "f2fa";
defparam linkGPC.operation_mode = "normal";
defparam linkGPC.output_mode = "reg_only";
defparam linkGPC.register_cascade_mode = "off";
defparam linkGPC.sum_lutc_input = "datac";
defparam linkGPC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell linkPWM(
// Equation(s):
// \linkPWM~regout  = DFFEAS((\Equal8~2_combout ) # ((\linkPWM~regout  & ((!\WideNor1~0_combout ) # (!\Selector40~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector40~0_combout ),
	.datab(\Equal8~2_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\linkPWM~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPWM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPWM.lut_mask = "dfcc";
defparam linkPWM.operation_mode = "normal";
defparam linkPWM.output_mode = "reg_only";
defparam linkPWM.register_cascade_mode = "off";
defparam linkPWM.sum_lutc_input = "datac";
defparam linkPWM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell linkGLO(
// Equation(s):
// \linkGLO~regout  = DFFEAS((\Equal2~6_combout ) # ((\linkGLO~regout  & ((\Equal5~4_combout ) # (!\WideOr3~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr3~0_combout ),
	.datab(\Equal5~4_combout ),
	.datac(\linkGLO~regout ),
	.datad(\Equal2~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGLO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGLO.lut_mask = "ffd0";
defparam linkGLO.operation_mode = "normal";
defparam linkGLO.output_mode = "reg_only";
defparam linkGLO.register_cascade_mode = "off";
defparam linkGLO.sum_lutc_input = "datac";
defparam linkGLO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \BusB[82]~22 (
// Equation(s):
// \BusB[82]~22_combout  = (\BusB[84]~9  & (((\BusB[86]~10 )) # (!\linkPWM~regout ))) # (!\BusB[84]~9  & (!\linkGLO~regout  & ((\BusB[86]~10 ) # (!\linkPWM~regout ))))

	.clk(gnd),
	.dataa(\BusB[84]~9 ),
	.datab(\linkPWM~regout ),
	.datac(\BusB[86]~10 ),
	.datad(\linkGLO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[82]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[82]~22 .lut_mask = "a2f3";
defparam \BusB[82]~22 .operation_mode = "normal";
defparam \BusB[82]~22 .output_mode = "comb_only";
defparam \BusB[82]~22 .register_cascade_mode = "off";
defparam \BusB[82]~22 .sum_lutc_input = "datac";
defparam \BusB[82]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \BusB[82]~23 (
// Equation(s):
// \BusB[82]~23_combout  = (((\linkGLO~regout ) # (\linkPWM~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkGLO~regout ),
	.datad(\linkPWM~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[82]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[82]~23 .lut_mask = "fff0";
defparam \BusB[82]~23 .operation_mode = "normal";
defparam \BusB[82]~23 .output_mode = "comb_only";
defparam \BusB[82]~23 .register_cascade_mode = "off";
defparam \BusB[82]~23 .sum_lutc_input = "datac";
defparam \BusB[82]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (!\Equal6~4_combout  & (!\Equal3~2_combout  & (!\Equal8~2_combout  & \WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\Equal6~4_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\Equal8~2_combout ),
	.datad(\WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = "0100";
defparam \WideOr7~0 .operation_mode = "normal";
defparam \WideOr7~0 .output_mode = "comb_only";
defparam \WideOr7~0 .register_cascade_mode = "off";
defparam \WideOr7~0 .sum_lutc_input = "datac";
defparam \WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell i2c_rd_rst(
// Equation(s):
// \i2c_rd_rst~regout  = DFFEAS((((\i2c_rd_rst~regout  & !\WideOr7~0_combout )) # (!\Selector40~0_combout )), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_rd_rst~regout ),
	.datac(\Selector40~0_combout ),
	.datad(\WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rd_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam i2c_rd_rst.lut_mask = "0fcf";
defparam i2c_rd_rst.operation_mode = "normal";
defparam i2c_rd_rst.output_mode = "reg_only";
defparam i2c_rd_rst.register_cascade_mode = "off";
defparam i2c_rd_rst.sum_lutc_input = "datac";
defparam i2c_rd_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] $ 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0 .lut_mask = "f3fc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \I2C_MASTER_reduced_instance|Equal5~6 (
// Equation(s):
// \I2C_MASTER_reduced_instance|Equal5~6_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|Equal5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|Equal5~6 .lut_mask = "00c0";
defparam \I2C_MASTER_reduced_instance|Equal5~6 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|Equal5~6 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|Equal5~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|Equal5~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|Equal5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9_combout  = (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9 .lut_mask = "0f00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9_combout ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10 .lut_mask = "15f0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout  = DFFEAS(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10_combout ))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~10_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag .lut_mask = "f0aa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \I2C_MASTER_reduced_instance|Equal5~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|Equal5~1_combout  = (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|Equal5~1 .lut_mask = "f3ff";
defparam \I2C_MASTER_reduced_instance|Equal5~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|Equal5~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|Equal5~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|Equal5~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \I2C_MASTER_reduced_instance|Equal5~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|Equal5~2_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|Equal5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|Equal5~2 .lut_mask = "000c";
defparam \I2C_MASTER_reduced_instance|Equal5~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|Equal5~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|Equal5~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|Equal5~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|Equal5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0 .lut_mask = "2600";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \I2C_MASTER_reduced_instance|Equal5~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|Equal5~0_combout  = ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|Equal5~0 .lut_mask = "0003";
defparam \I2C_MASTER_reduced_instance|Equal5~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|Equal5~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|Equal5~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|Equal5~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (!Rx_cmd[0] & (\Equal6~3_combout  & (\Equal6~1_combout  & !Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(\Equal6~3_combout ),
	.datac(\Equal6~1_combout ),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = "0040";
defparam \Equal7~0 .operation_mode = "normal";
defparam \Equal7~0 .output_mode = "comb_only";
defparam \Equal7~0 .register_cascade_mode = "off";
defparam \Equal7~0 .sum_lutc_input = "datac";
defparam \Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell RD_EN(
// Equation(s):
// \RD_EN~regout  = DFFEAS(((\Equal7~0_combout ) # ((\RD_EN~regout  & !\WideOr7~0_combout ))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\RD_EN~regout ),
	.datac(\WideOr7~0_combout ),
	.datad(\Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\RD_EN~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam RD_EN.lut_mask = "ff0c";
defparam RD_EN.operation_mode = "normal";
defparam RD_EN.output_mode = "reg_only";
defparam RD_EN.register_cascade_mode = "off";
defparam RD_EN.sum_lutc_input = "datac";
defparam RD_EN.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (Rx_cmd[0] & (\Equal6~3_combout  & (\Equal6~1_combout  & Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(\Equal6~3_combout ),
	.datac(\Equal6~1_combout ),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = "8000";
defparam \Equal9~0 .operation_mode = "normal";
defparam \Equal9~0 .output_mode = "comb_only";
defparam \Equal9~0 .register_cascade_mode = "off";
defparam \Equal9~0 .sum_lutc_input = "datac";
defparam \Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell WR_EN(
// Equation(s):
// \WR_EN~regout  = DFFEAS((\Equal9~0_combout ) # ((\WR_EN~regout  & (!\WideOr7~0_combout ))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal9~0_combout ),
	.datab(\WR_EN~regout ),
	.datac(\WideOr7~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\WR_EN~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WR_EN.lut_mask = "aeae";
defparam WR_EN.operation_mode = "normal";
defparam WR_EN.output_mode = "reg_only";
defparam WR_EN.register_cascade_mode = "off";
defparam WR_EN.sum_lutc_input = "datac";
defparam WR_EN.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \I2C_MASTER_reduced_instance|RD~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|RD~1_combout  = (((!\WR_EN~regout  & !\RD_EN~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\WR_EN~regout ),
	.datad(\RD_EN~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|RD~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|RD~1 .lut_mask = "000f";
defparam \I2C_MASTER_reduced_instance|RD~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|RD~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|RD~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|RD~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|RD~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxii_lcell \I2C_MASTER_reduced_instance|Equal5~4 (
// Equation(s):
// \I2C_MASTER_reduced_instance|Equal5~4_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|Equal5~4 .lut_mask = "0050";
defparam \I2C_MASTER_reduced_instance|Equal5~4 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|Equal5~4 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|Equal5~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|Equal5~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|Equal5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \I2C_MASTER_reduced_instance|write_status_reg~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|write_status_reg~0_combout  = ((!\RD_EN~regout  & (\WR_EN~regout  & \I2C_MASTER_reduced_instance|Equal5~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\RD_EN~regout ),
	.datac(\WR_EN~regout ),
	.datad(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|write_status_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|write_status_reg~0 .lut_mask = "3000";
defparam \I2C_MASTER_reduced_instance|write_status_reg~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|write_status_reg~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|write_status_reg~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|write_status_reg~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|write_status_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0 .lut_mask = "33fc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout  = DFFEAS(((\i2c_rd_rst~regout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout )))), 
// GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout ),
	.datad(\i2c_rd_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr .lut_mask = "af00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout  = DFFEAS((((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout  & \i2c_rd_rst~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout ),
	.datad(\i2c_rd_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last .lut_mask = "f000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0_combout  = (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0 .lut_mask = "0f00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1 .lut_mask = "5000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0 .lut_mask = "cfc3";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[1] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] $ 
// (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0_combout ))))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|Equal5~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[1] .lut_mask = "60c0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[1] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[1] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[1] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout  & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0 .lut_mask = "2000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[2] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2] = DFFEAS(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2] $ 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0_combout )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|Equal5~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux22~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[2] .lut_mask = "3c00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[2] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[2] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[2] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \I2C_MASTER_reduced_instance|always0~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|always0~1_combout  = ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|always0~1 .lut_mask = "0003";
defparam \I2C_MASTER_reduced_instance|always0~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|always0~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|always0~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|always0~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0_combout ) # 
// (!\I2C_MASTER_reduced_instance|always0~1_combout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1 .lut_mask = "a2aa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2] & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2 .lut_mask = "c000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[3] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1_combout ) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2_combout )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|Equal5~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~1_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[3] .lut_mask = "e0c0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[3] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[3] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[3] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  = (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0 .lut_mask = "0f00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout  & 
// \I2C_MASTER_reduced_instance|always0~1_combout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0 .lut_mask = "7050";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1 .lut_mask = "f0e0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0_combout ) # ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout  & 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1_combout ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2 .lut_mask = "faf2";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0 .lut_mask = "fa00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout  = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout )) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2_combout )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0_combout , , , !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux25~2_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag .lut_mask = "bb88";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout  & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout  & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|last~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|curr~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|op_flag~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0 .lut_mask = "0040";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[0] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0] = DFFEAS(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0] $ 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0_combout )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|Equal5~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux23~0_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[0] .lut_mask = "0cc0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[0] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[0] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N4
maxii_lcell \I2C_MASTER_reduced_instance|always0~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|always0~0_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|always0~0 .lut_mask = "0010";
defparam \I2C_MASTER_reduced_instance|always0~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|always0~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|always0~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|always0~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxii_lcell \I2C_MASTER_reduced_instance|Equal5~5 (
// Equation(s):
// \I2C_MASTER_reduced_instance|Equal5~5_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|Equal5~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|Equal5~5 .lut_mask = "0a00";
defparam \I2C_MASTER_reduced_instance|Equal5~5 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|Equal5~5 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|Equal5~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|Equal5~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|Equal5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[6]~16 (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg[6]~16_combout  = (\RD_EN~regout  & (((!\I2C_MASTER_reduced_instance|Equal5~5_combout )))) # (!\RD_EN~regout  & (((!\I2C_MASTER_reduced_instance|Equal5~4_combout )) # (!\WR_EN~regout )))

	.clk(gnd),
	.dataa(\WR_EN~regout ),
	.datab(\RD_EN~regout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~5_combout ),
	.datad(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[6]~16 .lut_mask = "1d3f";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~16 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~16 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~16 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~16 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[6]~17 (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg[6]~17_combout  = (\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ) # ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux21~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|data_reg[6]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[6]~17 .lut_mask = "baaa";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~17 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~17 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~17 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~17 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|data_reg[6]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[0] (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg [0] = DFFEAS(((!\I2C_MASTER_reduced_instance|data_reg [0])), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|data_reg[6]~17_combout , , , \I2C_MASTER_reduced_instance|data_reg[6]~16_combout 
// , )
// \I2C_MASTER_reduced_instance|data_reg[0]~9  = CARRY(((\I2C_MASTER_reduced_instance|data_reg [0])))
// \I2C_MASTER_reduced_instance|data_reg[0]~9COUT1_19  = CARRY(((\I2C_MASTER_reduced_instance|data_reg [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|data_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|data_reg [0]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|data_reg[0]~9 ),
	.cout1(\I2C_MASTER_reduced_instance|data_reg[0]~9COUT1_19 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[0] .lut_mask = "33cc";
defparam \I2C_MASTER_reduced_instance|data_reg[0] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|data_reg[0] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|data_reg[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[1] (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg [1] = DFFEAS((\I2C_MASTER_reduced_instance|data_reg [1] $ ((\I2C_MASTER_reduced_instance|data_reg[0]~9 ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|data_reg[6]~17_combout , , , 
// \I2C_MASTER_reduced_instance|data_reg[6]~16_combout , )
// \I2C_MASTER_reduced_instance|data_reg[1]~11  = CARRY(((!\I2C_MASTER_reduced_instance|data_reg[0]~9 ) # (!\I2C_MASTER_reduced_instance|data_reg [1])))
// \I2C_MASTER_reduced_instance|data_reg[1]~11COUT1_20  = CARRY(((!\I2C_MASTER_reduced_instance|data_reg[0]~9COUT1_19 ) # (!\I2C_MASTER_reduced_instance|data_reg [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|data_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|data_reg[0]~9 ),
	.cin1(\I2C_MASTER_reduced_instance|data_reg[0]~9COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|data_reg [1]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|data_reg[1]~11 ),
	.cout1(\I2C_MASTER_reduced_instance|data_reg[1]~11COUT1_20 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[1] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[1] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[1] .lut_mask = "3c3f";
defparam \I2C_MASTER_reduced_instance|data_reg[1] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|data_reg[1] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|data_reg[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[1] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[2] (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg [2] = DFFEAS((\I2C_MASTER_reduced_instance|data_reg [2] $ ((!\I2C_MASTER_reduced_instance|data_reg[1]~11 ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|data_reg[6]~17_combout , , , 
// \I2C_MASTER_reduced_instance|data_reg[6]~16_combout , )
// \I2C_MASTER_reduced_instance|data_reg[2]~13  = CARRY(((\I2C_MASTER_reduced_instance|data_reg [2] & !\I2C_MASTER_reduced_instance|data_reg[1]~11 )))
// \I2C_MASTER_reduced_instance|data_reg[2]~13COUT1_21  = CARRY(((\I2C_MASTER_reduced_instance|data_reg [2] & !\I2C_MASTER_reduced_instance|data_reg[1]~11COUT1_20 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|data_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|data_reg[1]~11 ),
	.cin1(\I2C_MASTER_reduced_instance|data_reg[1]~11COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|data_reg [2]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|data_reg[2]~13 ),
	.cout1(\I2C_MASTER_reduced_instance|data_reg[2]~13COUT1_21 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[2] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[2] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[2] .lut_mask = "c30c";
defparam \I2C_MASTER_reduced_instance|data_reg[2] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|data_reg[2] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|data_reg[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[2] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[3] (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg [3] = DFFEAS(\I2C_MASTER_reduced_instance|data_reg [3] $ ((((\I2C_MASTER_reduced_instance|data_reg[2]~13 )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|data_reg[6]~17_combout , , , 
// \I2C_MASTER_reduced_instance|data_reg[6]~16_combout , )
// \I2C_MASTER_reduced_instance|data_reg[3]~15  = CARRY(((!\I2C_MASTER_reduced_instance|data_reg[2]~13 )) # (!\I2C_MASTER_reduced_instance|data_reg [3]))
// \I2C_MASTER_reduced_instance|data_reg[3]~15COUT1_22  = CARRY(((!\I2C_MASTER_reduced_instance|data_reg[2]~13COUT1_21 )) # (!\I2C_MASTER_reduced_instance|data_reg [3]))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|data_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|data_reg[2]~13 ),
	.cin1(\I2C_MASTER_reduced_instance|data_reg[2]~13COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|data_reg [3]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|data_reg[3]~15 ),
	.cout1(\I2C_MASTER_reduced_instance|data_reg[3]~15COUT1_22 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[3] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[3] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[3] .lut_mask = "5a5f";
defparam \I2C_MASTER_reduced_instance|data_reg[3] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|data_reg[3] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|data_reg[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[3] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N9
maxii_lcell \I2C_MASTER_reduced_instance|always0~3 (
// Equation(s):
// \I2C_MASTER_reduced_instance|always0~3_combout  = (!\I2C_MASTER_reduced_instance|data_reg [0] & (!\I2C_MASTER_reduced_instance|data_reg [3] & (!\I2C_MASTER_reduced_instance|data_reg [1] & !\I2C_MASTER_reduced_instance|data_reg [2])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|data_reg [0]),
	.datab(\I2C_MASTER_reduced_instance|data_reg [3]),
	.datac(\I2C_MASTER_reduced_instance|data_reg [1]),
	.datad(\I2C_MASTER_reduced_instance|data_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|always0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|always0~3 .lut_mask = "0001";
defparam \I2C_MASTER_reduced_instance|always0~3 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|always0~3 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|always0~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|always0~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|always0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[4] (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg [4] = DFFEAS((\I2C_MASTER_reduced_instance|data_reg [4] $ ((!\I2C_MASTER_reduced_instance|data_reg[3]~15 ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|data_reg[6]~17_combout , , , 
// \I2C_MASTER_reduced_instance|data_reg[6]~16_combout , )
// \I2C_MASTER_reduced_instance|data_reg[4]~3  = CARRY(((\I2C_MASTER_reduced_instance|data_reg [4] & !\I2C_MASTER_reduced_instance|data_reg[3]~15COUT1_22 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|data_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|data_reg[3]~15 ),
	.cin1(\I2C_MASTER_reduced_instance|data_reg[3]~15COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|data_reg [4]),
	.cout(\I2C_MASTER_reduced_instance|data_reg[4]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[4] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[4] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[4] .lut_mask = "c30c";
defparam \I2C_MASTER_reduced_instance|data_reg[4] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|data_reg[4] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|data_reg[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[4] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[5] (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg [5] = DFFEAS(\I2C_MASTER_reduced_instance|data_reg [5] $ ((((\I2C_MASTER_reduced_instance|data_reg[4]~3 )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|data_reg[6]~17_combout , , , 
// \I2C_MASTER_reduced_instance|data_reg[6]~16_combout , )
// \I2C_MASTER_reduced_instance|data_reg[5]~1  = CARRY(((!\I2C_MASTER_reduced_instance|data_reg[4]~3 )) # (!\I2C_MASTER_reduced_instance|data_reg [5]))
// \I2C_MASTER_reduced_instance|data_reg[5]~1COUT1_23  = CARRY(((!\I2C_MASTER_reduced_instance|data_reg[4]~3 )) # (!\I2C_MASTER_reduced_instance|data_reg [5]))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|data_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|data_reg[6]~17_combout ),
	.cin(\I2C_MASTER_reduced_instance|data_reg[4]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|data_reg [5]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|data_reg[5]~1 ),
	.cout1(\I2C_MASTER_reduced_instance|data_reg[5]~1COUT1_23 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[5] .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[5] .lut_mask = "5a5f";
defparam \I2C_MASTER_reduced_instance|data_reg[5] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|data_reg[5] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|data_reg[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[5] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[6] (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg [6] = DFFEAS(\I2C_MASTER_reduced_instance|data_reg [6] $ ((((!(!\I2C_MASTER_reduced_instance|data_reg[4]~3  & \I2C_MASTER_reduced_instance|data_reg[5]~1 ) # (\I2C_MASTER_reduced_instance|data_reg[4]~3  & 
// \I2C_MASTER_reduced_instance|data_reg[5]~1COUT1_23 ))))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|data_reg[6]~17_combout , , , \I2C_MASTER_reduced_instance|data_reg[6]~16_combout , )
// \I2C_MASTER_reduced_instance|data_reg[6]~5  = CARRY((\I2C_MASTER_reduced_instance|data_reg [6] & ((!\I2C_MASTER_reduced_instance|data_reg[5]~1 ))))
// \I2C_MASTER_reduced_instance|data_reg[6]~5COUT1_24  = CARRY((\I2C_MASTER_reduced_instance|data_reg [6] & ((!\I2C_MASTER_reduced_instance|data_reg[5]~1COUT1_23 ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|data_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|data_reg[6]~17_combout ),
	.cin(\I2C_MASTER_reduced_instance|data_reg[4]~3 ),
	.cin0(\I2C_MASTER_reduced_instance|data_reg[5]~1 ),
	.cin1(\I2C_MASTER_reduced_instance|data_reg[5]~1COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|data_reg [6]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|data_reg[6]~5 ),
	.cout1(\I2C_MASTER_reduced_instance|data_reg[6]~5COUT1_24 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[6] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[6] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[6] .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[6] .lut_mask = "a50a";
defparam \I2C_MASTER_reduced_instance|data_reg[6] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|data_reg[6] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|data_reg[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[6] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \I2C_MASTER_reduced_instance|data_reg[7] (
// Equation(s):
// \I2C_MASTER_reduced_instance|data_reg [7] = DFFEAS((\I2C_MASTER_reduced_instance|data_reg [7] $ (((!\I2C_MASTER_reduced_instance|data_reg[4]~3  & \I2C_MASTER_reduced_instance|data_reg[6]~5 ) # (\I2C_MASTER_reduced_instance|data_reg[4]~3  & 
// \I2C_MASTER_reduced_instance|data_reg[6]~5COUT1_24 )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|data_reg[6]~17_combout , , , \I2C_MASTER_reduced_instance|data_reg[6]~16_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|data_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|data_reg[6]~17_combout ),
	.cin(\I2C_MASTER_reduced_instance|data_reg[4]~3 ),
	.cin0(\I2C_MASTER_reduced_instance|data_reg[6]~5 ),
	.cin1(\I2C_MASTER_reduced_instance|data_reg[6]~5COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|data_reg[7] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[7] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[7] .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|data_reg[7] .lut_mask = "3c3c";
defparam \I2C_MASTER_reduced_instance|data_reg[7] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|data_reg[7] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|data_reg[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|data_reg[7] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \I2C_MASTER_reduced_instance|always0~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|always0~2_combout  = (!\I2C_MASTER_reduced_instance|data_reg [6] & (!\I2C_MASTER_reduced_instance|data_reg [7] & (\I2C_MASTER_reduced_instance|data_reg [5] & !\I2C_MASTER_reduced_instance|data_reg [4])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|data_reg [6]),
	.datab(\I2C_MASTER_reduced_instance|data_reg [7]),
	.datac(\I2C_MASTER_reduced_instance|data_reg [5]),
	.datad(\I2C_MASTER_reduced_instance|data_reg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|always0~2 .lut_mask = "0010";
defparam \I2C_MASTER_reduced_instance|always0~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|always0~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|always0~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|always0~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N6
maxii_lcell \I2C_MASTER_reduced_instance|always0~4 (
// Equation(s):
// \I2C_MASTER_reduced_instance|always0~4_combout  = (\I2C_MASTER_reduced_instance|always0~0_combout  & (\I2C_MASTER_reduced_instance|always0~3_combout  & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & 
// \I2C_MASTER_reduced_instance|always0~2_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|always0~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|always0~3_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datad(\I2C_MASTER_reduced_instance|always0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|always0~4 .lut_mask = "0800";
defparam \I2C_MASTER_reduced_instance|always0~4 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|always0~4 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|always0~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|always0~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \I2C_MASTER_reduced_instance|write_status_reg (
// Equation(s):
// \I2C_MASTER_reduced_instance|write_status_reg~regout  = DFFEAS((\I2C_MASTER_reduced_instance|write_status_reg~regout  & (((\I2C_MASTER_reduced_instance|write_status_reg~0_combout  & \I2C_MASTER_reduced_instance|always0~4_combout )) # 
// (!\I2C_MASTER_reduced_instance|RD~1_combout ))) # (!\I2C_MASTER_reduced_instance|write_status_reg~regout  & (((\I2C_MASTER_reduced_instance|write_status_reg~0_combout  & \I2C_MASTER_reduced_instance|always0~4_combout )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|write_status_reg~regout ),
	.datab(\I2C_MASTER_reduced_instance|RD~1_combout ),
	.datac(\I2C_MASTER_reduced_instance|write_status_reg~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|always0~4_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|write_status_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|write_status_reg .lut_mask = "f222";
defparam \I2C_MASTER_reduced_instance|write_status_reg .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|write_status_reg .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|write_status_reg .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|write_status_reg .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|write_status_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \I2C_MASTER_reduced_instance|WR~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|WR~0_combout  = (!\RD_EN~regout  & ((\I2C_MASTER_reduced_instance|Equal5~4_combout  & ((\I2C_MASTER_reduced_instance|always0~4_combout ))) # (!\I2C_MASTER_reduced_instance|Equal5~4_combout  & 
// (\I2C_MASTER_reduced_instance|Equal5~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.datab(\RD_EN~regout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|always0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|WR~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|WR~0 .lut_mask = "3210";
defparam \I2C_MASTER_reduced_instance|WR~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|WR~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|WR~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|WR~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|WR~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \I2C_MASTER_reduced_instance|WR~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|WR~1_combout  = (\I2C_MASTER_reduced_instance|WR~0_combout  & (!\I2C_MASTER_reduced_instance|write_status_reg~regout  & (!\I2C_MASTER_reduced_instance|Equal5~4_combout ))) # (!\I2C_MASTER_reduced_instance|WR~0_combout  & 
// (((\I2C_MASTER_reduced_instance|WR~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|write_status_reg~regout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.datac(\I2C_MASTER_reduced_instance|WR~regout ),
	.datad(\I2C_MASTER_reduced_instance|WR~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|WR~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|WR~1 .lut_mask = "11f0";
defparam \I2C_MASTER_reduced_instance|WR~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|WR~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|WR~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|WR~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|WR~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \I2C_MASTER_reduced_instance|WR (
// Equation(s):
// \I2C_MASTER_reduced_instance|WR~regout  = DFFEAS((\I2C_MASTER_reduced_instance|WR~1_combout  & ((\RD_EN~regout  & (!\I2C_MASTER_reduced_instance|Equal5~0_combout )) # (!\RD_EN~regout  & ((\WR_EN~regout ))))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~0_combout ),
	.datab(\RD_EN~regout ),
	.datac(\WR_EN~regout ),
	.datad(\I2C_MASTER_reduced_instance|WR~1_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|WR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|WR .lut_mask = "7400";
defparam \I2C_MASTER_reduced_instance|WR .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|WR .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|WR .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|WR .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|WR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19_combout  = ((\I2C_MASTER_reduced_instance|WR~regout ) # ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]) # (\I2C_MASTER_reduced_instance|RD~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|WR~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|RD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19 .lut_mask = "fffc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2 .lut_mask = "5276";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout ) # (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1 .lut_mask = "aaff";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0_combout  = ((\I2C_MASTER_reduced_instance|WR~regout ) # ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(\I2C_MASTER_reduced_instance|WR~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0 .lut_mask = "ffdf";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout ) # ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0 .lut_mask = "abfa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & (((\I2C_MASTER_reduced_instance|Equal5~5_combout )))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0_combout  & (!\I2C_MASTER_reduced_instance|Equal5~5_combout  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datac(\I2C_MASTER_reduced_instance|Equal5~5_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1 .lut_mask = "c2c0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2_combout  = ((\I2C_MASTER_reduced_instance|always0~0_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1_combout ))) # 
// (!\I2C_MASTER_reduced_instance|always0~0_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~1_combout ),
	.datac(vcc),
	.datad(\I2C_MASTER_reduced_instance|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2 .lut_mask = "ccaa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2_combout ) # ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2 .lut_mask = "ff03";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout  = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1_combout )) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2_combout )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2_combout , , , !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~1_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~2_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector1~2_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en .lut_mask = "dd88";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2_combout  & (((!\BusC[97]~3  & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout )) # 
// (!\I2C_MASTER_reduced_instance|Equal5~4_combout )))

	.clk(gnd),
	.dataa(\BusC[97]~3 ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout ),
	.datad(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3 .lut_mask = "04cc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout  & 
// \I2C_MASTER_reduced_instance|always0~1_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~1_combout ),
	.datad(\I2C_MASTER_reduced_instance|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0 .lut_mask = "a000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0_combout ))))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0_combout ) # ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1 .lut_mask = "accd";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout  = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1_combout  & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3_combout  & 
// ((!\I2C_MASTER_reduced_instance|Equal5~0_combout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1_combout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~3_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~1_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status .lut_mask = "05cc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20 .lut_mask = "5707";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19_combout ))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~19_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21 .lut_mask = "4c7f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0] = DFFEAS(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0])), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0])))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11COUT1_23  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11COUT1_23 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0] .lut_mask = "33cc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1] $ ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11 ))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11 ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1])))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1COUT1_24  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11COUT1_23 ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[0]~11COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1COUT1_24 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1] .lut_mask = "3c3f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2] $ ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1 ))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1 )))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3COUT1_25  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1COUT1_24 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[1]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3COUT1_25 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2] .lut_mask = "c30c";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3] = DFFEAS(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3] $ ((((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3 )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3 )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15COUT1_26  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3COUT1_25 )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[2]~3COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15COUT1_26 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3] .lut_mask = "5a5f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4] = DFFEAS(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4] $ ((((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15 )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15COUT1_26 ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~15COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4]),
	.cout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4] .lut_mask = "a50a";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5] = DFFEAS(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5] $ ((((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13 )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13 )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5]))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7COUT1_27  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13 )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5]))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ),
	.cin(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7COUT1_27 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5] .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5] .lut_mask = "5a5f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6] = DFFEAS(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6] $ ((((!(!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7 ) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7COUT1_27 ))))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7 ))))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9COUT1_28  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ),
	.cin(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13 ),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[5]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9COUT1_28 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] .lut_mask = "a50a";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7] $ (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9 ) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9COUT1_28 )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~21_combout ),
	.cin(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[4]~13 ),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[6]~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] .lut_mask = "3c3c";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y1_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0 .lut_mask = "8000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1 .lut_mask = "2000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout  & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3] & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2 .lut_mask = "0100";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout  = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0_combout ) # ((!\I2C_MASTER_reduced_instance|Equal5~1_combout  & (!\I2C_MASTER_reduced_instance|Equal5~2_combout 
//  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2_combout ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg .lut_mask = "f1f0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout )) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17 .lut_mask = "b888";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0])
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0]))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2COUT1_36  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0]))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2COUT1_36 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0 .lut_mask = "55aa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0 .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2]) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0 .lut_mask = "ec00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0_combout  & 
// ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0])))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4 .lut_mask = "0acc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3_combout  = (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3 .lut_mask = "f000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N3
maxii_lcell \I2C_MASTER_reduced_instance|Equal5~3 (
// Equation(s):
// \I2C_MASTER_reduced_instance|Equal5~3_combout  = ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|Equal5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|Equal5~3 .lut_mask = "0030";
defparam \I2C_MASTER_reduced_instance|Equal5~3 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|Equal5~3 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|Equal5~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|Equal5~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|Equal5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed~regout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]) # 
// (!\I2C_MASTER_reduced_instance|always0~0_combout )) # (!\I2C_MASTER_reduced_instance|Equal5~2_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed~regout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|always0~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0 .lut_mask = "aa2a";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed~regout  = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0_combout ) # 
// ((\I2C_MASTER_reduced_instance|Equal5~3_combout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0_combout )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|Equal5~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~3_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Selector0~0_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed .lut_mask = "f080";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed~regout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout  & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addressed~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1 .lut_mask = "0008";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1_combout )))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (!\I2C_MASTER_reduced_instance|WR~regout  & (!\I2C_MASTER_reduced_instance|RD~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|WR~regout ),
	.datab(\I2C_MASTER_reduced_instance|RD~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5 .lut_mask = "0f11";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5_combout )))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6 .lut_mask = "4045";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4_combout  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3_combout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6_combout ))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3_combout ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~4_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~3_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0] .lut_mask = "c0ea";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1] $ ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2 )))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2 )))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7COUT1_37  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2COUT1_36 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7COUT1_37 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5 .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5 .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5 .lut_mask = "3c0c";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5 .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5 .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6_combout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout ) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8 .lut_mask = "f700";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1] = DFFEAS((((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5_combout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~5_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1] .lut_mask = "0f00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2] $ ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7 )))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7 ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2])))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12COUT1_38  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7COUT1_37 ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12COUT1_38 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10 .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10 .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10 .lut_mask = "c33f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10 .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10 .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[2] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2] = DFFEAS(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10_combout )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datac(vcc),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~10_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[2] .lut_mask = "00cc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[2] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[2] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[2] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [3] $ ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12 )))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [3] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12COUT1_38 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30_combout ),
	.regout(),
	.cout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30 .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30 .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30 .lut_mask = "3c0c";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30 .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30 .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[3] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [3] = DFFEAS((((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30_combout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~30_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[3] .lut_mask = "0f00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[3] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[3] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[3] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4] $ ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32 )))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32 ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4])))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17COUT1_39  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32 ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17COUT1_39 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15 .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15 .lut_mask = "c33f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15 .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15 .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[4] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4] = DFFEAS(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15_combout ))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~15_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[4] .lut_mask = "0faa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[4] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[4] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[4] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20_combout  = \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5] $ (((((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17 ) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17COUT1_39 )))))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17 ))))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22COUT1_40  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17COUT1_39 ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32 ),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~17COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22COUT1_40 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 .lut_mask = "5a0a";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[5] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5] = DFFEAS(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20_combout ))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~20_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[5] .lut_mask = "0faa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[5] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[5] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[5] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25_combout  = \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [6] $ ((((!(!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22 ) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22COUT1_40 )))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~32 ),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~22COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 .lut_mask = "a5a5";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[6] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [6] = DFFEAS(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25_combout )) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Add2~25_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[6] .lut_mask = "3f30";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[6] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[6] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[6] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [3] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [6] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [3]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [6]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0 .lut_mask = "8000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0_combout  & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1 .lut_mask = "0080";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16 .lut_mask = "80cc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2 .lut_mask = "00c0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16_combout ) # ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17_combout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~17_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~16_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18 .lut_mask = "f8fd";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg[3]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3 .lut_mask = "8000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5_combout  = (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5 .lut_mask = "f000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4_combout  = (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2]) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4 .lut_mask = "fff0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ) # ((\I2C_MASTER_reduced_instance|Equal5~1_combout ) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5_combout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~5_combout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6 .lut_mask = "fefa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout  = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6_combout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout  & 
// !\I2C_MASTER_reduced_instance|Equal5~6_combout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~6_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0 .lut_mask = "5d00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0 .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout  = (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2 .lut_mask = "0f00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0])))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout  & 
// (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0 .lut_mask = "a5a8";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout  = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0_combout )))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9_combout  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0_combout ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~9_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~0_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg .lut_mask = "40aa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((!\I2C_MASTER_reduced_instance|WR~regout  & !\I2C_MASTER_reduced_instance|RD~regout )) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((\I2C_MASTER_reduced_instance|WR~regout ) # (\I2C_MASTER_reduced_instance|RD~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ),
	.datab(\I2C_MASTER_reduced_instance|WR~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datad(\I2C_MASTER_reduced_instance|RD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4 .lut_mask = "5f7c";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]) # (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5 .lut_mask = "ffaa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout )))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ) # ((!\I2C_MASTER_reduced_instance|WR~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout ),
	.datac(\I2C_MASTER_reduced_instance|WR~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7 .lut_mask = "33af";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((\I2C_MASTER_reduced_instance|RD~regout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state 
// [1]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|RD~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6 .lut_mask = "5000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7_combout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6_combout  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7_combout  & 
// (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6_combout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~7_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~6_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8 .lut_mask = "f222";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[0] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] = DFFEAS(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5_combout ))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4_combout ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~4_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~5_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~8_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[0] .lut_mask = "ccaa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[0] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[0] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \I2C_MASTER_reduced_instance|RD~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|RD~0_combout  = (\RD_EN~regout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0])) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\RD_EN~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|RD~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|RD~0 .lut_mask = "f070";
defparam \I2C_MASTER_reduced_instance|RD~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|RD~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|RD~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|RD~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|RD~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \I2C_MASTER_reduced_instance|RD~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|RD~2_combout  = (\RD_EN~regout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])))

	.clk(gnd),
	.dataa(\RD_EN~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|RD~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|RD~2 .lut_mask = "0080";
defparam \I2C_MASTER_reduced_instance|RD~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|RD~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|RD~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|RD~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|RD~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \I2C_MASTER_reduced_instance|read_status_reg (
// Equation(s):
// \I2C_MASTER_reduced_instance|read_status_reg~regout  = DFFEAS((\I2C_MASTER_reduced_instance|RD~2_combout  & ((\I2C_MASTER_reduced_instance|always0~4_combout ) # ((!\I2C_MASTER_reduced_instance|RD~1_combout  & 
// \I2C_MASTER_reduced_instance|read_status_reg~regout )))) # (!\I2C_MASTER_reduced_instance|RD~2_combout  & (!\I2C_MASTER_reduced_instance|RD~1_combout  & (\I2C_MASTER_reduced_instance|read_status_reg~regout ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|RD~2_combout ),
	.datab(\I2C_MASTER_reduced_instance|RD~1_combout ),
	.datac(\I2C_MASTER_reduced_instance|read_status_reg~regout ),
	.datad(\I2C_MASTER_reduced_instance|always0~4_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|read_status_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|read_status_reg .lut_mask = "ba30";
defparam \I2C_MASTER_reduced_instance|read_status_reg .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|read_status_reg .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|read_status_reg .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|read_status_reg .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|read_status_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \I2C_MASTER_reduced_instance|RD~3 (
// Equation(s):
// \I2C_MASTER_reduced_instance|RD~3_combout  = (\I2C_MASTER_reduced_instance|RD~1_combout ) # ((\I2C_MASTER_reduced_instance|Equal5~0_combout ) # ((\I2C_MASTER_reduced_instance|RD~2_combout  & \I2C_MASTER_reduced_instance|always0~4_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|RD~2_combout ),
	.datab(\I2C_MASTER_reduced_instance|RD~1_combout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|always0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|RD~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|RD~3 .lut_mask = "fefc";
defparam \I2C_MASTER_reduced_instance|RD~3 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|RD~3 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|RD~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|RD~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|RD~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \I2C_MASTER_reduced_instance|RD (
// Equation(s):
// \I2C_MASTER_reduced_instance|RD~regout  = DFFEAS((\I2C_MASTER_reduced_instance|RD~3_combout  & (\I2C_MASTER_reduced_instance|RD~0_combout  & ((!\I2C_MASTER_reduced_instance|read_status_reg~regout )))) # (!\I2C_MASTER_reduced_instance|RD~3_combout  & 
// (((\I2C_MASTER_reduced_instance|RD~regout )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|RD~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|RD~regout ),
	.datac(\I2C_MASTER_reduced_instance|read_status_reg~regout ),
	.datad(\I2C_MASTER_reduced_instance|RD~3_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|RD~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|RD .lut_mask = "0acc";
defparam \I2C_MASTER_reduced_instance|RD .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|RD .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|RD .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|RD .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|RD .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout  = (\I2C_MASTER_reduced_instance|RD~regout ) # (((\I2C_MASTER_reduced_instance|WR~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|RD~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_reduced_instance|WR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0 .lut_mask = "ffaa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout )) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1_combout ) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~1_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2 .lut_mask = "7774";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout ))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (\I2C_MASTER_reduced_instance|WR~regout ))) # (!\I2C_MASTER_reduced_instance|RD~regout )

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|WR~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|RD~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0 .lut_mask = "2fef";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout ))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1 .lut_mask = "5702";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[2] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1_combout )))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux1~1_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[2] .lut_mask = "ea40";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[2] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[2] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[2] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & ((\I2C_MASTER_reduced_instance|RD~regout 
// ))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.datac(\I2C_MASTER_reduced_instance|RD~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2 .lut_mask = "b100";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1 .lut_mask = "2000";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0_combout  = (\I2C_MASTER_reduced_instance|Equal5~6_combout  & (((\I2C_MASTER_reduced_instance|RD~regout ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout )) # 
// (!\I2C_MASTER_reduced_instance|WR~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|WR~regout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~6_combout ),
	.datac(\I2C_MASTER_reduced_instance|RD~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0 .lut_mask = "c4cc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[1] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0_combout ) # ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2_combout ) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1_combout )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~1_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux2~0_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[1] .lut_mask = "ff54";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[1] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[1] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[1] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [0] = DFFEAS(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [0])), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [0])))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1COUT1_18  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [0]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1COUT1_18 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0] .lut_mask = "33cc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [1] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [1] $ ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1 ))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1 ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [1])))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3COUT1_19  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1COUT1_18 ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~1COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [1]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3COUT1_19 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1] .lut_mask = "3c3f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [2] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [2] $ ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3 ))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [2] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3 )))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5COUT1_20  = CARRY(((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [2] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3COUT1_19 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[1]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [2]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5COUT1_20 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2] .lut_mask = "c30c";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [3] = DFFEAS(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [3] $ ((((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5 )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5 )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [3]))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15COUT1_21  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5COUT1_20 )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [3]))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[2]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [3]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15COUT1_21 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3] .lut_mask = "5a5f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0_combout  = ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [2] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [1]) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0 .lut_mask = "0333";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [4] = DFFEAS(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [4] $ ((((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15 )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [4] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15COUT1_21 ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[3]~15COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [4]),
	.cout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4] .lut_mask = "a50a";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [5] = DFFEAS(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [5] $ ((((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7 )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7 )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [5]))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9COUT1_22  = CARRY(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7 )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [5]))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.cin(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [5]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9COUT1_22 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5] .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5] .lut_mask = "5a5f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [6] = DFFEAS(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [6] $ ((((!(!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9 ) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9COUT1_22 ))))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout , )
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [6] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9 ))))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11COUT1_23  = CARRY((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [6] & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9COUT1_22 ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.cin(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7 ),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[5]~9COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [6]),
	.cout(),
	.cout0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11 ),
	.cout1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11COUT1_23 ));
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] .lut_mask = "a50a";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] .operation_mode = "arithmetic";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [7] = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [7] $ (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11 ) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11COUT1_23 )))), GLOBAL(\clk~combout ), 
// \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout , , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always0~0_combout ),
	.cin(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[4]~7 ),
	.cin0(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11 ),
	.cin1(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[6]~11COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] .cin0_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] .cin1_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] .cin_used = "true";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] .lut_mask = "3c3c";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] .sum_lutc_input = "cin";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1_combout  = (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [6]) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [5])) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [7])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [4])

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [4]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [7]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [5]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1 .lut_mask = "7fff";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout  = (\I2C_MASTER_reduced_instance|Equal5~6_combout ) # ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [3] & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0_combout  & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div [3]),
	.datab(\I2C_MASTER_reduced_instance|Equal5~6_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16 .lut_mask = "ccce";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ) # ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] $ (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|clk_div[0]~16_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8 .lut_mask = "f4f1";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout  = DFFEAS(VCC, GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en .lut_mask = "ffff";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0 .lut_mask = "0a00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1] & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1 .lut_mask = "0055";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout  & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout  & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout  & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|stop_reg~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0 .lut_mask = "0010";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0_combout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]) # 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~1_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2 .lut_mask = "fd00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3_combout  = (\I2C_MASTER_reduced_instance|Equal5~1_combout ) # ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2_combout ) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3_combout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~3_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3 .lut_mask = "fff8";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0]) # 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5 .lut_mask = "ccc0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4]) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [3]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [4]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [5]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6 .lut_mask = "f0e0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout  & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout  & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~2_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4 .lut_mask = "0001";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7]) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6_combout  & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [7]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~6_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|delay_reg [6]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7 .lut_mask = "ea00";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8_combout  = (\I2C_MASTER_reduced_instance|Equal5~2_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0_combout ) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7_combout )))) # (!\I2C_MASTER_reduced_instance|Equal5~2_combout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~3_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8 .lut_mask = "fcb8";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1_combout  = ((\I2C_MASTER_reduced_instance|Equal5~1_combout  & (\I2C_MASTER_reduced_instance|Equal5~0_combout )) # (!\I2C_MASTER_reduced_instance|Equal5~1_combout  & 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|Equal5~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~1_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1 .lut_mask = "cfc0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2_combout  = (\I2C_MASTER_reduced_instance|Equal5~2_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0_combout )) # (!\I2C_MASTER_reduced_instance|Equal5~2_combout  & 
// (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~2_combout ),
	.datac(vcc),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2 .lut_mask = "bb88";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~regout  = DFFEAS((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8_combout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2_combout )))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~regout )), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_flag~8_combout ),
	.datac(vcc),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~2_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c .lut_mask = "22ee";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|WR~regout  & ((!\I2C_MASTER_reduced_instance|RD~regout )))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|WR~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|ack_status~regout ),
	.datad(\I2C_MASTER_reduced_instance|RD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0 .lut_mask = "5072";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase~regout )))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0_combout ) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1 .lut_mask = "4f0a";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] $ (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|start_reg~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2 .lut_mask = "073c";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase~regout  = DFFEAS(((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2_combout )))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~1_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux19~2_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase .lut_mask = "0c0f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0 .lut_mask = "21a1";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0] & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2 .lut_mask = "0055";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ) # 
// (!\I2C_MASTER_reduced_instance|Equal5~5_combout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~5_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3 .lut_mask = "1555";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0 .lut_mask = "22a8";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout  = (\i2c_rd_rst~regout  & ((\I2C_MASTER_reduced_instance|Equal5~0_combout ) # ((\I2C_MASTER_reduced_instance|always0~0_combout  & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_rd_rst~regout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|always0~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1 .lut_mask = "a888";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[4] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~21  = (\I2C_MASTER_reduced_instance|Equal5~4_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((!K1_data_reg[4]))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout )))) # (!\I2C_MASTER_reduced_instance|Equal5~4_combout  & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.datac(\I2C_MASTER_reduced_instance|data_reg [4]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~21 ),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[4] .lut_mask = "2eaa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[4] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[4] .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[4] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22_combout  = (\I2C_MASTER_reduced_instance|Equal5~3_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [3])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~21 ))))) # 
// (!\I2C_MASTER_reduced_instance|Equal5~3_combout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~21 ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~3_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [3]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22 .lut_mask = "087f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4] & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [4]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10 .lut_mask = "0100";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[5] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~11  = (!\I2C_MASTER_reduced_instance|Equal5~3_combout  & ((\I2C_MASTER_reduced_instance|Equal5~4_combout  & ((K1_data_reg[5]))) # (!\I2C_MASTER_reduced_instance|Equal5~4_combout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.datac(\I2C_MASTER_reduced_instance|data_reg [5]),
	.datad(\I2C_MASTER_reduced_instance|Equal5~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~11 ),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[5] .lut_mask = "00d1";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[5] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[5] .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[5] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10_combout ) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~11 )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~10_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12 .lut_mask = "cf8b";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~17  = (\I2C_MASTER_reduced_instance|Equal5~6_combout  & (((K1_data_reg[7]) # (!\I2C_MASTER_reduced_instance|WR~regout )))) # (!\I2C_MASTER_reduced_instance|Equal5~6_combout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [7] = DFFEAS(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~17 , GLOBAL(\clk~combout ), VCC, , \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout , 
// \I2C_MASTER_reduced_instance|data_reg [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~6_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datac(\I2C_MASTER_reduced_instance|data_reg [7]),
	.datad(\I2C_MASTER_reduced_instance|WR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~17 ),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7] .lut_mask = "b1bb";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7] .output_mode = "reg_and_comb";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [7] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [7]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19 .lut_mask = "0008";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [6] & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [6]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15 .lut_mask = "0002";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15_combout ) # 
// ((\I2C_MASTER_reduced_instance|Equal5~5_combout  & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & 
// (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~15_combout ),
	.datab(\I2C_MASTER_reduced_instance|Equal5~5_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16 .lut_mask = "ae0f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~17  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~17 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18 .lut_mask = "e500";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16_combout ) # ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19_combout ) # (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~19_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~16_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20 .lut_mask = "fcf8";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[6] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~13  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((\I2C_MASTER_reduced_instance|Equal5~4_combout  & ((!K1_data_reg[6]))) # 
// (!\I2C_MASTER_reduced_instance|Equal5~4_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|data_reg [6]),
	.datad(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~13 ),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[6] .lut_mask = "2eaa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[6] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[6] .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[6] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((\I2C_MASTER_reduced_instance|Equal5~3_combout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5])) # (!\I2C_MASTER_reduced_instance|Equal5~3_combout  & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~13 ))))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~13 ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [5]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|Equal5~3_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14 .lut_mask = "407f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0])) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14_combout ))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0] & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~20_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4 .lut_mask = "dc98";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4_combout  & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22_combout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12_combout ))))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~22_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~12_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5 .lut_mask = "dda0";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3_combout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2] & 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [3]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~3_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6 .lut_mask = "b9a8";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[1] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~1  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((\I2C_MASTER_reduced_instance|Equal5~4_combout  & ((!K1_data_reg[1]))) # 
// (!\I2C_MASTER_reduced_instance|Equal5~4_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datac(\I2C_MASTER_reduced_instance|data_reg [1]),
	.datad(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~1 ),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[1] .lut_mask = "4ecc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[1] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[1] .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[1] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N0
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2_combout  = (\I2C_MASTER_reduced_instance|Equal5~3_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~1 ))))) # 
// (!\I2C_MASTER_reduced_instance|Equal5~3_combout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~1 ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~3_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2 .lut_mask = "80f7";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N2
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[3] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~6  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((\I2C_MASTER_reduced_instance|Equal5~4_combout  & ((!K1_data_reg[3]))) # 
// (!\I2C_MASTER_reduced_instance|Equal5~4_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datac(\I2C_MASTER_reduced_instance|data_reg [3]),
	.datad(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~6 ),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[3] .lut_mask = "4ecc";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[3] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[3] .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[3] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N4
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7_combout  = (\I2C_MASTER_reduced_instance|Equal5~3_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~6 ))))) # 
// (!\I2C_MASTER_reduced_instance|Equal5~3_combout  & (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~6 ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~3_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7 .lut_mask = "207f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3_combout  = (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1] & !\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2])))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|addr_reg [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [1]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3 .lut_mask = "0010";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N8
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[2] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~4  = (!\I2C_MASTER_reduced_instance|Equal5~3_combout  & ((\I2C_MASTER_reduced_instance|Equal5~4_combout  & ((K1_data_reg[2]))) # (!\I2C_MASTER_reduced_instance|Equal5~4_combout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~3_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datac(\I2C_MASTER_reduced_instance|data_reg [2]),
	.datad(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~4 ),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[2] .lut_mask = "5011";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[2] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[2] .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[2] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N9
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3_combout ) # 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~4 )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~3_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5 .lut_mask = "bbb1";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N7
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]) # 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5_combout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0] & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [0]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~7_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0 .lut_mask = "ba98";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N3
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[0] (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~8  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((\I2C_MASTER_reduced_instance|Equal5~4_combout  & ((!K1_data_reg[0]))) # 
// (!\I2C_MASTER_reduced_instance|Equal5~4_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & 
// (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|data_reg [0]),
	.datad(\I2C_MASTER_reduced_instance|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~8 ),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[0] .lut_mask = "2eaa";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[0] .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[0] .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[0] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9_combout  = (\I2C_MASTER_reduced_instance|Equal5~3_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & (!\I2C_MASTER_reduced_instance|WR~regout )) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout  & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~8 ))))) # (!\I2C_MASTER_reduced_instance|Equal5~3_combout  & 
// (((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~8 ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|Equal5~3_combout ),
	.datab(\I2C_MASTER_reduced_instance|WR~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl_fallingedge~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9 .lut_mask = "207f";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0_combout  & 
// ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9_combout ))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0_combout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2_combout )))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [1]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~2_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~0_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1 .lut_mask = "f858";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2] & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6_combout  & 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout )) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6_combout  & ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1_combout ))))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2] & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|i2c_state [2]),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~6_combout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7 .lut_mask = "7c70";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout  = DFFEAS((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0_combout  & (((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2] & 
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0])) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7_combout ))), GLOBAL(\clk~combout ), \i2c_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [2]),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~0_combout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|main_state [0]),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|Mux26~7_combout ),
	.aclr(!\i2c_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w .lut_mask = "2033";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w .output_mode = "reg_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0 (
// Equation(s):
// \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase~regout  & ((!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ))) # 
// (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase~regout  & (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_c~regout ),
	.datac(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|control_phase~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_w~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0 .lut_mask = "03f3";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0 .operation_mode = "normal";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0 .output_mode = "comb_only";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell WideOr5(
// Equation(s):
// \WideOr5~combout  = ((\Equal3~2_combout ) # ((\Equal8~2_combout ) # (!\Selector40~0_combout ))) # (!\WideOr1~0_combout )

	.clk(gnd),
	.dataa(\WideOr1~0_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\Equal8~2_combout ),
	.datad(\Selector40~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr5.lut_mask = "fdff";
defparam WideOr5.operation_mode = "normal";
defparam WideOr5.output_mode = "comb_only";
defparam WideOr5.register_cascade_mode = "off";
defparam WideOr5.sum_lutc_input = "datac";
defparam WideOr5.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell i2c_rst_slv_rd(
// Equation(s):
// \i2c_rst_slv_rd~regout  = DFFEAS(((\Equal6~4_combout ) # ((\i2c_rst_slv_rd~regout  & \WideOr5~combout ))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_rst_slv_rd~regout ),
	.datab(vcc),
	.datac(\Equal6~4_combout ),
	.datad(\WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rst_slv_rd~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam i2c_rst_slv_rd.lut_mask = "faf0";
defparam i2c_rst_slv_rd.operation_mode = "normal";
defparam i2c_rst_slv_rd.output_mode = "reg_only";
defparam i2c_rst_slv_rd.register_cascade_mode = "off";
defparam i2c_rst_slv_rd.sum_lutc_input = "datac";
defparam i2c_rst_slv_rd.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \i2c_slave_reduced_instance|clk_count[2] (
// Equation(s):
// \i2c_slave_reduced_instance|clk_count [2] = DFFEAS((!\i2c_slave_reduced_instance|clk_count [3] & (\i2c_slave_reduced_instance|clk_count [2] $ (((\i2c_slave_reduced_instance|clk_count [0] & \i2c_slave_reduced_instance|clk_count [1]))))), 
// GLOBAL(\clk~combout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_reduced_instance|clk_count [0]),
	.datab(\i2c_slave_reduced_instance|clk_count [1]),
	.datac(\i2c_slave_reduced_instance|clk_count [2]),
	.datad(\i2c_slave_reduced_instance|clk_count [3]),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|clk_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|clk_count[2] .lut_mask = "0078";
defparam \i2c_slave_reduced_instance|clk_count[2] .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|clk_count[2] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|clk_count[2] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|clk_count[2] .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|clk_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \i2c_slave_reduced_instance|clk_count[0] (
// Equation(s):
// \i2c_slave_reduced_instance|clk_count [0] = DFFEAS((!\i2c_slave_reduced_instance|clk_count [0] & (((!\i2c_slave_reduced_instance|clk_count [2] & !\i2c_slave_reduced_instance|clk_count [1])) # (!\i2c_slave_reduced_instance|clk_count [3]))), 
// GLOBAL(\clk~combout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_reduced_instance|clk_count [0]),
	.datab(\i2c_slave_reduced_instance|clk_count [3]),
	.datac(\i2c_slave_reduced_instance|clk_count [2]),
	.datad(\i2c_slave_reduced_instance|clk_count [1]),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|clk_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|clk_count[0] .lut_mask = "1115";
defparam \i2c_slave_reduced_instance|clk_count[0] .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|clk_count[0] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|clk_count[0] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|clk_count[0] .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|clk_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \i2c_slave_reduced_instance|clk_count[1] (
// Equation(s):
// \i2c_slave_reduced_instance|clk_count [1] = DFFEAS((\i2c_slave_reduced_instance|clk_count [0] & (!\i2c_slave_reduced_instance|clk_count [1] & ((!\i2c_slave_reduced_instance|clk_count [3]) # (!\i2c_slave_reduced_instance|clk_count [2])))) # 
// (!\i2c_slave_reduced_instance|clk_count [0] & (\i2c_slave_reduced_instance|clk_count [1] & ((!\i2c_slave_reduced_instance|clk_count [3])))), GLOBAL(\clk~combout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_reduced_instance|clk_count [0]),
	.datab(\i2c_slave_reduced_instance|clk_count [1]),
	.datac(\i2c_slave_reduced_instance|clk_count [2]),
	.datad(\i2c_slave_reduced_instance|clk_count [3]),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|clk_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|clk_count[1] .lut_mask = "0266";
defparam \i2c_slave_reduced_instance|clk_count[1] .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|clk_count[1] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|clk_count[1] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|clk_count[1] .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|clk_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \i2c_slave_reduced_instance|clk_count[3] (
// Equation(s):
// \i2c_slave_reduced_instance|clk_count [3] = DFFEAS((\i2c_slave_reduced_instance|clk_count [3] & (!\i2c_slave_reduced_instance|clk_count [1] & (!\i2c_slave_reduced_instance|clk_count [2]))) # (!\i2c_slave_reduced_instance|clk_count [3] & 
// (\i2c_slave_reduced_instance|clk_count [1] & (\i2c_slave_reduced_instance|clk_count [2] & \i2c_slave_reduced_instance|clk_count [0]))), GLOBAL(\clk~combout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_reduced_instance|clk_count [3]),
	.datab(\i2c_slave_reduced_instance|clk_count [1]),
	.datac(\i2c_slave_reduced_instance|clk_count [2]),
	.datad(\i2c_slave_reduced_instance|clk_count [0]),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|clk_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|clk_count[3] .lut_mask = "4202";
defparam \i2c_slave_reduced_instance|clk_count[3] .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|clk_count[3] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|clk_count[3] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|clk_count[3] .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|clk_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \i2c_slave_reduced_instance|clk (
// Equation(s):
// \i2c_slave_reduced_instance|clk~regout  = DFFEAS(\i2c_slave_reduced_instance|clk~regout  $ (((\i2c_slave_reduced_instance|clk_count [3] & ((\i2c_slave_reduced_instance|clk_count [2]) # (\i2c_slave_reduced_instance|clk_count [1]))))), GLOBAL(\clk~combout 
// ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_reduced_instance|clk_count [3]),
	.datab(\i2c_slave_reduced_instance|clk~regout ),
	.datac(\i2c_slave_reduced_instance|clk_count [2]),
	.datad(\i2c_slave_reduced_instance|clk_count [1]),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|clk .lut_mask = "666c";
defparam \i2c_slave_reduced_instance|clk .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|clk .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|clk .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|clk .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell linkICS(
// Equation(s):
// \linkICS~regout  = DFFEAS(((\Equal6~4_combout ) # ((\linkICS~regout  & \WideOr5~combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal6~4_combout ),
	.datac(\linkICS~regout ),
	.datad(\WideOr5~combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkICS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkICS.lut_mask = "fccc";
defparam linkICS.operation_mode = "normal";
defparam linkICS.output_mode = "reg_only";
defparam linkICS.register_cascade_mode = "off";
defparam linkICS.sum_lutc_input = "datac";
defparam linkICS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[0] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0] = DFFEAS((\BusC[99]~4 ) # (((!\linkICS~regout ) # (!\i2c_rst_slv_rd~regout ))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), VCC, , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\BusC[99]~4 ),
	.datab(vcc),
	.datac(\i2c_rst_slv_rd~regout ),
	.datad(\linkICS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[0] .lut_mask = "afff";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[0] .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[0] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[0] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[0] .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[1] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1] = DFFEAS((((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0]) # (!\i2c_rst_slv_rd~regout ))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), VCC, , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_rst_slv_rd~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[1] .lut_mask = "ff0f";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[1] .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[1] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[1] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[1] .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  = (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0] & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0 .lut_mask = "00f0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout ))))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5 .lut_mask = "88c0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5 .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout ))))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4 .lut_mask = "88c0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4 .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout ))))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3 .lut_mask = "8c80";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3 .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout ))))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2 .lut_mask = "a0c0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2 .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout ))))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1 .lut_mask = "a0c0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1 .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ))))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0 .lut_mask = "88c0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0 .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0_combout  = (!\BusC[97]~3  & (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout  & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout 
// ))))

	.clk(gnd),
	.dataa(\BusC[97]~3 ),
	.datab(vcc),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0 .lut_mask = "0050";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r~regout  = DFFEAS((\BusC[97]~3 ) # ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ) # ((!\i2c_rst_slv_rd~regout ))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), 
// VCC, , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\BusC[97]~3 ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ),
	.datac(vcc),
	.datad(\i2c_rst_slv_rd~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r .lut_mask = "eeff";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0_combout  = (\BusC[97]~3  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r~regout  & ((\BusC[99]~4 ) # (!\linkICS~regout ))))

	.clk(gnd),
	.dataa(\BusC[97]~3 ),
	.datab(\BusC[99]~4 ),
	.datac(\linkICS~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0 .lut_mask = "008a";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout  = ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout )) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire .lut_mask = "f3c0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout  = (((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout  & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3 .lut_mask = "000f";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout  & 
// (((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1 .lut_mask = "808f";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1_combout  & 
// ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0_combout ))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1_combout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout )))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~0_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~1_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg .lut_mask = "0a88";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout )))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act .lut_mask = "a088";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout )))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout  & (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout  
// & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0 .lut_mask = "fa88";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0] & (((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout )))) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0] & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ) # 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0]),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1 .lut_mask = "32cc";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ) # 
// ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1_combout ) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1])))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1] & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2 .lut_mask = "8aea";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2_combout  & 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0_combout ) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout )))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~0_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~2_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed .lut_mask = "a200";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4_combout  = (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4 .lut_mask = "f000";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5_combout  = ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout  
// & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5 .lut_mask = "0003";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout  & 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5_combout ) # ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4_combout )))) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4_combout 
// ))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~5_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status .lut_mask = "ba30";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout  = ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout  & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ))) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout )

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16 .lut_mask = "01ff";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9_combout  = ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0] & 
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9 .lut_mask = "0c00";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout  = ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9_combout )) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout  & ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout )))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout )

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17 .lut_mask = "8fdf";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0] = DFFEAS(((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0])), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , 
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout , , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout , )
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1  = CARRY(((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0])))
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1COUT1_19  = CARRY(((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0])))

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0]),
	.cout(),
	.cout0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1 ),
	.cout1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1COUT1_19 ));
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0] .lut_mask = "33cc";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0] .operation_mode = "arithmetic";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0] .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1] = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1] $ ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1 ))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout , , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout , )
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3  = CARRY(((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1 ) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1])))
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3COUT1_20  = CARRY(((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1COUT1_19 ) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1])))

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1 ),
	.cin1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[0]~1COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1]),
	.cout(),
	.cout0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3 ),
	.cout1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3COUT1_20 ));
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1] .cin0_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1] .cin1_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1] .lut_mask = "3c3f";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1] .operation_mode = "arithmetic";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1] .sum_lutc_input = "cin";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2] = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2] $ ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3 ))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout , , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout , )
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5  = CARRY(((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2] & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3 )))
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5COUT1_21  = CARRY(((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2] & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3COUT1_20 )))

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3 ),
	.cin1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[1]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2]),
	.cout(),
	.cout0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5 ),
	.cout1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5COUT1_21 ));
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2] .cin0_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2] .cin1_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2] .lut_mask = "c30c";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2] .operation_mode = "arithmetic";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2] .sum_lutc_input = "cin";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3] = DFFEAS(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3] $ ((((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5 )))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout , , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout , )
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7  = CARRY(((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5 )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3]))
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7COUT1_22  = CARRY(((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5COUT1_21 )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3]))

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5 ),
	.cin1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[2]~5COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3]),
	.cout(),
	.cout0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7 ),
	.cout1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7COUT1_22 ));
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3] .cin0_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3] .cin1_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3] .lut_mask = "5a5f";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3] .operation_mode = "arithmetic";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3] .sum_lutc_input = "cin";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4] = DFFEAS(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4] $ ((((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7 )))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout , , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout , )
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9  = CARRY((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4] & ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7COUT1_22 ))))

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7 ),
	.cin1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[3]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4]),
	.cout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4] .cin0_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4] .cin1_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4] .lut_mask = "a50a";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4] .operation_mode = "arithmetic";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4] .sum_lutc_input = "cin";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5] = DFFEAS(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5] $ ((((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9 )))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout , , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout , )
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11  = CARRY(((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9 )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5]))
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11COUT1_23  = CARRY(((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9 )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5]))

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ),
	.cin(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5]),
	.cout(),
	.cout0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11 ),
	.cout1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11COUT1_23 ));
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5] .cin_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5] .lut_mask = "5a5f";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5] .operation_mode = "arithmetic";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5] .sum_lutc_input = "cin";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6] = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6] $ ((!(!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9  & 
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11 ) # (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11COUT1_23 )))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout , , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout , )
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13  = CARRY(((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6] & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11 )))
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13COUT1_24  = CARRY(((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6] & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11COUT1_23 )))

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ),
	.cin(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9 ),
	.cin0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11 ),
	.cin1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[5]~11COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6]),
	.cout(),
	.cout0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13 ),
	.cout1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13COUT1_24 ));
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] .cin0_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] .cin1_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] .cin_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] .lut_mask = "c30c";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] .operation_mode = "arithmetic";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] .sum_lutc_input = "cin";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [7] = DFFEAS(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [7] $ (((((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9  & 
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13 ) # (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13COUT1_24 ))))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout , , , \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~16_combout ),
	.sload(gnd),
	.ena(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~17_combout ),
	.cin(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[4]~9 ),
	.cin0(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13 ),
	.cin1(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[6]~13COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] .cin0_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] .cin1_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] .cin_used = "true";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] .lut_mask = "5a5a";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] .sum_lutc_input = "cin";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6]) # ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [7]) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4]) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5])))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6]),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [7]),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1 .lut_mask = "ffef";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0_combout  = (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1]) # (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0 .lut_mask = "fff0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3]) # ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2]) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1_combout ) # (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3]),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2]),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~1_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2 .lut_mask = "fffe";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & 
// (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2_combout )))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout 
// ))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.datac(vcc),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0 .lut_mask = "ee22";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout  & 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout )) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0_combout ))))) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout  & 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1 .lut_mask = "5d40";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout  & 
// (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ) # (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1_combout )))) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout )), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , 
// )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.idle_status~1_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status .lut_mask = "eee4";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0 .lut_mask = "0800";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout  & 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0_combout ) # ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout  & 
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4_combout )))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|read_write_reg~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~4_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.read_status~0_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status .lut_mask = "cc80";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ) # ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1] & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0])))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1]),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0 .lut_mask = "ff08";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1] & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0] & 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ) # (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10 .lut_mask = "00e0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout ) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout  & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2 .lut_mask = "cc08";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0_combout  = (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout  & 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout  & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout )))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0 .lut_mask = "0001";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1_combout  = (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout  & 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1 .lut_mask = "0100";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3_combout  = (((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout  & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout )) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3 .lut_mask = "03ff";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2_combout ) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0_combout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3_combout )))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~0_combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~2_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~3_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r .lut_mask = "c8c0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0_combout  = (!\BusC[97]~3  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r~regout  & ((\BusC[99]~4 ) # (!\linkICS~regout ))))

	.clk(gnd),
	.dataa(\BusC[97]~3 ),
	.datab(\BusC[99]~4 ),
	.datac(\linkICS~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_last_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0 .lut_mask = "4500";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout  = ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout )) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire .lut_mask = "f3c0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout  & 
// (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout  & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout ),
	.datab(vcc),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|addressed~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0 .lut_mask = "00a0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1_combout  = (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout  & 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout )) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout )))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|stop_bus_wire~combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1 .lut_mask = "0702";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0_combout ) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1_combout ) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout )))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|start_bus_wire~combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.idle_status~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~0_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire.address_status~1_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status .lut_mask = "faf2";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  = ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ) # ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout 
// ) # (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.address_status~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.write_status~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0 .lut_mask = "fffc";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34_combout  = ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout  & 
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout ))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout )

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34 .lut_mask = "3733";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34_combout ))))), 
// GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~34_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7 .lut_mask = "220a";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7 .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout ) # 
// ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state_wire~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32 .lut_mask = "8a88";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32_combout ) # 
// ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout )))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Equal0~0_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state~32_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6 .lut_mask = "f040";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6 .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6]) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [7] & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout )))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [7] & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout )))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_6~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [7]),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7 .lut_mask = "ae0c";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1]) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0])))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0])))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_1~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_0~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [0]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4 .lut_mask = "eac0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5]) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4])))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout  & 
// (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4]))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_5~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [5]),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_4~regout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6 .lut_mask = "f888";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout  & ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2]) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout  & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3])))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout  & 
// (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3])))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_2~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_3~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [3]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|data_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5 .lut_mask = "eac0";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7_combout ) # ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4_combout ) # 
// ((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6_combout ) # (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~7_combout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~4_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~6_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8 .lut_mask = "fffe";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout  & (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1] & 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0] & \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|main_state.read_status~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [1]),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|scl_reg [0]),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14 .lut_mask = "0800";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11_combout  = (((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout  & !\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout )) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_act~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~10_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11 .lut_mask = "0cff";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12 (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12_combout  = (\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11_combout ) # ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9_combout  & 
// ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1_combout ) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|i2c_state.data_7~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~9_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|Selector9~1_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12 .lut_mask = "ff13";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r (
// Equation(s):
// \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~regout  = DFFEAS((\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~regout  & (((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14_combout )) # 
// (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8_combout ))) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~regout  & (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12_combout  & 
// ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14_combout ) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8_combout )))), GLOBAL(\i2c_slave_reduced_instance|clk~regout ), \i2c_rst_slv_rd~regout , , , , , , )

	.clk(\i2c_slave_reduced_instance|clk~regout ),
	.dataa(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~8_combout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~14_combout ),
	.datad(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~12_combout ),
	.aclr(!\i2c_rst_slv_rd~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r .lut_mask = "2a3f";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r .output_mode = "reg_only";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \i2c_slave_reduced_instance|sda~1 (
// Equation(s):
// \i2c_slave_reduced_instance|sda~1_combout  = (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout  & (\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0_combout  & 
// ((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~regout )))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout  & 
// (((!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout )) # (!\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|sda_en~regout ),
	.datab(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_out_r~regout ),
	.datac(\i2c_slave_reduced_instance|i2c_slave_op_reduced_inst|sda_en_r~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_reduced_instance|sda~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_reduced_instance|sda~1 .lut_mask = "3f15";
defparam \i2c_slave_reduced_instance|sda~1 .operation_mode = "normal";
defparam \i2c_slave_reduced_instance|sda~1 .output_mode = "comb_only";
defparam \i2c_slave_reduced_instance|sda~1 .register_cascade_mode = "off";
defparam \i2c_slave_reduced_instance|sda~1 .sum_lutc_input = "datac";
defparam \i2c_slave_reduced_instance|sda~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell linkICW(
// Equation(s):
// \linkICW~regout  = DFFEAS((\Equal9~0_combout ) # ((\linkICW~regout  & ((\Equal7~0_combout ) # (!\WideOr7~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr7~0_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\Equal9~0_combout ),
	.datad(\linkICW~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkICW~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkICW.lut_mask = "fdf0";
defparam linkICW.operation_mode = "normal";
defparam linkICW.output_mode = "reg_only";
defparam linkICW.register_cascade_mode = "off";
defparam linkICW.sum_lutc_input = "datac";
defparam linkICW.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell linkICR(
// Equation(s):
// \linkICR~regout  = DFFEAS((\Equal7~0_combout ) # ((\linkICR~regout  & ((\Equal9~0_combout ) # (!\WideOr7~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal9~0_combout ),
	.datab(\linkICR~regout ),
	.datac(\WideOr7~0_combout ),
	.datad(\Equal7~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkICR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkICR.lut_mask = "ff8c";
defparam linkICR.operation_mode = "normal";
defparam linkICR.output_mode = "reg_only";
defparam linkICR.register_cascade_mode = "off";
defparam linkICR.sum_lutc_input = "datac";
defparam linkICR.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \BusC[99]~9 (
// Equation(s):
// \BusC[99]~9_combout  = ((\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ) # ((!\linkICW~regout  & !\linkICR~regout ))) # (!\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout )

	.clk(gnd),
	.dataa(\linkICW~regout ),
	.datab(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~en_regout ),
	.datac(\linkICR~regout ),
	.datad(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|scl~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[99]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[99]~9 .lut_mask = "ff37";
defparam \BusC[99]~9 .operation_mode = "normal";
defparam \BusC[99]~9 .output_mode = "comb_only";
defparam \BusC[99]~9 .register_cascade_mode = "off";
defparam \BusC[99]~9 .sum_lutc_input = "datac";
defparam \BusC[99]~9 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[59]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[59]));
// synopsys translate_off
defparam \BusA[59]~I .open_drain_output = "true";
defparam \BusA[59]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[60]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[60]));
// synopsys translate_off
defparam \BusA[60]~I .open_drain_output = "true";
defparam \BusA[60]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[78]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[78]));
// synopsys translate_off
defparam \BusB[78]~I .open_drain_output = "true";
defparam \BusB[78]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[79]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[79]));
// synopsys translate_off
defparam \BusB[79]~I .open_drain_output = "true";
defparam \BusB[79]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[80]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[80]));
// synopsys translate_off
defparam \BusB[80]~I .open_drain_output = "true";
defparam \BusB[80]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[81]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[81]));
// synopsys translate_off
defparam \BusB[81]~I .open_drain_output = "true";
defparam \BusB[81]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[83]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[83]));
// synopsys translate_off
defparam \BusB[83]~I .open_drain_output = "true";
defparam \BusB[83]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[85]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[85]));
// synopsys translate_off
defparam \BusB[85]~I .open_drain_output = "true";
defparam \BusB[85]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[96]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[96]));
// synopsys translate_off
defparam \BusC[96]~I .open_drain_output = "true";
defparam \BusC[96]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[98]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[98]));
// synopsys translate_off
defparam \BusC[98]~I .open_drain_output = "true";
defparam \BusC[98]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[57]~I (
	.datain(!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~regout ),
	.oe(\linkSPM~regout ),
	.combout(),
	.padio(BusA[57]));
// synopsys translate_off
defparam \BusA[57]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[61]~I (
	.datain(\spi_slave_b2b_instance_reduced|byte_data_sent [7]),
	.oe(\linkSPS~regout ),
	.combout(),
	.padio(BusA[61]));
// synopsys translate_off
defparam \BusA[61]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[76]~I (
	.datain(\pwm_out|pwm_reg~regout ),
	.oe(\linkGPC~regout ),
	.combout(),
	.padio(BusB[76]));
// synopsys translate_off
defparam \BusB[76]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[77]~I (
	.datain(!\pwm_out|pwm_reg~regout ),
	.oe(\linkGPC~regout ),
	.combout(),
	.padio(BusB[77]));
// synopsys translate_off
defparam \BusB[77]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[82]~I (
	.datain(\BusB[82]~22_combout ),
	.oe(\BusB[82]~23_combout ),
	.combout(),
	.padio(BusB[82]));
// synopsys translate_off
defparam \BusB[82]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[95]~I (
	.datain(\I2C_MASTER_reduced_instance|I2C_wr_reduced_instance|debug~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(BusC[95]));
// synopsys translate_off
defparam \BusC[95]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
