ISim log file
Running: E:\Verilog_tool\p4plus\one_clock_CPU\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Verilog_tool/p4plus/one_clock_CPU/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 5 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $16 <= 00000001
# run 5ns
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 5 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $16 <= 00000001
# run 5ns
# run 5ns
# run 5ns
# run 5ns
# run 5ns
# run 5ns
# run 5ns
# run 5ns
# run 5ns
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 5 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $16 <= 00000001
# run 5ns
# run 5ns
# run 5ns
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 5 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $16 <= 00000001
# run 10ns
# run 10ns
@00003008: $19 <= 0000300c
# run 10ns
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 5 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $16 <= 00000001
# run 10ns
# run 10ns
@00003008: $31 <= 0000300c
# run 10ns
