// Seed: 3499295427
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output uwire id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    output wire id_11,
    output wire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input supply1 id_16,
    output supply1 id_17,
    output wor id_18,
    output wand id_19,
    input tri0 id_20
);
  integer id_22 = ~1'd0;
  assign module_1.id_20 = 0;
  logic id_23 = -1;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    input wire id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri id_8,
    input wor id_9,
    output supply1 id_10,
    input tri0 id_11
    , id_24,
    input tri id_12,
    output tri id_13,
    input supply0 id_14,
    input uwire id_15,
    input tri id_16,
    input wand id_17,
    input uwire id_18,
    input supply1 id_19,
    input tri1 id_20,
    output wor id_21,
    output wand id_22
);
  wire id_25;
  ;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_2,
      id_21,
      id_22,
      id_0,
      id_2,
      id_17,
      id_4,
      id_9,
      id_3,
      id_13,
      id_1,
      id_7,
      id_14,
      id_19,
      id_8,
      id_22,
      id_1,
      id_21,
      id_11
  );
  always @(posedge 1) id_24 = -1;
endmodule
