\hypertarget{struct_c_r_c___type_def}{}\section{C\+R\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_c___type_def}\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}


C\+R\+C calculation unit.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}{D\+R}
\item 
\+\_\+\+\_\+\+I\+O uint8\+\_\+t \hyperlink{struct_c_r_c___type_def_ad84e8694cd4b5375ee533c2d875c3b5a}{I\+D\+R}
\item 
uint8\+\_\+t \hyperlink{struct_c_r_c___type_def_a70dfd1730dba65041550ef55a44db87c}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
uint16\+\_\+t \hyperlink{struct_c_r_c___type_def_a8b205c6e25b1808ac016db2356b3021d}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}{C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+R\+C calculation unit. 

\subsection{Member Data Documentation}
\hypertarget{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}{}\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!C\+R@{C\+R}}
\index{C\+R@{C\+R}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{C\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+C\+R}\label{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}
C\+R\+C Control register, Address offset\+: 0x08 \hypertarget{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}{}\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!D\+R@{D\+R}}
\index{D\+R@{D\+R}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{D\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+D\+R}\label{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}
C\+R\+C Data register, Address offset\+: 0x00 \hypertarget{struct_c_r_c___type_def_ad84e8694cd4b5375ee533c2d875c3b5a}{}\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!I\+D\+R@{I\+D\+R}}
\index{I\+D\+R@{I\+D\+R}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{I\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint8\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+I\+D\+R}\label{struct_c_r_c___type_def_ad84e8694cd4b5375ee533c2d875c3b5a}
C\+R\+C Independent data register, Address offset\+: 0x04 \hypertarget{struct_c_r_c___type_def_a70dfd1730dba65041550ef55a44db87c}{}\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{R\+E\+S\+E\+R\+V\+E\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\label{struct_c_r_c___type_def_a70dfd1730dba65041550ef55a44db87c}
Reserved, 0x05 \hypertarget{struct_c_r_c___type_def_a8b205c6e25b1808ac016db2356b3021d}{}\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{R\+E\+S\+E\+R\+V\+E\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\label{struct_c_r_c___type_def_a8b205c6e25b1808ac016db2356b3021d}
Reserved, 0x06 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\+\_\+hide/\+M\+P\+U/\+S\+T\+M32\+F4/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
