// Seed: 1103915354
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    output supply1 id_5,
    input wire id_6,
    output wire id_7
    , id_15,
    output uwire id_8,
    output wor id_9,
    output wor id_10,
    output uwire id_11,
    output uwire id_12,
    input tri id_13
);
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1
);
  wire id_3;
  supply1 id_4;
  assign id_4 = 1 & 1;
  module_0(
      id_0, id_1, id_1, id_1, id_1, id_0, id_1, id_0, id_0, id_0, id_0, id_0, id_0, id_1
  );
endmodule
