//============================================================================
//
//  Menu for MiSTer.
//  Copyright (C) 2017-2020 Sorgelig
//
//
//  This program is free software; you can redistribute it and/or modify it
//  under the terms of the GNU General Public License as published by the Free
//  Software Foundation; either version 2 of the License, or (at your option)
//  any later version.
//
//  This program is distributed in the hope that it will be useful, but WITHOUT
//  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
//  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
//  more details.
//
//  You should have received a copy of the GNU General Public License along
//  with this program; if not, write to the Free Software Foundation, Inc.,
//  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
//
//============================================================================

module emu
(
	//Master input clock
	input         CLK_50M,

	//Async reset from top-level module.
	//Can be used as initial reset.
	input         RESET,

	//Must be passed to hps_io module
	inout  [48:0] HPS_BUS,

	//Base video clock. Usually equals to CLK_SYS.
	output        CLK_VIDEO,

	//Multiple resolutions are supported using different CE_PIXEL rates.
	//Must be based on CLK_VIDEO
	output        CE_PIXEL,

	//Video aspect ratio for HDMI. Most retro systems have ratio 4:3.
	//if VIDEO_ARX[12] or VIDEO_ARY[12] is set then [11:0] contains scaled size instead of aspect ratio.
	output [12:0] VIDEO_ARX,
	output [12:0] VIDEO_ARY,

	output  [7:0] VGA_R,
	output  [7:0] VGA_G,
	output  [7:0] VGA_B,
	output        VGA_HS,
	output        VGA_VS,
	output        VGA_DE,    // = ~(VBlank | HBlank)
	output        VGA_F1,
	output [1:0]  VGA_SL,
	output        VGA_SCALER, // Force VGA scaler
	output        VGA_DISABLE, // analog out is off

	input  [11:0] HDMI_WIDTH,
	input  [11:0] HDMI_HEIGHT,
	output        HDMI_FREEZE,
	output        HDMI_BLACKOUT,
	output        HDMI_BOB_DEINT,

`ifdef MISTER_FB
	// Use framebuffer in DDRAM
	// FB_FORMAT:
	//    [2:0] : 011=8bpp(palette) 100=16bpp 101=24bpp 110=32bpp
	//    [3]   : 0=16bits 565 1=16bits 1555
	//    [4]   : 0=RGB  1=BGR (for 16/24/32 modes)
	//
	// FB_STRIDE either 0 (rounded to 256 bytes) or multiple of pixel size (in bytes)
	output        FB_EN,
	output  [4:0] FB_FORMAT,
	output [11:0] FB_WIDTH,
	output [11:0] FB_HEIGHT,
	output [31:0] FB_BASE,
	output [13:0] FB_STRIDE,
	input         FB_VBL,
	input         FB_LL,
	output        FB_FORCE_BLANK,

`ifdef MISTER_FB_PALETTE
	// Palette control for 8bit modes.
	// Ignored for other video modes.
	output        FB_PAL_CLK,
	output  [7:0] FB_PAL_ADDR,
	output [23:0] FB_PAL_DOUT,
	input  [23:0] FB_PAL_DIN,
	output        FB_PAL_WR,
`endif
`endif

	output        LED_USER,  // 1 - ON, 0 - OFF.

	// b[1]: 0 - LED status is system status OR'd with b[0]
	//       1 - LED status is controled solely by b[0]
	// hint: supply 2'b00 to let the system control the LED.
	output  [1:0] LED_POWER,
	output  [1:0] LED_DISK,

	// I/O board button press simulation (active high)
	// b[1]: user button
	// b[0]: osd button
	output  [1:0] BUTTONS,

	input         CLK_AUDIO, // 24.576 MHz
	output [15:0] AUDIO_L,
	output [15:0] AUDIO_R,
	output        AUDIO_S,   // 1 - signed audio samples, 0 - unsigned
	output  [1:0] AUDIO_MIX, // 0 - no mix, 1 - 25%, 2 - 50%, 3 - 100% (mono)

	//ADC
	inout   [3:0] ADC_BUS,

	//SD-SPI
	output        SD_SCK,
	output        SD_MOSI,
	input         SD_MISO,
	output        SD_CS,
	input         SD_CD,

	//High latency DDR3 RAM interface
	//Use for non-critical time purposes
	output        DDRAM_CLK,
	input         DDRAM_BUSY,
	output  [7:0] DDRAM_BURSTCNT,
	output [28:0] DDRAM_ADDR,
	input  [63:0] DDRAM_DOUT,
	input         DDRAM_DOUT_READY,
	output        DDRAM_RD,
	output [63:0] DDRAM_DIN,
	output  [7:0] DDRAM_BE,
	output        DDRAM_WE,

	//SDRAM interface with lower latency
	output        SDRAM_CLK,
	output        SDRAM_CKE,
	output [12:0] SDRAM_A,
	output  [1:0] SDRAM_BA,
	inout  [15:0] SDRAM_DQ,
	output        SDRAM_DQML,
	output        SDRAM_DQMH,
	output        SDRAM_nCS,
	output        SDRAM_nCAS,
	output        SDRAM_nRAS,
	output        SDRAM_nWE,

`ifdef MISTER_DUAL_SDRAM
	//Secondary SDRAM
	//Set all output SDRAM_* signals to Z ASAP if SDRAM2_EN is 0
	input         SDRAM2_EN,
	output        SDRAM2_CLK,
	output [12:0] SDRAM2_A,
	output  [1:0] SDRAM2_BA,
	inout  [15:0] SDRAM2_DQ,
	output        SDRAM2_nCS,
	output        SDRAM2_nCAS,
	output        SDRAM2_nRAS,
	output        SDRAM2_nWE,
`endif

	input         UART_CTS,
	output        UART_RTS,
	input         UART_RXD,
	output        UART_TXD,
	output        UART_DTR,
	input         UART_DSR,

	// Open-drain User port.
	// 0 - D+/RX
	// 1 - D-/TX
	// 2..6 - USR2..USR6
	// Set USER_OUT to 1 to read from USER_IN.
	input   [6:0] USER_IN,
	output  [6:0] USER_OUT,

	input         OSD_STATUS,

	// Native video active signal for sys_top.v vsync routing
	output        NATIVE_VID_ACTIVE
);

assign ADC_BUS  = 'Z;
assign {UART_RTS, UART_DTR} = 0;
assign {SD_SCK, SD_MOSI, SD_CS} = 'Z;

assign DDRAM_CLK = clk_sys;

wire nv_ce_pix; // driven by pal_video_top.ce_pix_out

`ifdef PAL_VIDEO_NEOGEO
// NeoGeo: CE_PIXEL from clocks_sync CLK_EN_6MB (neo_video_timing),
// phase-locked to LSPC CHBL/HSYNC — never a free-running /8 divider.
wire ce_pix_ntsc = nv_ce_pix;
assign CE_PIXEL  = nv_ce_pix;
`else
// MegaDrive H40: CLK_VIDEO=107.386 MHz /16 = 6.712 MHz; H_TOTAL=427 → ~15.72 kHz
reg [3:0] ce_div;
wire ce_pix_md = (ce_div == 4'd0);
always @(posedge CLK_VIDEO) begin
	if (RESET) ce_div <= 4'd0;
	else ce_div <= ce_div + 4'd1;
end
wire ce_pix_ntsc = ce_pix_md;
assign CE_PIXEL = ce_pix_md;
`endif


assign VGA_SL = 0;
assign VGA_F1 = 0;
// PICO-8 128x128 content doubled to 256x256, exact NES timing, 4:3 aspect.
// VIDEO_ARX/ARY are driven by video_freak below (Aspect Ratio + Scale Mode OSD, 2026-06-08).
assign VGA_SCALER= 0;
assign VGA_DISABLE = 0;

assign AUDIO_MIX = 0;
assign HDMI_FREEZE = 0;
assign HDMI_BLACKOUT = 0;

assign LED_DISK = 0;
assign LED_POWER[1]= 1;
assign BUTTONS = 0;

reg  [26:0] act_cnt;
always @(posedge clk_sys) act_cnt <= act_cnt + 1'd1; 
assign LED_USER    = FB ? led[0] : act_cnt[26]  ? act_cnt[25:18]  > act_cnt[7:0]  : act_cnt[25:18]  <= act_cnt[7:0];

wire [26:0] act_cnt2 = {~act_cnt[26],act_cnt[25:0]};
assign LED_POWER[0]= FB ? led[2] : act_cnt2[26] ? act_cnt2[25:18] > act_cnt2[7:0] : act_cnt2[25:18] <= act_cnt2[7:0];


`include "build_id.v" 
localparam CONF_STR = {
`ifdef PAL_VIDEO_NEOGEO
	"PAL2;;",
`else
	"PAL;;",
`endif
	"SC0,PAL Game,Load Game;",
	"-;",
	"OCE,H Position (CRT),0,+1,+2,+3,-3,-2,-1;",
	"OFH,V Position (CRT),0,+1,+2,+3,-3,-2,-1;",
	"OMN,Aspect Ratio,Original,Full Screen,[ARC1],[ARC2];",
	"OOP,Scale,Normal,V-Integer,Narrower HV-Integer,Wider HV-Integer;",
	"OQ,Swap Joysticks,No,Yes;",
	"-;",
	// D-pad bits 0..3 = Right,Left,Down,Up (always mappable in MiSTer Pad).
	// Named buttons bits 4..13 — SDLPAL keys (OSD-assignable):
	//   Space/Enter→Search, ESC→Menu, R→Repeat, A→Auto, Q→Flee,
	//   F→Force, S→Status, D→Defend, E→UseItem
	// IMPORTANT: jn/jp must NOT map Start→ESC (that made Start quit to menu).
	//   SNES-like: A=Search, Start=Search/confirm, Select=Menu.
	"J1,Space,Enter,ESC,R,A,Q,F,S,D,E;",
	"jn,A,Start,Select,L,X,Y,R,B,,,;",
	"jp,B,Start,Select,L,Y,X,R,A,,,;",
	"-;",
	"V,v",`BUILD_DATE
};

wire forced_scandoubler;
wire [31:0] status;
wire [31:0] joystick_0;
wire [31:0] joystick_1;
wire [31:0] joystick_2;
wire [31:0] joystick_3;
wire [15:0] joystick_l_analog_0;

// ioctl signals for cart loading
wire        ioctl_download;
wire        ioctl_wr;
wire [26:0] ioctl_addr;
wire  [7:0] ioctl_dout;
wire [15:0] ioctl_index;
wire        ioctl_wait;
assign ioctl_wait = nv_ioctl_wait;

// SC0 mounted image — config file created instantly, no ioctl streaming.
// MiSTer writes the cart's source path to /media/fat/config/PICO-8.s0;
// the ARM reads the path from there and loads the cart from its real
// location, so multicart load("sibling.p8") calls resolve correctly.
wire        img_mounted;
wire [63:0] img_size;

// Save state UI signals
wire        ss_save;        // 1-cycle pulse when OSD/keyboard requests save
wire        ss_load;        // 1-cycle pulse when OSD/keyboard requests load
wire  [1:0] ss_slot;        // currently selected slot (0..3)
wire        ss_info_req;    // info-text overlay (unused — no info system)
wire  [7:0] ss_info;
wire        ss_statusUpdate; // tells hps_io to write status_in back as new status
wire [10:0] ps2_key;

wire [21:0] gamma_bus;

hps_io #(.CONF_STR(CONF_STR)) hps_io
(
	.clk_sys(clk_sys),
	.HPS_BUS(HPS_BUS),
	.forced_scandoubler(forced_scandoubler),
	.status(status),
	.status_in({96'd0, status[31:22], ss_slot, status[19:0]}),
	.status_set(ss_statusUpdate),
	.status_menumask(cfg),
	.info_req(ss_info_req),
	.info(ss_info),
	.ps2_key(ps2_key),
	.joystick_0(joystick_0),
	.joystick_1(joystick_1),
	.joystick_2(joystick_2),
	.joystick_3(joystick_3),
	.joystick_l_analog_0(joystick_l_analog_0),
	.ioctl_download(ioctl_download),
	.ioctl_wr(ioctl_wr),
	.ioctl_addr(ioctl_addr),
	.ioctl_dout(ioctl_dout),
	.ioctl_index(ioctl_index),
	.ioctl_wait(ioctl_wait),
	.gamma_bus(gamma_bus),
	// SC0 mount signals
	.img_mounted(img_mounted),
	.img_size(img_size),
	// Tie off disk I/O — we never read/write sectors
	.sd_lba('{32'd0}),
	.sd_rd(1'b0),
	.sd_wr(1'b0),
	.sd_buff_din('{8'd0})
);

// Save state UI — translates OSD/keyboard input into ss_save/ss_load
// pulses and slot index. Joystick combo path tied off (no SELECT button
// in PICO-8 controller layout); OSD pause-menu and F1-F4 are the active paths.
savestate_ui #(.INFO_TIMEOUT_BITS(25)) savestate_ui_inst
(
	.clk           (clk_sys),
	.ps2_key       (ps2_key),
	.allow_ss      (1'b1),
	.joySS         (1'b0),
	.joyRight      (1'b0),
	.joyLeft       (1'b0),
	.joyDown       (1'b0),
	.joyUp         (1'b0),
	.joyStart      (1'b0),
	.status_slot   (status[21:20]),
	.OSD_saveload  ({status[19], status[18]}),
	.ss_save       (ss_save),
	.ss_load       (ss_load),
	.ss_info_req   (ss_info_req),
	.ss_info       (ss_info),
	.statusUpdate  (ss_statusUpdate),
	.selected_slot (ss_slot)
);

////////////////////   CLOCKS   ///////////////////
wire locked, clk_sys, clk_vid_core;
wire [63:0] reconfig_to_pll;
wire [63:0] reconfig_from_pll;
wire        cfg_waitrequest;

`ifdef PAL_VIDEO_NEOGEO
// NeoGeo PLL: outclk_0=96.67 (unused here), outclk_1=48.336 → sys+video
wire clk_96m;
pll_neogeo pll
(
	.refclk(CLK_50M),
	.rst(0),
	.outclk_0(clk_96m),
	.outclk_1(clk_vid_core),
	.locked(locked),
	.reconfig_to_pll(reconfig_to_pll),
	.reconfig_from_pll(reconfig_from_pll)
);
assign clk_sys = clk_vid_core;
`else
pll pll
(
	.refclk(CLK_50M),
	.rst(0),
	.outclk_0(clk_sys),
	.outclk_1(clk_vid_core),
	.locked(locked),
	.reconfig_to_pll(reconfig_to_pll),
	.reconfig_from_pll(reconfig_from_pll)
);
`endif

assign CLK_VIDEO = clk_vid_core;

pll_cfg pll_cfg
(
	.mgmt_clk(CLK_50M),
	.mgmt_reset(0),
	.mgmt_waitrequest(cfg_waitrequest),
	.mgmt_read(0),
	.mgmt_readdata(),
	.mgmt_write(0),
	.mgmt_address(6'd0),
	.mgmt_writedata(32'd0),
	.reconfig_to_pll(reconfig_to_pll),
	.reconfig_from_pll(reconfig_from_pll)
);


// --- Native video control ---
wire NATIVE_VID = 1'b1;  // Always on -- this core exists for native video
assign NATIVE_VID_ACTIVE = NATIVE_VID;


/////////////////////   SDRAM   ///////////////////
//
// Helper functionality:
//    SDRAM and DDR3 RAM are being cleared while this core is working.
//    some cores behave incorrectly if started with non-clean RAM.

sdram sdr
(
	.*,
	.init(~locked),
	.clk(clk_sys),
	.addr(sdram_addr),
	.wtbt(3),
	.dout(sdram_dout),
	.din(sdram_din),
	.rd(sdram_rd),
	.we(sdram_we),
	.ready(sdram_ready)
);

reg  [26:0] sdram_addr;
wire        sdram_ready;
wire [15:0] sdram_dout;
reg  [15:0] sdram_din;
reg         sdram_we;
reg         sdram_rd;
reg  [15:0] cfg = 0;

always @(posedge clk_sys) begin
	reg [4:0] state = 0;

	sdram_rd <= 0;
	sdram_we <= 0;

	if(RESET) begin
		state <= 0;
		cfg <= 0;
	end
	else begin
		case(state)
			0: if(sdram_ready) begin
					cfg <= 0;
					state      <= state+1'd1;
				end
			1: begin
					sdram_addr <= 'h4000000;
					sdram_din  <= 3128;
					sdram_we   <= 1;
					state      <= state+1'd1;
				end
			2: state <= state+1'd1;
			3: if(sdram_ready) begin
					sdram_addr <= 'h2000000;
					sdram_din  <= 2064;
					sdram_we   <= 1;
					state      <= state+1'd1;
				end
			4: state <= state+1'd1;
			5: if(sdram_ready) begin
					sdram_addr <= 'h0000000;
					sdram_din  <= 1032;
					sdram_we   <= 1;
					state      <= state+1'd1;
				end
			6: state <= state+1'd1;
			7: if(sdram_ready) begin
					sdram_addr <= 'h1000000;
					sdram_din  <= 12345;
					sdram_we   <= 1;
					state      <= state+1'd1;
				end
			8: state <= state+1'd1;
			9: if(sdram_ready) begin
					sdram_addr <= 'h4000000;
					sdram_rd   <= 1;
					state      <= state+1'd1;
				end
			10: state <= state+1'd1;
			11: if(sdram_ready) begin
					cfg[2]     <= (sdram_dout == 3128);
					sdram_addr <= 'h2000000;
					sdram_rd   <= 1;
					state      <= state+1'd1;
				end
			12: state <= state+1'd1;
			13: if(sdram_ready) begin
					cfg[1]     <= (sdram_dout == 2064);
					sdram_addr <= 'h0000000;
					sdram_rd   <= 1;
					state      <= state+1'd1;
				end
			14: state <= state+1'd1;
			15: if(sdram_ready) begin
					cfg[0]     <= (sdram_dout == 1032);
					cfg[15]    <= 1;
					state      <= state+1'd1;
				end
			16: begin
					sdram_addr <= addr[24:0];
					sdram_din  <= 0;
					sdram_we   <= we;
				end
		endcase
	end
end

// --- DDR3 port sharing: old ddram (SDRAM clear) + native video reader ---
wire  [7:0] old_ddr_burstcnt;
wire [28:0] old_ddr_addr;
wire        old_ddr_rd;
wire [63:0] old_ddr_din;
wire  [7:0] old_ddr_be;
wire        old_ddr_we;

ddram ddr
(
	.DDRAM_CLK(clk_sys),
	.DDRAM_BUSY(DDRAM_BUSY),
	.DDRAM_BURSTCNT(old_ddr_burstcnt),
	.DDRAM_ADDR(old_ddr_addr),
	.DDRAM_DOUT(DDRAM_DOUT),
	.DDRAM_DOUT_READY(DDRAM_DOUT_READY & ~use_nv),
	.DDRAM_RD(old_ddr_rd),
	.DDRAM_DIN(old_ddr_din),
	.DDRAM_BE(old_ddr_be),
	.DDRAM_WE(old_ddr_we),
	.reset(RESET),
	.addr(addr),
	.dout(),
	.din(0),
	.we(we),
	.rd(0),
	.ready()
);

// Native video DDR3 signals
wire  [7:0] nv_ddr_burstcnt;
wire [28:0] nv_ddr_addr;
wire        nv_ddr_rd;
wire [63:0] nv_ddr_din;
wire  [7:0] nv_ddr_be;
wire        nv_ddr_we;
wire        nv_ioctl_wait;
wire [15:0] nv_audio_l;
wire [15:0] nv_audio_r;

// Native video reader always owns DDR3 when enabled
wire use_nv = NATIVE_VID;

// 2-way DDR3 mux: native video > legacy
assign DDRAM_BURSTCNT = use_nv ? nv_ddr_burstcnt : old_ddr_burstcnt;
assign DDRAM_ADDR     = use_nv ? nv_ddr_addr     : old_ddr_addr;
assign DDRAM_RD       = use_nv ? nv_ddr_rd       : old_ddr_rd;
assign DDRAM_DIN      = use_nv ? nv_ddr_din      : old_ddr_din;
assign DDRAM_BE       = use_nv ? nv_ddr_be       : old_ddr_be;
assign DDRAM_WE       = use_nv ? nv_ddr_we       : old_ddr_we;

reg        we;
reg [28:0] addr = 0;

always @(posedge clk_sys) begin
	reg [4:0] cnt = 9;

	if(~RESET & cfg[15]) begin
		cnt <= cnt + 1'b1;
		we <= &cnt;
		if(cnt == 8) addr <= addr + 1'd1;
	end
end

////////////////////////////  AUDIO  ////////////////////////////////// 

// FPGA native audio — ARM writes 48KHz PCM to DDR3 ring buffer,
// FPGA reads and outputs directly. Same path as NES/SNES/Genesis.
// No ALSA, no Linux kernel involvement.

// Audio outputs are in CLK_AUDIO domain (from dual-clock FIFO in video reader).
// Neo path previously forced silence (idle FIFO hum); game now feeds DDR PCM.
assign AUDIO_L = nv_audio_l;
assign AUDIO_R = nv_audio_r;
assign AUDIO_S = 1;

assign USER_OUT = '1;
assign UART_TXD = UART_RXD;

/////////////////////   VIDEO   ///////////////////

localparam lfsr_n = 63;

wire PAL = status[4];
wire FB  = status[5];
wire [2:0] led = status[8:6];
wire [2:0] h_pos = status[14:12];  // OSD H Position (CRT): 0..6 → 0,+1,+2,+3,-3,-2,-1
wire [2:0] v_pos = status[17:15];  // OSD V Position (CRT): 0..6 → 0,+1,+2,+3,-3,-2,-1
wire scale_1to1  = status[27];     // OSD Native Scale (OR): 1 = 1:1 centered 128x128 (Game Boy-style), 0 = fill

reg   [9:0] hc;
reg   [9:0] vc;
reg   [9:0] vvc;

reg  [lfsr_n:0] rnd_reg;
wire [lfsr_n:0] rnd;

wire  [5:0] rnd_c = {rnd_reg[0],rnd_reg[1],rnd_reg[2],rnd_reg[2],rnd_reg[2],rnd_reg[2]};

lfsr #(lfsr_n) random(rnd);

always @(posedge CLK_VIDEO) begin
	ce_pix <= ce_pix_ntsc;

	if(ce_pix) begin
		if(hc == 499) begin
			hc <= 0;
			if(vc == (PAL ? (forced_scandoubler ? 623 : 311) : (forced_scandoubler ? 523 : 261))) begin
				vc <= 0;
				vvc <= vvc + 9'd6;
			end else begin
				vc <= vc + 1'd1;
			end
		end else begin
			hc <= hc + 1'd1;
		end

		rnd_reg <= rnd;
	end
end

reg HBlank;
reg HSync;
reg VBlank;
reg VSync;

reg ce_pix;
always @(posedge CLK_VIDEO) begin
	if (hc == 384) HBlank <= 1;
		else if (hc == 0) HBlank <= 0;

	if (hc == 410) begin
		HSync <= 1;

		if(PAL) begin
			if(vc == (forced_scandoubler ? 609 : 280)) VSync <= 1;
				else if (vc == (forced_scandoubler ? 617 : 283)) VSync <= 0;

			if(vc == (forced_scandoubler ? 601 : 270)) VBlank <= 1;
				else if (vc == 0) VBlank <= 0;
		end
		else begin
			if(vc == (forced_scandoubler ? 490 : 224)) VSync <= 1;
				else if (vc == (forced_scandoubler ? 496 : 227)) VSync <= 0;

			if(vc == (forced_scandoubler ? 480 : 224)) VBlank <= 1;
				else if (vc == 0) VBlank <= 0;
		end
	end

	if (hc == 448) HSync <= 0;
end

reg  [7:0] cos_out;
wire [5:0] cos_g = cos_out[7:3]+6'd32;
cos cos(vvc + {vc>>forced_scandoubler, 2'b00}, cos_out);

wire [7:0] comp_v = (cos_g >= rnd_c) ? {cos_g - rnd_c, 2'b00} : 8'd0;

// --- Native video module ---
wire [7:0] nv_r, nv_g, nv_b;
wire       nv_hs, nv_vs, nv_de;
wire       nv_active;

pal_video_top native_video
(
	.clk_sys        (clk_sys),
	.clk_vid        (CLK_VIDEO),
`ifdef PAL_VIDEO_NEOGEO
	.ce_pix         (1'b0),
`else
	.ce_pix         (ce_pix_ntsc),
`endif
	.ce_pix_out     (nv_ce_pix),
	.reset          (RESET),

	// DDR3 interface (directly to mux)
	.ddr_busy       (DDRAM_BUSY),
	.ddr_burstcnt   (nv_ddr_burstcnt),
	.ddr_addr       (nv_ddr_addr),
	.ddr_dout       (DDRAM_DOUT),
	.ddr_dout_ready (DDRAM_DOUT_READY & use_nv),
	.ddr_rd         (nv_ddr_rd),
	.ddr_din        (nv_ddr_din),
	.ddr_be         (nv_ddr_be),
	.ddr_we         (nv_ddr_we),

	// Video output
	.vga_r          (nv_r),
	.vga_g          (nv_g),
	.vga_b          (nv_b),
	.vga_hs         (nv_hs),
	.vga_vs         (nv_vs),
	.vga_de         (nv_de),

	// Control
	.enable         (use_nv),
	.scale_1to1     (scale_1to1),
	.active         (nv_active),
	.vsync_out      (),
	.gamma_bus      (gamma_bus),

	// OSD position adjustment
	.h_offset       (h_pos),
	.v_offset       (v_pos),

	// Audio output (48KHz, clk_audio domain via dual-clock FIFO)
	.clk_audio      (CLK_AUDIO),
	.audio_l        (nv_audio_l),
	.audio_r        (nv_audio_r),

	// Joysticks (P1-P4 from hps_io, written to DDR3 for ARM)
	.joystick_0     (status[26] ? joystick_1 : joystick_0),  // Swap Joysticks (status[26]=OQ): P1<->P2
	.joystick_1     (status[26] ? joystick_0 : joystick_1),
	.joystick_2     (joystick_2),
	.joystick_3     (joystick_3),
	.joystick_l_analog_0 (joystick_l_analog_0),

	// Cart loading
	.ioctl_download (ioctl_download),
	.ioctl_wr       (ioctl_wr),
	.ioctl_addr     (ioctl_addr),
	.ioctl_dout     (ioctl_dout),
	.ioctl_wait     (nv_ioctl_wait),

	// Save state triggers (1-cycle pulses) and slot index — written
	// to a DDR3 control word the ARM polls between frames.
	.ss_save        (ss_save),
	.ss_load        (ss_load),
	.ss_slot        (ss_slot)
);

// Mux VGA outputs: native video path vs. existing menu pattern
// When NATIVE_VID_ACTIVE, output native video timing (hs/vs/de) so the CRT
// can lock onto valid sync immediately. Pixel data comes from nv_active
// (frame_ready); until then, output black.
wire vga_de_in = NATIVE_VID_ACTIVE ? nv_de    : ~(HBlank | VBlank);
assign VGA_HS  = NATIVE_VID_ACTIVE ? nv_hs    : HSync;
assign VGA_VS  = NATIVE_VID_ACTIVE ? nv_vs    : VSync;
// CRT-safe: never fall back to the cos/lfsr demo timing path on analog out.
// Until ARM frames are ready, keep NES sync from native_video and output black.
assign VGA_R   = nv_active ? nv_r : 8'd0;
assign VGA_G   = nv_active ? nv_g : 8'd0;
assign VGA_B   = nv_active ? nv_b : 8'd0;

// ── Feature bundle 2026-06-08: Aspect Ratio + Scale Mode via sys/ video_freak ──
// video_freak takes the core's DE + base aspect + integer SCALE and drives
// VIDEO_ARX/ARY + the final VGA_DE. CROP_SIZE=0 (Vertical Crop deliberately NOT
// added — it clips edge HUD/health bars and is redundant with Scale Mode).
// ar_sel = status[23:22]: 0=Original(4:3), 1=Full, 2=[ARC1], 3=[ARC2] (the (ar-1)
// trick is how the framework reads aspect_ratio_1=/2= from MiSTer.ini).
wire [1:0] ar_sel    = status[23:22];
wire [1:0] scale_sel = status[25:24];
video_freak video_freak
(
	.CLK_VIDEO   (CLK_VIDEO),
	.CE_PIXEL    (CE_PIXEL),
	.VGA_VS      (VGA_VS),
	.HDMI_WIDTH  (HDMI_WIDTH),
	.HDMI_HEIGHT (HDMI_HEIGHT),
	.VGA_DE      (VGA_DE),
	.VIDEO_ARX   (VIDEO_ARX),
	.VIDEO_ARY   (VIDEO_ARY),
	.VGA_DE_IN   (vga_de_in),
	.ARX         ((!ar_sel) ? 12'd4 : (ar_sel - 1'd1)),
	.ARY         ((!ar_sel) ? 12'd3 : 12'd0),
	.CROP_SIZE   (12'd0),
	.CROP_OFF    (5'd0),
	.SCALE       ({1'b0, scale_sel})
);

endmodule
