Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 18:05:50 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_11/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                 2561        0.010        0.000                      0                 2561        1.962        0.000                       0                  2562  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.237}        4.474           223.514         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.007        0.000                      0                 2561        0.010        0.000                      0                 2561        1.962        0.000                       0                  2562  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 genblk1[49].reg_in/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.237ns period=4.474ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.237ns period=4.474ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.474ns  (vclock rise@4.474ns - vclock rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.850ns (39.479%)  route 2.836ns (60.521%))
  Logic Levels:           18  (CARRY8=11 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 6.558 - 4.474 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.257ns (routing 0.171ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.155ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, routed)        1.257     2.218    genblk1[49].reg_in/CLK
    SLICE_X123Y521       FDRE                                         r  genblk1[49].reg_in/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y521       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.297 r  genblk1[49].reg_in/reg_out_reg[6]/Q
                         net (fo=5, routed)           0.294     2.591    genblk1[49].reg_in/Q[2]
    SLICE_X123Y521       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     2.643 r  genblk1[49].reg_in/reg_out[0]_i_2094/O
                         net (fo=1, routed)           0.014     2.657    conv/mul17/reg_out[0]_i_1272[4]
    SLICE_X123Y521       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.095     2.752 r  conv/mul17/reg_out_reg[0]_i_1779/O[5]
                         net (fo=1, routed)           0.367     3.119    genblk1[48].reg_in/tmp00[17]_0[5]
    SLICE_X120Y522       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.242 r  genblk1[48].reg_in/reg_out[0]_i_1267/O
                         net (fo=1, routed)           0.008     3.250    conv/add000155/reg_out_reg[0]_i_383_1[5]
    SLICE_X120Y522       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.365 r  conv/add000155/reg_out_reg[0]_i_728/CO[7]
                         net (fo=1, routed)           0.026     3.391    conv/add000155/reg_out_reg[0]_i_728_n_0
    SLICE_X120Y523       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.447 r  conv/add000155/reg_out_reg[23]_i_244/O[0]
                         net (fo=2, routed)           0.335     3.782    conv/add000155/reg_out_reg[23]_i_244_n_15
    SLICE_X121Y523       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099     3.881 r  conv/add000155/reg_out_reg[23]_i_151/O[2]
                         net (fo=2, routed)           0.374     4.255    conv/add000155/reg_out_reg[23]_i_151_n_13
    SLICE_X123Y524       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.306 r  conv/add000155/reg_out[23]_i_157/O
                         net (fo=1, routed)           0.021     4.327    conv/add000155/reg_out[23]_i_157_n_0
    SLICE_X123Y524       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     4.527 r  conv/add000155/reg_out_reg[23]_i_92/O[5]
                         net (fo=2, routed)           0.320     4.847    conv/add000155/reg_out_reg[23]_i_92_n_10
    SLICE_X122Y524       CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     4.936 r  conv/add000155/reg_out_reg[23]_i_61/O[7]
                         net (fo=1, routed)           0.279     5.215    conv/add000155/reg_out_reg[23]_i_61_n_8
    SLICE_X123Y517       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.254 r  conv/add000155/reg_out[23]_i_35/O
                         net (fo=1, routed)           0.015     5.269    conv/add000155/reg_out[23]_i_35_n_0
    SLICE_X123Y517       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.386 r  conv/add000155/reg_out_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.412    conv/add000155/reg_out_reg[23]_i_19_n_0
    SLICE_X123Y518       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.468 r  conv/add000155/reg_out_reg[23]_i_18/O[0]
                         net (fo=2, routed)           0.188     5.656    conv/add000155/reg_out_reg[23]_i_18_n_15
    SLICE_X123Y515       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     5.781 r  conv/add000155/reg_out[23]_i_23/O
                         net (fo=1, routed)           0.016     5.797    conv/add000155/reg_out[23]_i_23_n_0
    SLICE_X123Y515       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     5.853 r  conv/add000155/reg_out_reg[23]_i_10/O[1]
                         net (fo=2, routed)           0.330     6.183    conv/add000155/reg_out_reg[23]_i_10_n_14
    SLICE_X124Y512       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.219 r  conv/add000155/reg_out[23]_i_15/O
                         net (fo=1, routed)           0.009     6.228    conv/add000155/reg_out[23]_i_15_n_0
    SLICE_X124Y512       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.461 r  conv/add000155/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, routed)           0.174     6.635    conv/add000156/tmp07[0]_45[20]
    SLICE_X123Y512       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     6.735 r  conv/add000156/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.014     6.749    conv/add000156/reg_out[23]_i_5_n_0
    SLICE_X123Y512       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.129     6.878 r  conv/add000156/reg_out_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.904    reg_out/D[23]
    SLICE_X123Y512       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.474     4.474 r  
    AR14                                              0.000     4.474 r  clk (IN)
                         net (fo=0)                   0.000     4.474    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.833 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.833    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.833 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.120    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.144 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, routed)        1.414     6.558    reg_out/CLK
    SLICE_X123Y512       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.363     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X123Y512       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.911    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  0.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[313].z_reg[313][7]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.237ns period=4.474ns})
  Destination:            genblk1[313].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.237ns period=4.474ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.061ns (34.659%)  route 0.115ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.062ns (routing 0.155ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.171ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, routed)        1.062     1.732    demux/CLK
    SLICE_X121Y497       FDRE                                         r  demux/genblk1[313].z_reg[313][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y497       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.793 r  demux/genblk1[313].z_reg[313][7]/Q
                         net (fo=1, routed)           0.115     1.908    genblk1[313].reg_in/D[7]
    SLICE_X119Y498       FDRE                                         r  genblk1[313].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, routed)        1.236     2.197    genblk1[313].reg_in/CLK
    SLICE_X119Y498       FDRE                                         r  genblk1[313].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.361     1.837    
    SLICE_X119Y498       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.899    genblk1[313].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.237 }
Period(ns):         4.474
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.474       3.184      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.237       1.962      SLICE_X118Y503  genblk1[317].reg_in/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.237       1.962      SLICE_X125Y507  demux/genblk1[34].z_reg[34][0]/C



