<eps> 0
fig 1
. 2
8 3
illustrates 4
a 5
structure 6
of 7
an 8
inverter 9
latch 10
in 11
which 12
memory 13
cell 14
mc 15
includes 16
a 17
pair 18
of 19
inverters 20
in 21
anti-parallel 22
connection 23
. 24
